

================================================================
== Vitis HLS Report for 'keccak_absorb_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:23:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.375 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|       22|  0.100 us|  1.100 us|    2|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_416_5  |        0|       20|         2|          1|          1|  0 ~ 20|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     194|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|     146|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     146|     248|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln417_fu_130_p2     |         +|   0|  0|  13|           5|           5|
    |i_58_fu_124_p2          |         +|   0|  0|  13|           5|           1|
    |addr_cmp_fu_143_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln416_fu_119_p2    |      icmp|   0|  0|   9|           5|           5|
    |reuse_select_fu_174_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |s_d0                    |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 194|         145|         205|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_36_fu_52               |   9|          2|    5|         10|
    |reuse_addr_reg_fu_44     |   9|          2|   64|        128|
    |reuse_reg_fu_48          |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  136|        272|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |addr_cmp_reg_249           |   1|   0|    1|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i_36_fu_52                 |   5|   0|    5|          0|
    |reuse_addr_reg_fu_44       |  64|   0|   64|          0|
    |reuse_reg_fu_48            |  64|   0|   64|          0|
    |s_addr_reg_243             |   5|   0|    5|          0|
    |zext_ln418_1_cast_reg_235  |   3|   0|    5|          2|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 146|   0|  148|          2|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  keccak_absorb_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  keccak_absorb_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  keccak_absorb_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  keccak_absorb_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  keccak_absorb_Pipeline_VITIS_LOOP_416_5|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  keccak_absorb_Pipeline_VITIS_LOOP_416_5|  return value|
|tmp_925        |   in|    5|     ap_none|                                  tmp_925|        scalar|
|select_ln31_3  |   in|    8|     ap_none|                            select_ln31_3|        scalar|
|select_ln31_2  |   in|    8|     ap_none|                            select_ln31_2|        scalar|
|zext_ln418_1   |   in|    3|     ap_none|                             zext_ln418_1|        scalar|
|s_address0     |  out|    5|   ap_memory|                                        s|         array|
|s_ce0          |  out|    1|   ap_memory|                                        s|         array|
|s_we0          |  out|    1|   ap_memory|                                        s|         array|
|s_d0           |  out|   64|   ap_memory|                                        s|         array|
|s_address1     |  out|    5|   ap_memory|                                        s|         array|
|s_ce1          |  out|    1|   ap_memory|                                        s|         array|
|s_q1           |   in|   64|   ap_memory|                                        s|         array|
+---------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_36 = alloca i32 1"   --->   Operation 7 'alloca' 'i_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln418_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln418_1"   --->   Operation 8 'read' 'zext_ln418_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln31_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_2"   --->   Operation 9 'read' 'select_ln31_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln31_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln31_3"   --->   Operation 10 'read' 'select_ln31_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_925_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp_925"   --->   Operation 11 'read' 'tmp_925_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln418_1_cast = zext i3 %zext_ln418_1_read"   --->   Operation 12 'zext' 'zext_ln418_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i5 0, i5 %i_36"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i5 %i_36" [dilithium2/fips202.c:417]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 20, i64 0"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.21ns)   --->   "%icmp_ln416 = icmp_eq  i5 %i, i5 %tmp_925_read" [dilithium2/fips202.c:416]   --->   Operation 20 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%i_58 = add i5 %i, i5 1" [dilithium2/fips202.c:416]   --->   Operation 21 'add' 'i_58' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc64.split, void %for.end66.loopexit.exitStub" [dilithium2/fips202.c:416]   --->   Operation 22 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln417 = add i5 %i, i5 %zext_ln418_1_cast" [dilithium2/fips202.c:417]   --->   Operation 23 'add' 'add_ln417' <Predicate = (!icmp_ln416)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i5 %add_ln417" [dilithium2/fips202.c:417]   --->   Operation 24 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln417" [dilithium2/fips202.c:417]   --->   Operation 25 'getelementptr' 's_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 26 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 27 'load' 's_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 28 [1/1] (2.34ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln417" [dilithium2/fips202.c:417]   --->   Operation 28 'icmp' 'addr_cmp' <Predicate = (!icmp_ln416)> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.32ns)   --->   "%store_ln417 = store i64 %zext_ln417, i64 %reuse_addr_reg" [dilithium2/fips202.c:417]   --->   Operation 29 'store' 'store_ln417' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_2 : Operation 30 [1/1] (1.32ns)   --->   "%store_ln416 = store i5 %i_58, i5 %i_36" [dilithium2/fips202.c:416]   --->   Operation 30 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.37>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [dilithium2/fips202.c:386]   --->   Operation 31 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln417)   --->   "%r_15_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln31_3_read, i8 %select_ln31_2_read, i8 %select_ln31_3_read, i8 %select_ln31_2_read, i8 %select_ln31_3_read, i8 %select_ln31_2_read, i8 %select_ln31_3_read, i8 %select_ln31_2_read" [dilithium2/fips202.c:31]   --->   Operation 32 'bitconcatenate' 'r_15_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 33 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (2.77ns)   --->   "%s_load = load i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 34 'load' 's_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln417)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %s_load" [dilithium2/fips202.c:417]   --->   Operation 35 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.83ns) (out node of the LUT)   --->   "%xor_ln417 = xor i64 %reuse_select, i64 %r_15_7" [dilithium2/fips202.c:417]   --->   Operation 36 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.83> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.77ns)   --->   "%store_ln417 = store i64 %xor_ln417, i5 %s_addr" [dilithium2/fips202.c:417]   --->   Operation 37 'store' 'store_ln417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 38 [1/1] (1.32ns)   --->   "%store_ln417 = store i64 %xor_ln417, i64 %reuse_reg" [dilithium2/fips202.c:417]   --->   Operation 38 'store' 'store_ln417' <Predicate = true> <Delay = 1.32>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64" [dilithium2/fips202.c:416]   --->   Operation 39 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_925]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln31_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln31_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln418_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 0110]
reuse_reg           (alloca           ) [ 0111]
i_36                (alloca           ) [ 0110]
zext_ln418_1_read   (read             ) [ 0000]
select_ln31_2_read  (read             ) [ 0111]
select_ln31_3_read  (read             ) [ 0111]
tmp_925_read        (read             ) [ 0110]
zext_ln418_1_cast   (zext             ) [ 0110]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
i                   (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
empty               (speclooptripcount) [ 0000]
icmp_ln416          (icmp             ) [ 0110]
i_58                (add              ) [ 0000]
br_ln416            (br               ) [ 0000]
add_ln417           (add              ) [ 0000]
zext_ln417          (zext             ) [ 0000]
s_addr              (getelementptr    ) [ 0101]
reuse_addr_reg_load (load             ) [ 0000]
addr_cmp            (icmp             ) [ 0101]
store_ln417         (store            ) [ 0000]
store_ln416         (store            ) [ 0000]
specloopname_ln386  (specloopname     ) [ 0000]
r_15_7              (bitconcatenate   ) [ 0000]
reuse_reg_load      (load             ) [ 0000]
s_load              (load             ) [ 0000]
reuse_select        (select           ) [ 0000]
xor_ln417           (xor              ) [ 0000]
store_ln417         (store            ) [ 0000]
store_ln417         (store            ) [ 0000]
br_ln416            (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_925">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_925"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln31_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln31_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln418_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln418_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="reuse_addr_reg_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_36_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_36/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln418_1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln418_1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="select_ln31_2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="select_ln31_3_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_3_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_925_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_925_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="s_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="1"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/2 store_ln417/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln418_1_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln418_1_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="64" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln416_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="1"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_58_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_58/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln417_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="1"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln417_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="reuse_addr_reg_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="addr_cmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln417_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln416_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="1"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_15_7_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2"/>
<pin id="162" dir="0" index="2" bw="8" slack="2"/>
<pin id="163" dir="0" index="3" bw="8" slack="2"/>
<pin id="164" dir="0" index="4" bw="8" slack="2"/>
<pin id="165" dir="0" index="5" bw="8" slack="2"/>
<pin id="166" dir="0" index="6" bw="8" slack="2"/>
<pin id="167" dir="0" index="7" bw="8" slack="2"/>
<pin id="168" dir="0" index="8" bw="8" slack="2"/>
<pin id="169" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_15_7/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="reuse_reg_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="2"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="reuse_select_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xor_ln417_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln417_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="2"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln417/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reuse_addr_reg_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="200" class="1005" name="reuse_reg_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_36_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_36 "/>
</bind>
</comp>

<comp id="214" class="1005" name="select_ln31_2_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="2"/>
<pin id="216" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_2_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="select_ln31_3_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2"/>
<pin id="224" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln31_3_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_925_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="1"/>
<pin id="232" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_925_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="zext_ln418_1_cast_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="1"/>
<pin id="237" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln418_1_cast "/>
</bind>
</comp>

<comp id="243" class="1005" name="s_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="addr_cmp_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="100"><net_src comp="56" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="116" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="116" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="124" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="87" pin="7"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="159" pin="9"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="44" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="203"><net_src comp="48" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="210"><net_src comp="52" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="217"><net_src comp="62" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="221"><net_src comp="214" pin="1"/><net_sink comp="159" pin=8"/></net>

<net id="225"><net_src comp="68" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="159" pin=7"/></net>

<net id="233"><net_src comp="74" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="238"><net_src comp="97" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="246"><net_src comp="80" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="252"><net_src comp="143" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 }
 - Input state : 
	Port: keccak_absorb_Pipeline_VITIS_LOOP_416_5 : tmp_925 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_416_5 : select_ln31_3 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_416_5 : select_ln31_2 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_416_5 : zext_ln418_1 | {1 }
	Port: keccak_absorb_Pipeline_VITIS_LOOP_416_5 : s | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln416 : 1
		i_58 : 1
		br_ln416 : 2
		add_ln417 : 1
		zext_ln417 : 2
		s_addr : 3
		s_load : 4
		addr_cmp : 3
		store_ln417 : 3
		store_ln416 : 2
	State 3
		reuse_select : 1
		xor_ln417 : 2
		store_ln417 : 2
		store_ln417 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|  select  |      reuse_select_fu_174      |    0    |    64   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln417_fu_181       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln416_fu_119       |    0    |    9    |
|          |        addr_cmp_fu_143        |    0    |    29   |
|----------|-------------------------------|---------|---------|
|    add   |          i_58_fu_124          |    0    |    13   |
|          |        add_ln417_fu_130       |    0    |    13   |
|----------|-------------------------------|---------|---------|
|          |  zext_ln418_1_read_read_fu_56 |    0    |    0    |
|   read   | select_ln31_2_read_read_fu_62 |    0    |    0    |
|          | select_ln31_3_read_read_fu_68 |    0    |    0    |
|          |    tmp_925_read_read_fu_74    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |    zext_ln418_1_cast_fu_97    |    0    |    0    |
|          |       zext_ln417_fu_135       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         r_15_7_fu_159         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   192   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     addr_cmp_reg_249     |    1   |
|       i_36_reg_207       |    5   |
|  reuse_addr_reg_reg_193  |   64   |
|     reuse_reg_reg_200    |   64   |
|      s_addr_reg_243      |    5   |
|select_ln31_2_read_reg_214|    8   |
|select_ln31_3_read_reg_222|    8   |
|   tmp_925_read_reg_230   |    5   |
| zext_ln418_1_cast_reg_235|    5   |
+--------------------------+--------+
|           Total          |   165  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.324  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   165  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   165  |   201  |
+-----------+--------+--------+--------+
