Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 19 15:25:23 2019
| Host         : Navneel running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           14 |
|      4 |            2 |
|      8 |            1 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             140 |           43 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              54 |           12 |
| Yes          | No                    | No                     |             962 |          216 |
| Yes          | No                    | Yes                    |              68 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |        Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+
|  temp_CPU/rf_reg[15][7]_LDC_i_1_n_1 |                            | temp_CPU/rf_reg[15][7]_LDC_i_2_n_1 |                1 |              2 |
|  temp_CPU/rf_reg[15][9]_LDC_i_1_n_1 |                            | temp_CPU/rf_reg[15][9]_LDC_i_2_n_1 |                1 |              2 |
|  temp_CPU/rf_reg[15][8]_LDC_i_1_n_1 |                            | temp_CPU/rf_reg[15][8]_LDC_i_2_n_1 |                1 |              2 |
|  temp_CPU/i_decoded_reg[3]_i_2_n_1  |                            | temp_CPU/i_decoded_reg[0]_i_2_n_1  |                1 |              2 |
|  temp_CPU/i_decoded_reg[3]_i_2_n_1  |                            | temp_CPU/i_decoded_reg[2]_i_2_n_1  |                1 |              2 |
|  temp_CPU/i_decoded_reg[3]_i_2_n_1  |                            | temp_CPU/i_decoded_reg[1]_i_2_n_1  |                1 |              2 |
|  temp_CPU/i_decoded_reg[3]_i_2_n_1  |                            | temp_CPU/i_decoded_reg[3]_i_3_n_1  |                1 |              2 |
|  clk_IBUF_BUFG                      |                            | temp_CPU/rf_reg[15][7]_LDC_i_2_n_1 |                1 |              2 |
|  clk_IBUF_BUFG                      |                            | temp_CPU/rf_reg[15][9]_LDC_i_2_n_1 |                1 |              2 |
|  clk_IBUF_BUFG                      |                            | temp_CPU/rf_reg[15][8]_LDC_i_2_n_1 |                1 |              2 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1            | temp_CPU/rf_reg[15][7]_LDC_i_1_n_1 |                1 |              2 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1            | temp_CPU/rf_reg[15][9]_LDC_i_1_n_1 |                1 |              2 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1            | temp_CPU/rf_reg[15][8]_LDC_i_1_n_1 |                1 |              2 |
|  div/I22                            | debouncer_step/eqOp__0     |                                    |                1 |              2 |
|  clk_IBUF_BUFG                      |                            |                                    |                2 |              4 |
|  clk_IBUF_BUFG                      | temp_CPU/state0            | reset_IBUF                         |                1 |              4 |
|  div/I22                            |                            |                                    |                1 |              8 |
|  clk_IBUF_BUFG                      |                            | div/clear                          |                5 |             40 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1            | reset_IBUF                         |               28 |             58 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[1][31]_i_1_n_1 |                                    |               10 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[4]0        |                                    |                8 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[7]0        |                                    |               21 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[3][31]_i_1_n_1 |                                    |               17 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[6]0        |                                    |               14 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[5]0        |                                    |               15 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[8]0        |                                    |               15 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[9]0        |                                    |               14 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[10]0       |                                    |               12 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[13]0       |                                    |               15 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[14]0       |                                    |               18 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[2][31]_i_1_n_1 |                                    |               13 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0][31]_i_1_n_1 |                                    |               13 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[11]0       |                                    |               15 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[12]0       |                                    |               15 |             64 |
|  n_0_83_BUFG                        |                            |                                    |               40 |            128 |
|  clk_IBUF_BUFG                      | temp_CPU/we                |                                    |               32 |            256 |
+-------------------------------------+----------------------------+------------------------------------+------------------+----------------+


