#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 13:55:02 2024
# Process ID: 39492
# Current directory: C:/Users/admin/Desktop/FPGA thi/Câu2/parallel_to_serial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14976 C:\Users\admin\Desktop\FPGA thi\Câu2\parallel_to_serial\parallel_to_serial.xpr
# Log file: C:/Users/admin/Desktop/FPGA thi/Câu2/parallel_to_serial/vivado.log
# Journal file: C:/Users/admin/Desktop/FPGA thi/Câu2/parallel_to_serial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/Desktop/FPGA thi/Câu2/parallel_to_serial/parallel_to_serial.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/Desktop/verilog/parallel_to_serial' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Mon May 27 13:59:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA thi/Câu2/parallel_to_serial/parallel_to_serial.runs/synth_1/runme.log
[Mon May 27 13:59:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA thi/Câu2/parallel_to_serial/parallel_to_serial.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon May 27 14:00:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/FPGA thi/Câu2/parallel_to_serial/parallel_to_serial.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 27 14:02:12 2024...
