{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"],"fields":{"title":{"boost":1000.0},"text":{"boost":1.0},"tags":{"boost":1000000.0}}},"docs":[{"location":"","title":"1-TOPS RV32IMC SoC","text":"<p>RTOS-capable RV32IMC System-on-Chip designed for student silicon tapeout.</p>"},{"location":"#1-project-overview","title":"1. Project Overview","text":""},{"location":"#objective","title":"Objective","text":"<p>Design and tapeout a minimal yet robust RV32IMC SoC capable of running FreeRTOS.</p>"},{"location":"#isa-support","title":"ISA Support","text":"<ul> <li>RV32I</li> <li>M Extension</li> <li>C Extension</li> <li>Zicsr</li> <li>Zifencei</li> <li>PMP</li> <li>Machine + User mode</li> </ul>"},{"location":"#2-soc-architecture","title":"2. SoC Architecture","text":""},{"location":"#21-high-level-block-diagram","title":"2.1 High-Level Block Diagram","text":"<p>(Insert diagram here)</p>"},{"location":"#22-interconnect","title":"2.2 Interconnect","text":"<p>Single-master AXI-Lite architecture.</p>"},{"location":"#23-clocking","title":"2.3 Clocking","text":"<p>Single clock domain. PLL integration planned for tapeout.</p>"},{"location":"#3-memory-map","title":"3. Memory Map","text":"Region Base Address Size Description Boot ROM 0x0000_0000 64 KB Reset vector SRAM 0x2000_0000 256 KB Program/Data CLINT 0x0200_0000 64 KB Timer + SW interrupt PLIC 0x0C00_0000 4 MB External interrupt ctrl UART 0x1000_0000 4 KB Serial SPI 0x1001_0000 4 KB SPI Master I2C 0x1002_0000 4 KB I2C Master DMA (opt.) 0x1003_0000 4 KB Memory transfer engine"},{"location":"#4-core-microarchitecture","title":"4. Core Microarchitecture","text":""},{"location":"#41-pipeline","title":"4.1 Pipeline","text":"<p>5-stage in-order pipeline: - IF - ID (C decompression) - EX - MEM - WB</p>"},{"location":"#42-m-extension","title":"4.2 M Extension","text":"<p>Iterative multiplier/divider unit.</p>"},{"location":"#43-csr-block","title":"4.3 CSR Block","text":"<p>Implements machine CSRs and interrupt control.</p>"},{"location":"#44-pmp","title":"4.4 PMP","text":"<p>Region-based physical memory protection.</p>"},{"location":"#5-interrupt-architecture","title":"5. Interrupt Architecture","text":""},{"location":"#51-sources","title":"5.1 Sources","text":"<ul> <li>Machine Timer Interrupt (MTIP)</li> <li>Machine Software Interrupt (MSIP)</li> <li>External Interrupt (PLIC)</li> </ul>"},{"location":"#52-interrupt-flow","title":"5.2 Interrupt Flow","text":"<p>Peripheral \u2192 PLIC \u2192 Core External Interrupt \u2192 CSR handling \u2192 RTOS ISR</p>"},{"location":"#6-memory-system","title":"6. Memory System","text":""},{"location":"#61-boot-rom","title":"6.1 Boot ROM","text":"<p>Stores reset handler and RTOS startup code.</p>"},{"location":"#62-sram","title":"6.2 SRAM","text":"<p>Unified instruction and data memory.</p> <p>No cache (deterministic RTOS behavior).</p>"},{"location":"#7-peripherals","title":"7. Peripherals","text":"<ul> <li>UART</li> <li>SPI (Master)</li> <li>I2C (Master)</li> <li>Optional DMA</li> </ul> <p>All peripherals memory-mapped via AXI-Lite.</p>"},{"location":"#8-rtos-integration","title":"8. RTOS Integration","text":""},{"location":"#81-tick-source","title":"8.1 Tick Source","text":"<p>CLINT machine timer.</p>"},{"location":"#82-context-switching","title":"8.2 Context Switching","text":"<p>Triggered by timer interrupt.</p>"},{"location":"#83-privilege-model","title":"8.3 Privilege Model","text":"<p>Machine mode kernel. User mode tasks (optional support).</p>"},{"location":"#9-verification-strategy","title":"9. Verification Strategy","text":"<ul> <li>RTL simulation</li> <li>ISA compliance testing</li> <li>Directed interrupt testing</li> <li>FreeRTOS bring-up validation</li> </ul>"},{"location":"#10-tapeout-plan","title":"10. Tapeout Plan","text":""},{"location":"#101-flow","title":"10.1 Flow","text":"<p>Genus \u2192 Innovus \u2192 Signoff</p>"},{"location":"#102-targets","title":"10.2 Targets","text":"<p>Frequency target: TBD Area target: TBD SRAM macro integration planned.</p>"},{"location":"#11-future-enhancements","title":"11. Future Enhancements","text":"<ul> <li>Instruction cache</li> <li>Data cache</li> <li>Multi-core scaling</li> <li>Advanced DMA</li> </ul>"}]}