
Loading design for application trce from file barrellr00_barrellr0.ncd.
Design name: topshiftbarrelLR00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 25 21:47:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelLR00_barrelLR0.twr -gui barrelLR00_barrelLR0.ncd barrelLR00_barrelLR0.prf 
Design file:     barrellr00_barrellr0.ncd
Preference file: barrellr00_barrellr0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.288ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.331ns  (45.0% logic, 55.0% route), 20 logic levels.

 Constraint Details:

     14.331ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.288ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19D.CLK to     R19C19D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.889     R19C19D.Q1 to     R19C18A.B0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R19C18A.B0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C21C.FCI to    R19C21C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C21D.FCI to     R19C21D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.331   (45.0% logic, 55.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.237ns  (44.7% logic, 55.3% route), 19 logic levels.

 Constraint Details:

     14.237ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.382ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19D.CLK to     R19C19D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.889     R19C19D.Q1 to     R19C18A.B0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R19C18A.B0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C21C.FCI to     R19C21C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R19C21C.F1 to    R19C21C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.237   (44.7% logic, 55.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              14.185ns  (44.5% logic, 55.5% route), 19 logic levels.

 Constraint Details:

     14.185ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.434ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19D.CLK to     R19C19D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.889     R19C19D.Q1 to     R19C18A.B0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R19C18A.B0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R19C21C.FCI to     R19C21C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R19C21C.F0 to    R19C21C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   14.185   (44.5% logic, 55.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.492ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.127ns  (45.7% logic, 54.3% route), 20 logic levels.

 Constraint Details:

     14.127ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.492ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C20A.CLK to     R19C20A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     0.685     R19C20A.Q0 to     R19C18A.C0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R19C18A.C0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C21C.FCI to    R19C21C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C21D.FCI to     R19C21D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.127   (45.7% logic, 54.3% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.528ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              14.091ns  (44.1% logic, 55.9% route), 18 logic levels.

 Constraint Details:

     14.091ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.528ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19D.CLK to     R19C19D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.889     R19C19D.Q1 to     R19C18A.B0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R19C18A.B0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R19C21B.FCI to     R19C21B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R19C21B.F1 to    R19C21B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   14.091   (44.1% logic, 55.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.542ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.077ns  (45.9% logic, 54.1% route), 20 logic levels.

 Constraint Details:

     14.077ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.542ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19D.CLK to     R19C19D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.889     R19C19D.Q1 to     R19C18A.B0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R19C18A.B0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.198     R21C21D.F1 to     R22C20D.A0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20D.A0 to     R22C20D.F0 SH00/OSC01/SLICE_33
ROUTE         1     0.656     R22C20D.F0 to     R22C19C.C0 SH00/OSC01/oscout23
CTOF_DEL    ---     0.452     R22C19C.C0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         2     0.890     R22C19C.F0 to     R21C19D.B0 SH00/OSC01/oscout_0_sqmuxa_4
CTOF_DEL    ---     0.452     R21C19D.B0 to     R21C19D.F0 SH00/OSC01/SLICE_25
ROUTE         2     0.667     R21C19D.F0 to     R21C19B.C0 SH00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R21C19B.C0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C21C.FCI to    R19C21C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C21D.FCI to     R19C21D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.077   (45.9% logic, 54.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.580ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[17]  (to SH00/sclk +)

   Delay:              14.039ns  (43.9% logic, 56.1% route), 18 logic levels.

 Constraint Details:

     14.039ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.580ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19D.CLK to     R19C19D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.889     R19C19D.Q1 to     R19C18A.B0 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R19C18A.B0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R19C21B.FCI to     R19C21B.F0 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R19C21B.F0 to    R19C21B.DI0 SH00/OSC01/sdiv_12[17] (to SH00/sclk)
                  --------
                   14.039   (43.9% logic, 56.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.586ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.033ns  (45.3% logic, 54.7% route), 19 logic levels.

 Constraint Details:

     14.033ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.586ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C20A.CLK to     R19C20A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     0.685     R19C20A.Q0 to     R19C18A.C0 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R19C18A.C0 to     R19C18A.F0 SH00/OSC01/SLICE_43
ROUTE         1     0.610     R19C18A.F0 to     R19C18B.B1 SH00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R19C18B.B1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C21C.FCI to     R19C21C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R19C21C.F1 to    R19C21C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.033   (45.3% logic, 54.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20A.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21C.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.598ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[2]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.021ns  (46.0% logic, 54.0% route), 20 logic levels.

 Constraint Details:

     14.021ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.598ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19B.CLK to     R19C19B.Q1 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.920     R19C19B.Q1 to     R19C18A.D1 SH00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R19C18A.D1 to     R19C18A.F1 SH00/OSC01/SLICE_43
ROUTE         1     0.269     R19C18A.F1 to     R19C18B.D1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R19C18B.D1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C21C.FCI to    R19C21C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C21D.FCI to     R19C21D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.021   (46.0% logic, 54.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[1]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.012ns  (46.1% logic, 53.9% route), 20 logic levels.

 Constraint Details:

     14.012ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.607ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19B.CLK to     R19C19B.Q0 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.911     R19C19B.Q0 to     R19C18A.B1 SH00/OSC01/sdiv[1]
CTOF_DEL    ---     0.452     R19C18A.B1 to     R19C18A.F1 SH00/OSC01/SLICE_43
ROUTE         1     0.269     R19C18A.F1 to     R19C18B.D1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R19C18B.D1 to     R19C18B.F1 SH00/OSC01/SLICE_36
ROUTE         4     1.463     R19C18B.F1 to     R21C21D.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R21C21D.A1 to     R21C21D.F1 SH00/OSC01/SLICE_34
ROUTE         6     1.003     R21C21D.F1 to     R22C20B.C0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C20B.C0 to     R22C20B.F0 SH00/OSC01/SLICE_31
ROUTE         1     0.904     R22C20B.F0 to     R22C19D.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R22C19D.B0 to     R22C19D.F0 SH00/OSC01/SLICE_27
ROUTE         2     0.865     R22C19D.F0 to     R21C19A.A0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C19A.A0 to     R21C19A.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.893     R21C19A.F0 to     R21C19B.B0 SH00/OSC01/un1_oscout56_7_3_0
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_21
ROUTE         1     1.249     R21C19B.F0 to     R19C19A.B0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C19A.B0 to    R19C19A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C20D.FCI to    R19C20D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R19C20D.FCO to    R19C21A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C21A.FCI to    R19C21A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C21B.FCI to    R19C21B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C21C.FCI to    R19C21C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C21D.FCI to     R19C21D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.012   (46.1% logic, 53.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19B.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C21D.CLK SH00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   69.056MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   69.056 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 260 connections (69.71% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 25 21:47:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelLR00_barrelLR0.twr -gui barrelLR00_barrelLR0.ncd barrelLR00_barrelLR0.prf 
Design file:     barrellr00_barrellr0.ncd
Preference file: barrellr00_barrellr0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[4]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[4]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19C.CLK to     R19C19C.Q1 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R19C19C.Q1 to     R19C19C.A1 SH00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R19C19C.A1 to     R19C19C.F1 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R19C19C.F1 to    R19C19C.DI1 SH00/OSC01/sdiv_12[4] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[6]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19D.CLK to     R19C19D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.132     R19C19D.Q1 to     R19C19D.A1 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.101     R19C19D.A1 to     R19C19D.F1 SH00/OSC01/SLICE_9
ROUTE         1     0.000     R19C19D.F1 to    R19C19D.DI1 SH00/OSC01/sdiv_12[6] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[14]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[14]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_5 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20D.CLK to     R19C20D.Q1 SH00/OSC01/SLICE_5 (from SH00/sclk)
ROUTE         4     0.132     R19C20D.Q1 to     R19C20D.A1 SH00/OSC01/sdiv[14]
CTOF_DEL    ---     0.101     R19C20D.A1 to     R19C20D.F1 SH00/OSC01/SLICE_5
ROUTE         1     0.000     R19C20D.F1 to    R19C20D.DI1 SH00/OSC01/sdiv_12[14] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[1]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[1]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19B.CLK to     R19C19B.Q0 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R19C19B.Q0 to     R19C19B.A0 SH00/OSC01/sdiv[1]
CTOF_DEL    ---     0.101     R19C19B.A0 to     R19C19B.F0 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R19C19B.F0 to    R19C19B.DI0 SH00/OSC01/sdiv_12[1] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[21]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_1 to SH00/OSC01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_1 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21D.CLK to     R19C21D.Q0 SH00/OSC01/SLICE_1 (from SH00/sclk)
ROUTE         5     0.132     R19C21D.Q0 to     R19C21D.A0 SH00/OSC01/sdiv[21]
CTOF_DEL    ---     0.101     R19C21D.A0 to     R19C21D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R19C21D.F0 to    R19C21D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C21D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C21D.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[2]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[2]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19B.CLK to     R19C19B.Q1 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R19C19B.Q1 to     R19C19B.A1 SH00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R19C19B.A1 to     R19C19B.F1 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R19C19B.F1 to    R19C19B.DI1 SH00/OSC01/sdiv_12[2] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19B.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[11]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[11]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20C.CLK to     R19C20C.Q0 SH00/OSC01/SLICE_6 (from SH00/sclk)
ROUTE         3     0.132     R19C20C.Q0 to     R19C20C.A0 SH00/OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R19C20C.A0 to     R19C20C.F0 SH00/OSC01/SLICE_6
ROUTE         1     0.000     R19C20C.F0 to    R19C20C.DI0 SH00/OSC01/sdiv_12[11] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[15]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21A.CLK to     R19C21A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         4     0.132     R19C21A.Q0 to     R19C21A.A0 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.101     R19C21A.A0 to     R19C21A.F0 SH00/OSC01/SLICE_4
ROUTE         1     0.000     R19C21A.F0 to    R19C21A.DI0 SH00/OSC01/sdiv_12[15] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C21A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C21A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[16]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[16]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21A.CLK to     R19C21A.Q1 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         8     0.132     R19C21A.Q1 to     R19C21A.A1 SH00/OSC01/sdiv[16]
CTOF_DEL    ---     0.101     R19C21A.A1 to     R19C21A.F1 SH00/OSC01/SLICE_4
ROUTE         1     0.000     R19C21A.F1 to    R19C21A.DI1 SH00/OSC01/sdiv_12[16] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C21A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C21A.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[3]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[3]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19C.CLK to     R19C19C.Q0 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R19C19C.Q0 to     R19C19C.A0 SH00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R19C19C.A0 to     R19C19C.F0 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R19C19C.F0 to    R19C19C.DI0 SH00/OSC01/sdiv_12[3] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK SH00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 260 connections (69.71% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

