/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* SCL */
#define SCL_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_0_INBUF_ENABLED 1u
#define SCL_0_INIT_DRIVESTATE 1u
#define SCL_0_INIT_MUXSEL 19u
#define SCL_0_INPUT_SYNC 2u
#define SCL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_0_NUM 4u
#define SCL_0_PORT GPIO_PRT6
#define SCL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SCL_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_INBUF_ENABLED 1u
#define SCL_INIT_DRIVESTATE 1u
#define SCL_INIT_MUXSEL 19u
#define SCL_INPUT_SYNC 2u
#define SCL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_NUM 4u
#define SCL_PORT GPIO_PRT6
#define SCL_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SDA */
#define SDA_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_0_INBUF_ENABLED 1u
#define SDA_0_INIT_DRIVESTATE 1u
#define SDA_0_INIT_MUXSEL 19u
#define SDA_0_INPUT_SYNC 2u
#define SDA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_0_NUM 5u
#define SDA_0_PORT GPIO_PRT6
#define SDA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SDA_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_INBUF_ENABLED 1u
#define SDA_INIT_DRIVESTATE 1u
#define SDA_INIT_MUXSEL 19u
#define SDA_INPUT_SYNC 2u
#define SDA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_NUM 5u
#define SDA_PORT GPIO_PRT6
#define SDA_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_1 */
#define Pin_1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_1_0_INBUF_ENABLED 0u
#define Pin_1_0_INIT_DRIVESTATE 1u
#define Pin_1_0_INIT_MUXSEL 0u
#define Pin_1_0_INPUT_SYNC 2u
#define Pin_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_1_0_NUM 4u
#define Pin_1_0_PORT GPIO_PRT10
#define Pin_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_1_INBUF_ENABLED 0u
#define Pin_1_INIT_DRIVESTATE 1u
#define Pin_1_INIT_MUXSEL 0u
#define Pin_1_INPUT_SYNC 2u
#define Pin_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_1_NUM 4u
#define Pin_1_PORT GPIO_PRT10
#define Pin_1_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_2 */
#define Pin_2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_2_0_INBUF_ENABLED 0u
#define Pin_2_0_INIT_DRIVESTATE 1u
#define Pin_2_0_INIT_MUXSEL 0u
#define Pin_2_0_INPUT_SYNC 2u
#define Pin_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_2_0_NUM 2u
#define Pin_2_0_PORT GPIO_PRT10
#define Pin_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_2_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_2_INBUF_ENABLED 0u
#define Pin_2_INIT_DRIVESTATE 1u
#define Pin_2_INIT_MUXSEL 0u
#define Pin_2_INPUT_SYNC 2u
#define Pin_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_2_NUM 2u
#define Pin_2_PORT GPIO_PRT10
#define Pin_2_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RELAY */
#define RELAY_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RELAY_0_INBUF_ENABLED 0u
#define RELAY_0_INIT_DRIVESTATE 0u
#define RELAY_0_INIT_MUXSEL 0u
#define RELAY_0_INPUT_SYNC 2u
#define RELAY_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RELAY_0_NUM 1u
#define RELAY_0_PORT GPIO_PRT10
#define RELAY_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RELAY_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RELAY_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RELAY_INBUF_ENABLED 0u
#define RELAY_INIT_DRIVESTATE 0u
#define RELAY_INIT_MUXSEL 0u
#define RELAY_INPUT_SYNC 2u
#define RELAY_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RELAY_NUM 1u
#define RELAY_PORT GPIO_PRT10
#define RELAY_SLEWRATE CY_GPIO_SLEW_FAST
#define RELAY_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Debug1 */
#define Debug1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Debug1_0_INBUF_ENABLED 0u
#define Debug1_0_INIT_DRIVESTATE 0u
#define Debug1_0_INIT_MUXSEL 0u
#define Debug1_0_INPUT_SYNC 2u
#define Debug1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Debug1_0_NUM 0u
#define Debug1_0_PORT GPIO_PRT0
#define Debug1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Debug1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Debug1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Debug1_INBUF_ENABLED 0u
#define Debug1_INIT_DRIVESTATE 0u
#define Debug1_INIT_MUXSEL 0u
#define Debug1_INPUT_SYNC 2u
#define Debug1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Debug1_NUM 0u
#define Debug1_PORT GPIO_PRT0
#define Debug1_SLEWRATE CY_GPIO_SLEW_FAST
#define Debug1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Debug2 */
#define Debug2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Debug2_0_INBUF_ENABLED 0u
#define Debug2_0_INIT_DRIVESTATE 0u
#define Debug2_0_INIT_MUXSEL 0u
#define Debug2_0_INPUT_SYNC 2u
#define Debug2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Debug2_0_NUM 1u
#define Debug2_0_PORT GPIO_PRT0
#define Debug2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Debug2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Debug2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Debug2_INBUF_ENABLED 0u
#define Debug2_INIT_DRIVESTATE 0u
#define Debug2_INIT_MUXSEL 0u
#define Debug2_INPUT_SYNC 2u
#define Debug2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Debug2_NUM 1u
#define Debug2_PORT GPIO_PRT0
#define Debug2_SLEWRATE CY_GPIO_SLEW_FAST
#define Debug2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RED_LED */
#define RED_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_LED_0_INBUF_ENABLED 0u
#define RED_LED_0_INIT_DRIVESTATE 0u
#define RED_LED_0_INIT_MUXSEL 0u
#define RED_LED_0_INPUT_SYNC 2u
#define RED_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_LED_0_NUM 3u
#define RED_LED_0_PORT GPIO_PRT6
#define RED_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_LED_INBUF_ENABLED 0u
#define RED_LED_INIT_DRIVESTATE 0u
#define RED_LED_INIT_MUXSEL 0u
#define RED_LED_INPUT_SYNC 2u
#define RED_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_LED_NUM 3u
#define RED_LED_PORT GPIO_PRT6
#define RED_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
