0.6
2019.1
May 24 2019
15:06:07
D:/Pogramas/Practica6/Practica6.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Pogramas/Practica6/Practica6.srcs/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz.v,1575026680,verilog,,,,DCM_100MHz_10MHz,,,../../../../Practica6.srcs/sources_1/ip/DCM_100MHz_10MHz,,,,,
D:/Pogramas/Practica6/Practica6.srcs/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz_clk_wiz.v,1575026680,verilog,,D:/Pogramas/Practica6/Practica6.srcs/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz.v,,DCM_100MHz_10MHz_clk_wiz,,,../../../../Practica6.srcs/sources_1/ip/DCM_100MHz_10MHz,,,,,
D:/Pogramas/Practica6/Practica6.srcs/sources_1/ip/mem32x512/sim/mem32x512.v,1613495804,verilog,,D:/Pogramas/Practica6/Practica6.srcs/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz_clk_wiz.v,,mem32x512,,,../../../../Practica6.srcs/sources_1/ip/DCM_100MHz_10MHz,,,,,
D:/Pogramas/Practica6/ficheros/ALU.vhd,1543498654,vhdl,,,,alu,,,,,,,,
D:/Pogramas/Practica6/ficheros/MIPSMulticiclo.vhd,1575028808,vhdl,,,,mipsmulticiclo,,,,,,,,
D:/Pogramas/Practica6/ficheros/TestBenchMIPSMulticiclo.vhd,1575032166,vhdl,,,,testbenchmipsmulticiclo,,,,,,,,
D:/Pogramas/Practica6/ficheros/bancoDeRegistros.vhd,1575025970,vhdl,,,,bancoderegistros,,,,,,,,
D:/Pogramas/Practica6/ficheros/conv_7seg.vhd,1569517004,vhdl,,,,conv_7seg,,,,,,,,
D:/Pogramas/Practica6/ficheros/debouncer.vhd,1575025530,vhdl,,,,debouncer,,,,,,,,
D:/Pogramas/Practica6/ficheros/displays.vhd,1573598110,vhdl,,,,displays,,,,,,,,
D:/Pogramas/Practica6/ficheros/memoria.vhd,1575031162,vhdl,,,,memoria,,,,,,,,
D:/Pogramas/Practica6/ficheros/multiplexor2a1.vhd,1575025812,vhdl,,,,multiplexor2a1,,,,,,,,
D:/Pogramas/Practica6/ficheros/multiplexor4a1.vhd,1543237170,vhdl,,,,multiplexor4a1,,,,,,,,
D:/Pogramas/Practica6/ficheros/registro.vhd,1575025952,vhdl,,,,registro,,,,,,,,
D:/Pogramas/Practica6/ficheros/rutaDeDatos.vhd,1575025782,vhdl,,,,rutadedatos,,,,,,,,
D:/Pogramas/Practica6/ficheros/unidadDeControl.vhd,1575028614,vhdl,,,,unidaddecontrol,,,,,,,,
