============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 14 2025  12:25:24 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (41940 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -199                  
       Uncertainty:-    1250                  
     Required Time:=   51449                  
      Launch Clock:-    2500                  
         Data Path:-    7008                  
             Slack:=   41940                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.1   185   180    7830    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.2   174   287    8117    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   264    8382    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.2   171   280    8662    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X1         4 10.3   509   373    9035    (-,-) 
  g30701__1617/Y               -       A1->Y R     AO22X1         1  4.1   108   474    9508    (-,-) 
  ram_0_char_num_reg[2]/D      -       -     R     DFFX1          1    -     -     0    9508    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: MET (41940 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -199                  
       Uncertainty:-    1250                  
     Required Time:=   51449                  
      Launch Clock:-    2500                  
         Data Path:-    7008                  
             Slack:=   41940                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.1   185   180    7830    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.2   174   287    8117    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   264    8382    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.2   171   280    8662    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X1         4 10.3   509   373    9035    (-,-) 
  g30700__3680/Y               -       A1->Y R     AO22X1         1  4.1   108   474    9508    (-,-) 
  ram_0_char_num_reg[3]/D      -       -     R     DFFX1          1    -     -     0    9508    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: MET (41940 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -199                  
       Uncertainty:-    1250                  
     Required Time:=   51449                  
      Launch Clock:-    2500                  
         Data Path:-    7008                  
             Slack:=   41940                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.1   185   180    7830    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.2   174   287    8117    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   264    8382    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.2   171   280    8662    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X1         4 10.3   509   373    9035    (-,-) 
  g30703__1705/Y               -       A1->Y R     AO22X1         1  4.1   108   474    9508    (-,-) 
  ram_0_char_num_reg[0]/D      -       -     R     DFFX1          1    -     -     0    9508    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: MET (41945 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -204                  
       Uncertainty:-    1250                  
     Required Time:=   51454                  
      Launch Clock:-    2500                  
         Data Path:-    7010                  
             Slack:=   41945                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.1   185   180    7830    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.2   174   287    8117    (-,-) 
  g30928__6260/Y               -       AN->Y F     NAND2BX1       1  4.1   261   264    8382    (-,-) 
  g30897__6161/Y               -       B->Y  F     OR2X1          2  6.2   171   280    8662    (-,-) 
  g30800__1705/Y               -       B->Y  R     NOR2X1         4 10.3   509   373    9035    (-,-) 
  g30702__2802/Y               -       A1->Y R     AO22X1         1  4.2   110   475    9510    (-,-) 
  ram_0_char_num_reg[1]/D      -       -     R     DFFHQX1        1    -     -     0    9510    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: MET (42156 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_dram_temp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -484                  
       Uncertainty:-    1250                  
     Required Time:=   51734                  
      Launch Clock:-    2500                  
         Data Path:-    7078                  
             Slack:=   42156                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q F     SDFFQX1        6 14.9   381  1008    3508    (-,-) 
  g31390/Y                          -       A->Y  R     NOR2X1         2  6.3   338   386    3894    (-,-) 
  g31297/Y                          -       C->Y  R     AND3XL         4 10.5   395   509    4402    (-,-) 
  g31718/Y                          -       A->Y  R     OR2X1          3  8.6   190   360    4762    (-,-) 
  g31093__1705/Y                    -       A->Y  R     AND2X1         2  6.3   146   265    5027    (-,-) 
  g30999__3680/Y                    -       B->Y  F     NAND2X1        2  6.2   369   294    5321    (-,-) 
  g30961__1705/Y                    -       B->Y  R     NOR2BX1        1  4.3   250   328    5650    (-,-) 
  g30873__6260/Y                    -       B0->Y F     AOI21X1        1  4.1   278   218    5867    (-,-) 
  g30803__8246/Y                    -       B->Y  F     OR2X1          7 17.2   442   436    6303    (-,-) 
  g30786__8428/Y                    -       B->Y  R     NAND2X1        2  6.3   215   336    6639    (-,-) 
  g30766/Y                          -       A->Y  F     INVX1          3  8.2   249   249    6888    (-,-) 
  g30726__9945/Y                    -       B->Y  F     AND2X1         4 10.9   283   314    7203    (-,-) 
  g30531__1705/Y                    -       A1->Y F     AO22X1         1  4.2   126   323    7526    (-,-) 
  g30501__5115/Y                    -       B0->Y R     AOI21X1        1  4.3   250   205    7731    (-,-) 
  g30321__2346/Y                    -       B0->Y F     OAI2BB1X1      1  4.1   265   302    8032    (-,-) 
  g30130__6260/Y                    -       C0->Y R     AOI211XL       1  4.3   565   479    8511    (-,-) 
  g30106__1705/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   291   481    8992    (-,-) 
  g30097__5107/Y                    -       B0->Y R     AOI21X1        1  4.3   248   295    9287    (-,-) 
  g30064__8428/Y                    -       B->Y  F     NAND2X1        1  4.2   276   291    9578    (-,-) 
  i4004_sp_board_dram_temp_reg[1]/D -       -     F     DFFHQX1        1    -     -     0    9578    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 6: MET (42616 ps) Setup Check with Pin rom_0_srcff_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_srcff_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -159                  
       Uncertainty:-    1250                  
     Required Time:=   51409                  
      Launch Clock:-    2500                  
         Data Path:-    6293                  
             Slack:=   42616                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.1   185   180    7830    (-,-) 
  g31245/Y                     -       B->Y  F     OR2X1          1  4.2   122   221    8051    (-,-) 
  g31157/Y                     -       B->Y  R     NOR2X1         2  6.3   326   245    8296    (-,-) 
  g31136/Y                     -       A->Y  F     INVX1          1  4.3   173   263    8560    (-,-) 
  g31034__6260/Y               -       A1->Y R     OAI21X1        1  4.2   245   234    8793    (-,-) 
  rom_0_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    8793    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 7: MET (42777 ps) Setup Check with Pin rom_1_srcff_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_srcff_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    6177                  
             Slack:=   42777                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.1   185   180    7830    (-,-) 
  g31245/Y                     -       B->Y  F     OR2X1          1  4.2   122   221    8051    (-,-) 
  g31157/Y                     -       B->Y  R     NOR2X1         2  6.3   326   245    8296    (-,-) 
  g31026__2346/Y               -       A1->Y R     AO22X1         1  4.2   110   381    8677    (-,-) 
  rom_1_srcff_reg/D            -       -     R     DFFHQX1        1    -     -     0    8677    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 8: MET (42830 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[6]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_dram_temp_reg[6]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -484                  
       Uncertainty:-    1250                  
     Required Time:=   51734                  
      Launch Clock:-    2500                  
         Data Path:-    6404                  
             Slack:=   42830                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q F     SDFFQX1        6 14.9   381  1008    3508    (-,-) 
  g31390/Y                          -       A->Y  R     NOR2X1         2  6.3   338   386    3894    (-,-) 
  g31297/Y                          -       C->Y  R     AND3XL         4 10.5   395   509    4402    (-,-) 
  g31718/Y                          -       A->Y  R     OR2X1          3  8.6   190   360    4762    (-,-) 
  g31093__1705/Y                    -       A->Y  R     AND2X1         2  6.3   146   265    5027    (-,-) 
  g30999__3680/Y                    -       B->Y  F     NAND2X1        2  6.2   369   294    5321    (-,-) 
  g30875__4319/Y                    -       A1->Y F     OA22X1         1  4.1   125   369    5690    (-,-) 
  g30804__7098/Y                    -       B->Y  F     OR2X1          7 16.7   429   363    6053    (-,-) 
  g30785__4319/Y                    -       A->Y  F     AND2X1         4 10.3   268   381    6434    (-,-) 
  g30728__2346/Y                    -       B->Y  F     AND2X1         4 11.1   288   326    6760    (-,-) 
  g30549__6417/Y                    -       A1->Y R     AOI22X1        1  4.1   248   312    7071    (-,-) 
  g30497__7098/Y                    -       B0->Y R     OA21X1         1  4.3   107   295    7366    (-,-) 
  g30319__9945/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   261   224    7590    (-,-) 
  g31748/Y                          -       C0->Y R     AOI221X1       1  4.3   375   361    7951    (-,-) 
  g30099__4319/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   278   375    8326    (-,-) 
  g30080__4733/Y                    -       B0->Y R     AOI21X1        1  4.3   246   288    8614    (-,-) 
  g30062__6260/Y                    -       B->Y  F     NAND2X1        1  4.2   275   290    8904    (-,-) 
  i4004_sp_board_dram_temp_reg[6]/D -       -     F     DFFHQX1        1    -     -     0    8904    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 9: MET (42830 ps) Setup Check with Pin i4004_sp_board_dram_temp_reg[5]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[2]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (F) i4004_sp_board_dram_temp_reg[5]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -484                  
       Uncertainty:-    1250                  
     Required Time:=   51734                  
      Launch Clock:-    2500                  
         Data Path:-    6404                  
             Slack:=   42830                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[2]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[2]/Q       -       CK->Q F     SDFFQX1        6 14.9   381  1008    3508    (-,-) 
  g31390/Y                          -       A->Y  R     NOR2X1         2  6.3   338   386    3894    (-,-) 
  g31297/Y                          -       C->Y  R     AND3XL         4 10.5   395   509    4402    (-,-) 
  g31718/Y                          -       A->Y  R     OR2X1          3  8.6   190   360    4762    (-,-) 
  g31093__1705/Y                    -       A->Y  R     AND2X1         2  6.3   146   265    5027    (-,-) 
  g30999__3680/Y                    -       B->Y  F     NAND2X1        2  6.2   369   294    5321    (-,-) 
  g30875__4319/Y                    -       A1->Y F     OA22X1         1  4.1   125   369    5690    (-,-) 
  g30804__7098/Y                    -       B->Y  F     OR2X1          7 16.7   429   363    6053    (-,-) 
  g30785__4319/Y                    -       A->Y  F     AND2X1         4 10.3   268   381    6434    (-,-) 
  g30728__2346/Y                    -       B->Y  F     AND2X1         4 11.1   288   326    6760    (-,-) 
  g30546__1666/Y                    -       A1->Y R     AOI22X1        1  4.1   248   312    7071    (-,-) 
  g30496__8246/Y                    -       B0->Y R     OA21X1         1  4.3   107   295    7366    (-,-) 
  g30320__2883/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   261   224    7590    (-,-) 
  g31747/Y                          -       C0->Y R     AOI221X1       1  4.3   375   361    7951    (-,-) 
  g30098__6260/Y                    -       B0->Y F     OAI2BB1X1      1  4.2   278   375    8326    (-,-) 
  g30079__7482/Y                    -       B0->Y R     AOI21X1        1  4.3   246   288    8614    (-,-) 
  g30063__4319/Y                    -       B->Y  F     NAND2X1        1  4.2   275   290    8904    (-,-) 
  i4004_sp_board_dram_temp_reg[5]/D -       -     F     DFFHQX1        1    -     -     0    8904    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 10: MET (42837 ps) Setup Check with Pin i4004_id_board_n0405_reg/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_alu_board_n0870_reg/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_id_board_n0405_reg/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      -3                  
       Uncertainty:-    1250                  
     Required Time:=   51253                  
      Launch Clock:-    2500                  
         Data Path:-    5916                  
             Slack:=   42837                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_alu_board_n0870_reg/CK -       -      R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_alu_board_n0870_reg/Q  -       CK->Q  F     DFFQXL         3  8.4   400  1010    3510    (-,-) 
  g18577__2883/Y               -       A->Y   R     NOR2X1         2  6.3   321   396    3906    (-,-) 
  g18539__7410/Y               -       A1N->Y R     AOI2BB1X1      3  8.4   400   426    4332    (-,-) 
  g18533/Y                     -       A->Y   F     INVX1          2  6.2   233   333    4665    (-,-) 
  g18504__9945/Y               -       A1N->Y F     AOI2BB1X1      3  8.3   248   299    4964    (-,-) 
  g18500/Y                     -       A->Y   R     INVX1          2  6.3   178   222    5186    (-,-) 
  g18494__4319/Y               -       A1N->Y R     AOI2BB1X1      4 10.3   482   405    5590    (-,-) 
  g18483__9315/Y               -       A1N->Y R     AOI2BB1X1      1  4.1   214   394    5984    (-,-) 
  g18480__5115/Y               -       B0->Y  R     AO21X1         5 13.0   287   316    6301    (-,-) 
  g31087__6783/Y               -       C->Y   F     NAND3BXL       1  4.2   704   574    6875    (-,-) 
  g31025__2883/Y               -       B->Y   R     NOR2X1         1  4.3   286   510    7384    (-,-) 
  g31755/Y                     -       B0->Y  F     AOI22X1        1  4.1   308   326    7710    (-,-) 
  g30807__5115/Y               -       A->Y   F     AND2X1         1  4.1   116   243    7953    (-,-) 
  g30747__5122/Y               -       AN->Y  F     NOR2BX1        1  4.1   150   156    8109    (-,-) 
  g30605__7482/Y               -       B->Y   R     MXI2XL         1  4.1   364   307    8416    (-,-) 
  i4004_id_board_n0405_reg/SI  -       -      R     SDFFQX1        1    -     -     0    8416    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 11: MET (42884 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[6]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[6]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -190                  
       Uncertainty:-    1250                  
     Required Time:=   51440                  
      Launch Clock:-    2500                  
         Data Path:-    6056                  
             Slack:=   42884                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                          -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30522__4319/Y                    -       B->Y  F     OR2X1          3  8.5   228   361    7120    (-,-) 
  g30490__3680/Y                    -       B->Y  R     NOR2X1         4 10.5   504   409    7530    (-,-) 
  g30139__2802/Y                    -       A1->Y R     AO22X1         1  4.3   112   473    8003    (-,-) 
  g30111__1881/Y                    -       B0->Y F     AOI21X1        1  4.3   317   137    8140    (-,-) 
  g30091__2346/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   152   243    8383    (-,-) 
  g30069__3680/Y                    -       AN->Y R     NAND2BX1       1  4.2   152   173    8556    (-,-) 
  i4004_ip_board_dram_temp_reg[6]/D -       -     R     DFFHQX1        1    -     -     0    8556    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 12: MET (42910 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[9]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[9]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -189                  
       Uncertainty:-    1250                  
     Required Time:=   51439                  
      Launch Clock:-    2500                  
         Data Path:-    6029                  
             Slack:=   42910                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g30561__3680/Y                    -       B->Y  F     NAND2X1        2  6.3   381   336    6762    (-,-) 
  g30523__8428/Y                    -       B->Y  R     NOR2X1         3  8.2   419   434    7196    (-,-) 
  g30491__1617/Y                    -       B->Y  R     AND2X1         4 10.7   237   444    7640    (-,-) 
  g30144__6131/Y                    -       A1->Y R     AO22X1         1  4.3   111   336    7976    (-,-) 
  g30114__4733/Y                    -       B0->Y F     AOI21X1        1  4.3   317   137    8113    (-,-) 
  g30094__6417/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   152   243    8356    (-,-) 
  g30073__5122/Y                    -       AN->Y R     NAND2BX1       1  4.2   156   173    8529    (-,-) 
  i4004_ip_board_dram_temp_reg[9]/D -       -     R     DFFHQX1        1    -     -     0    8529    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 13: MET (42923 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[0]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -190                  
       Uncertainty:-    1250                  
     Required Time:=   51440                  
      Launch Clock:-    2500                  
         Data Path:-    6017                  
             Slack:=   42923                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                          -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30522__4319/Y                    -       B->Y  F     OR2X1          3  8.5   228   361    7120    (-,-) 
  g31725/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   419    7540    (-,-) 
  g30120__2346/Y                    -       B1->Y R     AO22X1         1  4.3   112   435    7975    (-,-) 
  g30107__5122/Y                    -       B0->Y F     AOI21X1        1  4.3   300   137    8112    (-,-) 
  g30092__1666/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   149   234    8346    (-,-) 
  g30071__2802/Y                    -       AN->Y R     NAND2BX1       1  4.2   152   172    8517    (-,-) 
  i4004_ip_board_dram_temp_reg[0]/D -       -     R     DFFHQX1        1    -     -     0    8517    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 14: MET (42935 ps) Setup Check with Pin rom_1_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0161_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    6020                  
             Slack:=   42935                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX1         6 14.9   370   329    6815    (-,-) 
  g31539/Y                     -       A->Y  R     INVX1          3  8.2   236   313    7128    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.3   170   443    7571    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   165   412    7982    (-,-) 
  g30974__9315/Y               -       A->Y  R     AND2X1         2  6.1   142   251    8233    (-,-) 
  g30816__7410/Y               -       A1->Y R     AO22X1         1  4.2   110   287    8520    (-,-) 
  rom_1_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    8520    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 15: MET (42935 ps) Setup Check with Pin rom_0_n0161_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0161_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    6020                  
             Slack:=   42935                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX1         6 14.9   370   329    6815    (-,-) 
  g31539/Y                     -       A->Y  R     INVX1          3  8.2   236   313    7128    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.3   170   443    7571    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   165   412    7982    (-,-) 
  g30976__2883/Y               -       A->Y  R     AND2X1         2  6.1   142   251    8233    (-,-) 
  g30819__2398/Y               -       A1->Y R     AO22X1         1  4.2   110   287    8520    (-,-) 
  rom_0_n0161_reg/D            -       -     R     DFFHQX1        1    -     -     0    8520    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: MET (42935 ps) Setup Check with Pin rom_1_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_n0135_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    6020                  
             Slack:=   42935                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX1         6 14.9   370   329    6815    (-,-) 
  g31539/Y                     -       A->Y  R     INVX1          3  8.2   236   313    7128    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.3   170   443    7571    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   165   412    7982    (-,-) 
  g30974__9315/Y               -       A->Y  R     AND2X1         2  6.1   142   251    8233    (-,-) 
  g30814__2346/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8520    (-,-) 
  rom_1_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    8520    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: MET (42935 ps) Setup Check with Pin rom_0_n0135_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_n0135_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -205                  
       Uncertainty:-    1250                  
     Required Time:=   51455                  
      Launch Clock:-    2500                  
         Data Path:-    6020                  
             Slack:=   42935                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX1         6 14.9   370   329    6815    (-,-) 
  g31539/Y                     -       A->Y  R     INVX1          3  8.2   236   313    7128    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.3   170   443    7571    (-,-) 
  g31039__3680/Y               -       D->Y  R     AND4X1         2  6.1   165   412    7982    (-,-) 
  g30976__2883/Y               -       A->Y  R     AND2X1         2  6.1   142   251    8233    (-,-) 
  g30813__2883/Y               -       A1->Y R     AO22X1         1  4.2   109   287    8520    (-,-) 
  rom_0_n0135_reg/D            -       -     R     DFFHQX1        1    -     -     0    8520    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 18: MET (42939 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[5]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[5]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -190                  
       Uncertainty:-    1250                  
     Required Time:=   51440                  
      Launch Clock:-    2500                  
         Data Path:-    6001                  
             Slack:=   42939                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                          -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30522__4319/Y                    -       B->Y  F     OR2X1          3  8.5   228   361    7120    (-,-) 
  g30490__3680/Y                    -       B->Y  R     NOR2X1         4 10.5   504   409    7530    (-,-) 
  g30137__3680/Y                    -       B1->Y R     AO22X1         1  4.3   112   427    7956    (-,-) 
  g30110__6131/Y                    -       B0->Y F     AOI21X1        1  4.3   304   137    8094    (-,-) 
  g30090__2883/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   150   236    8329    (-,-) 
  g30072__1705/Y                    -       AN->Y R     NAND2BX1       1  4.2   152   172    8501    (-,-) 
  i4004_ip_board_dram_temp_reg[5]/D -       -     R     DFFHQX1        1    -     -     0    8501    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 19: MET (42945 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[11]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[11]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -190                  
       Uncertainty:-    1250                  
     Required Time:=   51440                  
      Launch Clock:-    2500                  
         Data Path:-    5995                  
             Slack:=   42945                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q        -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                           -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                     -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                           -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                     -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                     -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                     -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                     -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                           -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30524__5526/Y                     -       B->Y  R     NOR2X1         3  8.2   419   431    7191    (-,-) 
  g30493__1705/Y                     -       A->Y  R     AND2X1         4 10.3   229   418    7609    (-,-) 
  g30118__9945/Y                     -       A1->Y R     AO22X1         1  4.3   111   332    7942    (-,-) 
  g30096__2398/Y                     -       B0->Y F     AOI21X1        1  4.3   318   137    8078    (-,-) 
  g30074__8246/Y                     -       B0->Y R     OAI2BB1X1      1  4.1   152   244    8322    (-,-) 
  g30055__5107/Y                     -       AN->Y R     NAND2BX1       1  4.2   152   173    8495    (-,-) 
  i4004_ip_board_dram_temp_reg[11]/D -       -     R     DFFHQX1        1    -     -     0    8495    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 20: MET (42945 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[8]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[8]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -190                  
       Uncertainty:-    1250                  
     Required Time:=   51440                  
      Launch Clock:-    2500                  
         Data Path:-    5995                  
             Slack:=   42945                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                          -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30524__5526/Y                    -       B->Y  R     NOR2X1         3  8.2   419   431    7191    (-,-) 
  g30493__1705/Y                    -       A->Y  R     AND2X1         4 10.3   229   418    7609    (-,-) 
  g30142__8246/Y                    -       A1->Y R     AO22X1         1  4.3   111   332    7942    (-,-) 
  g30108__8246/Y                    -       B0->Y F     AOI21X1        1  4.3   318   137    8078    (-,-) 
  g30093__7410/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   152   244    8322    (-,-) 
  g30065__5526/Y                    -       AN->Y R     NAND2BX1       1  4.2   152   173    8495    (-,-) 
  i4004_ip_board_dram_temp_reg[8]/D -       -     R     DFFHQX1        1    -     -     0    8495    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 21: MET (42962 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[10]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[10]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -189                  
       Uncertainty:-    1250                  
     Required Time:=   51439                  
      Launch Clock:-    2500                  
         Data Path:-    5977                  
             Slack:=   42962                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q        -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                           -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                     -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                           -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                     -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                     -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                     -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                     -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                           -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30524__5526/Y                     -       B->Y  R     NOR2X1         3  8.2   419   431    7191    (-,-) 
  g30493__1705/Y                     -       A->Y  R     AND2X1         4 10.3   229   418    7609    (-,-) 
  g30147__7482/Y                     -       A1->Y R     AO22X1         1  4.3   111   332    7942    (-,-) 
  g30115__6161/Y                     -       B0->Y F     AOI21X1        1  4.3   291   137    8078    (-,-) 
  g30095__5477/Y                     -       B0->Y R     OAI2BB1X1      1  4.1   147   228    8306    (-,-) 
  g30070__1617/Y                     -       AN->Y R     NAND2BX1       1  4.2   156   171    8477    (-,-) 
  i4004_ip_board_dram_temp_reg[10]/D -       -     R     DFFHQX1        1    -     -     0    8477    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 22: MET (42963 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -113                  
       Uncertainty:-    1250                  
     Required Time:=   51363                  
      Launch Clock:-    2500                  
         Data Path:-    5900                  
             Slack:=   42963                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31344/Y                     -       A->Y  F     INVX1          2  6.1   185   180    7830    (-,-) 
  g31038__6783/Y               -       A->Y  F     MX2X1          2  6.2   174   287    8117    (-,-) 
  g30881__1617/Y               -       C->Y  R     NOR3X1         1  4.1   345   283    8400    (-,-) 
  ram_0_src_ram_sel_reg/D      -       -     R     DFFX1          1    -     -     0    8400    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 23: MET (42976 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[4]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[4]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -190                  
       Uncertainty:-    1250                  
     Required Time:=   51440                  
      Launch Clock:-    2500                  
         Data Path:-    5964                  
             Slack:=   42976                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g30561__3680/Y                    -       B->Y  F     NAND2X1        2  6.3   381   336    6762    (-,-) 
  g31726/Y                          -       B->Y  R     NOR2BX1        3  8.2   420   434    7196    (-,-) 
  g30502__7482/Y                    -       B->Y  R     AND2X1         4 11.1   245   449    7645    (-,-) 
  g30109__7098/Y                    -       A1->Y F     AOI222X1       1  4.3   368   370    8015    (-,-) 
  g30089__9945/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   160   272    8287    (-,-) 
  g30076__6131/Y                    -       AN->Y R     NAND2BX1       1  4.2   152   177    8464    (-,-) 
  i4004_ip_board_dram_temp_reg[4]/D -       -     R     DFFHQX1        1    -     -     0    8464    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 24: MET (42980 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -154                  
       Uncertainty:-    1250                  
     Required Time:=   51404                  
      Launch Clock:-    2500                  
         Data Path:-    5924                  
             Slack:=   42980                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y F     TBUFX1         9 21.4   530   416    6902    (-,-) 
  g31452/Y                     -       A->Y  R     INVX1          4 10.3   305   429    7332    (-,-) 
  g31369/Y                     -       A->Y  R     AND2X1         2  6.3   146   319    7650    (-,-) 
  g31024__9945/Y               -       A->Y  F     MXI2XL         1  4.2   484   386    8036    (-,-) 
  g30969__7482/Y               -       B->Y  R     NOR2X1         1  4.2   258   388    8424    (-,-) 
  ram_0_ram_sel_reg/D          -       -     R     DFFHQX1        1    -     -     0    8424    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 25: MET (42987 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -189                  
       Uncertainty:-    1250                  
     Required Time:=   51439                  
      Launch Clock:-    2500                  
         Data Path:-    5952                  
             Slack:=   42987                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g30561__3680/Y                    -       B->Y  F     NAND2X1        2  6.3   381   336    6762    (-,-) 
  g31726/Y                          -       B->Y  R     NOR2BX1        3  8.2   420   434    7196    (-,-) 
  g30503__4733/Y                    -       B->Y  R     AND2X1         4 10.7   237   444    7640    (-,-) 
  g30113__7482/Y                    -       A1->Y F     AOI222X1       1  4.3   363   366    8006    (-,-) 
  g30088__9315/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   159   270    8276    (-,-) 
  g30075__7098/Y                    -       AN->Y R     NAND2BX1       1  4.2   156   177    8452    (-,-) 
  i4004_ip_board_dram_temp_reg[3]/D -       -     R     DFFHQX1        1    -     -     0    8452    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 26: MET (42989 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -102                  
       Uncertainty:-    1250                  
     Required Time:=   51352                  
      Launch Clock:-    2500                  
         Data Path:-    5863                  
             Slack:=   42989                  

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g4__2802/Y                   -       OE->Y F     TBUFX1         6 14.9   370   329    6815    (-,-) 
  g31539/Y                     -       A->Y  R     INVX1          3  8.2   236   313    7128    (-,-) 
  g31285/Y                     -       D->Y  R     AND4X1         2  6.3   170   443    7571    (-,-) 
  g31086__5526/Y               -       C->Y  F     NAND3X1        1  4.3   425   341    7912    (-,-) 
  g30872__5107/Y               -       A2->Y R     OAI32X1        1  4.2   412   451    8363    (-,-) 
  rom_1_chipsel_reg/D          -       -     R     DFFHQX1        1    -     -     0    8363    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 27: MET (43007 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[7]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[7]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -189                  
       Uncertainty:-    1250                  
     Required Time:=   51439                  
      Launch Clock:-    2500                  
         Data Path:-    5932                  
             Slack:=   43007                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                          -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30524__5526/Y                    -       B->Y  R     NOR2X1         3  8.2   419   431    7191    (-,-) 
  g30488__5526/Y                    -       B->Y  R     AND2X1         4 11.1   245   448    7639    (-,-) 
  g30112__5115/Y                    -       B1->Y F     AOI222X1       1  4.3   373   340    7979    (-,-) 
  g30087__6161/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   161   275    8254    (-,-) 
  g30066__6783/Y                    -       AN->Y R     NAND2BX1       1  4.2   156   178    8432    (-,-) 
  i4004_ip_board_dram_temp_reg[7]/D -       -     R     DFFHQX1        1    -     -     0    8432    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 28: MET (43018 ps) Setup Check with Pin i4004_ip_board_dram_temp_reg[2]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[1]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_ip_board_dram_temp_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -190                  
       Uncertainty:-    1250                  
     Required Time:=   51440                  
      Launch Clock:-    2500                  
         Data Path:-    5922                  
             Slack:=   43018                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[1]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[1]/Q       -       CK->Q F     SDFFQX1        8 18.9   480  1062    3562    (-,-) 
  g17764/Y                          -       A->Y  R     INVX1          4 10.3   297   400    3962    (-,-) 
  g18545__5477/Y                    -       A->Y  R     OR2X1          5 13.2   284   362    4324    (-,-) 
  g31161/Y                          -       A1->Y F     OAI21X1        3  8.3   501   449    4773    (-,-) 
  g31028__7410/Y                    -       C->Y  R     NAND3X1        1  4.1   186   348    5121    (-,-) 
  g30979__2346/Y                    -       A->Y  R     AND2X1         3  8.4   189   287    5408    (-,-) 
  g30916__2883/Y                    -       AN->Y R     NOR2BX1        4 10.7   511   430    5837    (-,-) 
  g30717__8246/Y                    -       D->Y  R     AND4X1         3  8.6   217   589    6426    (-,-) 
  g31729/Y                          -       B->Y  F     NAND2BX1       2  6.2   377   334    6760    (-,-) 
  g30522__4319/Y                    -       B->Y  F     OR2X1          3  8.5   228   361    7120    (-,-) 
  g31725/Y                          -       B->Y  R     NOR2BX1        4 10.9   520   419    7540    (-,-) 
  g30123__1666/Y                    -       A1->Y F     AOI21X1        1  4.3   318   466    8006    (-,-) 
  g30105__2802/Y                    -       B0->Y R     OAI2BB1X1      1  4.1   152   243    8249    (-,-) 
  g30077__1881/Y                    -       AN->Y R     NAND2BX1       1  4.2   152   173    8422    (-,-) 
  i4004_ip_board_dram_temp_reg[2]/D -       -     R     DFFHQX1        1    -     -     0    8422    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 29: MET (43032 ps) Setup Check with Pin i4004_alu_board_tmp_reg[3]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -181                  
       Uncertainty:-    1250                  
     Required Time:=   51431                  
      Launch Clock:-    2500                  
         Data Path:-    5899                  
             Slack:=   43032                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y   F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y   F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y   R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y  F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y   R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y   R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y   R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g1__7098/Y                   -       OE->Y  R     TBUFX1         9 21.5   446   379    6865    (-,-) 
  g18525__1881/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   186   366    7231    (-,-) 
  i4004_tio_board_g52__2398/Y  -       A->Y   R     TBUFX2         6 26.2   287   360    7591    (-,-) 
  g31079__6417/Y               -       B->Y   F     MXI2XL         1  4.2   490   469    8060    (-,-) 
  g31019__5115/Y               -       B->Y   R     NAND2X1        1  4.2   181   339    8399    (-,-) 
  i4004_alu_board_tmp_reg[3]/D -       -      R     DFFHQX1        1    -     -     0    8399    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 30: MET (43046 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-    -181                  
       Uncertainty:-    1250                  
     Required Time:=   51431                  
      Launch Clock:-    2500                  
         Data Path:-    5884                  
             Slack:=   43046                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK -       -      R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q  -       CK->Q  R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y               -       A->Y   F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y               -       C->Y   F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                     -       A->Y   R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y               -       A1->Y  F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y               -       B->Y   R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y               -       B->Y   R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y               -       B->Y   R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                   -       OE->Y  R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g18529__4733/Y               -       A1N->Y R     OAI2BB1X1      1  4.3   186   347    7191    (-,-) 
  i4004_tio_board_g3__5107/Y   -       A->Y   R     TBUFX2         7 28.4   310   373    7563    (-,-) 
  g31078__7410/Y               -       B->Y   F     MXI2XL         1  4.2   490   482    8046    (-,-) 
  g31021__4733/Y               -       B->Y   R     NAND2X1        1  4.2   181   339    8384    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0    8384    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 31: MET (43067 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[5][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[5][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                        -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                          -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                  -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                  -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram3_ram_array_reg[5][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 32: MET (43067 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[8][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[8][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                        -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                          -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                  -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                  -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram2_ram_array_reg[8][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 33: MET (43067 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[3][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[3][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                        -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                          -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                  -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                  -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram2_ram_array_reg[3][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 34: MET (43067 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[14][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[14][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                         -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                           -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                   -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                   -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram1_ram_array_reg[14][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 35: MET (43067 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[12][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[12][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                         -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                           -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                   -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                   -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram1_ram_array_reg[12][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 36: MET (43067 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                         -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                           -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                   -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                   -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram1_ram_array_reg[11][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 37: MET (43067 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[7][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[7][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                        -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                          -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                  -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                  -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram0_ram_array_reg[7][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 38: MET (43067 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[4][0]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[4][0]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-      27                  
       Uncertainty:-    1250                  
     Required Time:=   51223                  
      Launch Clock:-    2500                  
         Data Path:-    5656                  
             Slack:=   43067                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g6__1705/Y                        -       OE->Y R     TBUFX1         7 17.5   364   333    6819    (-,-) 
  g31374/Y                          -       A->Y  R     AND2X1        13 31.2   658   631    7451    (-,-) 
  hi_fo_buf31606/Y                  -       A->Y  F     CLKINVX6       6 19.5   206   366    7817    (-,-) 
  hi_fo_buf31604/Y                  -       A->Y  R     INVX1          8 18.6   421   339    8156    (-,-) 
  ram_0_ram0_ram_array_reg[4][0]/SI -       -     R     SDFFQX1        8    -     -     0    8156    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 39: MET (43075 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[17][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[17][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                         -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                           -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                           -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram3_ram_array_reg[17][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 40: MET (43075 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[7][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[7][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                        -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                          -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                          -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram3_ram_array_reg[7][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 41: MET (43075 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[17][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[17][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                         -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                           -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                           -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram2_ram_array_reg[17][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 42: MET (43075 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[13][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[13][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                         -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                           -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                           -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram2_ram_array_reg[13][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 43: MET (43075 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[12][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[12][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                         -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                           -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                           -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram1_ram_array_reg[12][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 44: MET (43075 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[9][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[9][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                        -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                          -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                          -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram1_ram_array_reg[9][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 45: MET (43075 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                         -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                           -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                           -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram0_ram_array_reg[15][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 46: MET (43075 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][1]/CK->SI
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][1]/SI
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -19                  
       Uncertainty:-    1250                  
     Required Time:=   51269                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43075                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK       -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q        -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                     -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                     -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                           -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                     -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                     -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                     -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                     -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                         -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                           -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                           -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram0_ram_array_reg[10][1]/SI -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 47: MET (43077 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -21                  
       Uncertainty:-    1250                  
     Required Time:=   51271                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43077                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                        -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                          -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                          -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram2_ram_array_reg[19][1]/D -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 48: MET (43077 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[18][1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[18][1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -21                  
       Uncertainty:-    1250                  
     Required Time:=   51271                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43077                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                        -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                          -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                          -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram1_ram_array_reg[18][1]/D -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 49: MET (43077 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -21                  
       Uncertainty:-    1250                  
     Required Time:=   51271                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43077                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                        -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                          -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                          -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram0_ram_array_reg[19][1]/D -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 50: MET (43077 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][1]/CK->D
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (R) i4004_id_board_opr_reg[3]/CK
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[18][1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2500     
                                              
             Setup:-     -21                  
       Uncertainty:-    1250                  
     Required Time:=   51271                  
      Launch Clock:-    2500                  
         Data Path:-    5694                  
             Slack:=   43077                  

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  i4004_id_board_opr_reg[3]/CK      -       -     R     (arrival)    657    -  1250     0    2500    (-,-) 
  i4004_id_board_opr_reg[3]/Q       -       CK->Q R     SDFFQX1        6 15.2   323   964    3464    (-,-) 
  g17757__7410/Y                    -       A->Y  F     NAND2X1        3  8.2   489   463    3928    (-,-) 
  g17747__7482/Y                    -       C->Y  F     OR3X1          6 15.4   405   548    4476    (-,-) 
  g17745/Y                          -       A->Y  R     INVX1          1  4.1   159   286    4761    (-,-) 
  g17730__5526/Y                    -       A1->Y F     AOI211XL       2  6.2   683   513    5274    (-,-) 
  g17729__8428/Y                    -       B->Y  R     NOR2X1         3  8.6   468   607    5881    (-,-) 
  g17728__4319/Y                    -       B->Y  R     AND2X4         2  6.7    77   389    6270    (-,-) 
  g17727__6260/Y                    -       B->Y  R     AND2X2         8 28.5    89   216    6486    (-,-) 
  g5__1617/Y                        -       OE->Y R     TBUFX1         8 19.6   408   357    6843    (-,-) 
  g31739/Y                          -       B->Y  F     NAND2BX1       3 17.6   983   778    7622    (-,-) 
  g31379/Y                          -       A->Y  R     CLKINVX4      16 35.2   332   572    8194    (-,-) 
  ram_0_ram0_ram_array_reg[18][1]/D -       -     R     SDFFQX1       16    -     -     0    8194    (-,-) 
#----------------------------------------------------------------------------------------------------------


