
Demo_for_Bachelor_0_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcb0  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800be74  0800be74  0000ce74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf2c  0800bf2c  0000d580  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bf2c  0800bf2c  0000cf2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf34  0800bf34  0000d580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf34  0800bf34  0000cf34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf38  0800bf38  0000cf38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000580  20000000  0800bf3c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000029c8  20000580  0800c4bc  0000d580  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002f48  0800c4bc  0000df48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d580  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015da6  00000000  00000000  0000d5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b2a  00000000  00000000  00023356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001128  00000000  00000000  00026e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d05  00000000  00000000  00027fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e3c  00000000  00000000  00028cad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f11  00000000  00000000  0004dae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cff5c  00000000  00000000  000659fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  00135956  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000493c  00000000  00000000  00135a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0013a350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000580 	.word	0x20000580
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800be5c 	.word	0x0800be5c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000584 	.word	0x20000584
 8000200:	0800be5c 	.word	0x0800be5c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <USB_Send_PCM_4CH>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void USB_Send_PCM_4CH(int16_t *ch1, int16_t *ch2, int16_t *ch3, int16_t *ch4, uint16_t n) //, int16_t *ch3, int16_t *ch4
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b086      	sub	sp, #24
 8000534:	af00      	add	r7, sp, #0
 8000536:	60f8      	str	r0, [r7, #12]
 8000538:	60b9      	str	r1, [r7, #8]
 800053a:	607a      	str	r2, [r7, #4]
 800053c:	603b      	str	r3, [r7, #0]
    uint16_t sync = 0xA55A;
 800053e:	f24a 535a 	movw	r3, #42330	@ 0xa55a
 8000542:	823b      	strh	r3, [r7, #16]
    uint16_t idx = 0;
 8000544:	2300      	movs	r3, #0
 8000546:	82fb      	strh	r3, [r7, #22]

    //HAL_UART_Transmit(&huart2, (uint8_t *)&sync, 2, HAL_MAX_DELAY);
    memcpy(&usb_tx_buff[idx], &sync, 2);
 8000548:	8afb      	ldrh	r3, [r7, #22]
 800054a:	4a33      	ldr	r2, [pc, #204]	@ (8000618 <USB_Send_PCM_4CH+0xe8>)
 800054c:	4413      	add	r3, r2
 800054e:	8a3a      	ldrh	r2, [r7, #16]
 8000550:	801a      	strh	r2, [r3, #0]
    idx += 2;
 8000552:	8afb      	ldrh	r3, [r7, #22]
 8000554:	3302      	adds	r3, #2
 8000556:	82fb      	strh	r3, [r7, #22]

    for (uint16_t i = 0; i < n; i++){
 8000558:	2300      	movs	r3, #0
 800055a:	82bb      	strh	r3, [r7, #20]
 800055c:	e036      	b.n	80005cc <USB_Send_PCM_4CH+0x9c>
    //HAL_UART_Transmit(&huart2, (uint8_t *)&ch1[i], 2, HAL_MAX_DELAY);
    //HAL_UART_Transmit(&huart2, (uint8_t *)&ch2[i], 2, HAL_MAX_DELAY);
    	memcpy(&usb_tx_buff[idx], &ch1[i], 2); // number of bytes = 2, due to the output sample being 16 bit = 2 bytes
 800055e:	8afb      	ldrh	r3, [r7, #22]
 8000560:	4a2d      	ldr	r2, [pc, #180]	@ (8000618 <USB_Send_PCM_4CH+0xe8>)
 8000562:	4413      	add	r3, r2
 8000564:	8aba      	ldrh	r2, [r7, #20]
 8000566:	0052      	lsls	r2, r2, #1
 8000568:	68f9      	ldr	r1, [r7, #12]
 800056a:	440a      	add	r2, r1
 800056c:	8812      	ldrh	r2, [r2, #0]
 800056e:	b292      	uxth	r2, r2
 8000570:	801a      	strh	r2, [r3, #0]
    	idx += 2;
 8000572:	8afb      	ldrh	r3, [r7, #22]
 8000574:	3302      	adds	r3, #2
 8000576:	82fb      	strh	r3, [r7, #22]
    	memcpy(&usb_tx_buff[idx], &ch2[i], 2);
 8000578:	8afb      	ldrh	r3, [r7, #22]
 800057a:	4a27      	ldr	r2, [pc, #156]	@ (8000618 <USB_Send_PCM_4CH+0xe8>)
 800057c:	4413      	add	r3, r2
 800057e:	8aba      	ldrh	r2, [r7, #20]
 8000580:	0052      	lsls	r2, r2, #1
 8000582:	68b9      	ldr	r1, [r7, #8]
 8000584:	440a      	add	r2, r1
 8000586:	8812      	ldrh	r2, [r2, #0]
 8000588:	b292      	uxth	r2, r2
 800058a:	801a      	strh	r2, [r3, #0]
    	idx += 2;
 800058c:	8afb      	ldrh	r3, [r7, #22]
 800058e:	3302      	adds	r3, #2
 8000590:	82fb      	strh	r3, [r7, #22]
    	memcpy(&usb_tx_buff[idx], &ch3[i], 2);
 8000592:	8afb      	ldrh	r3, [r7, #22]
 8000594:	4a20      	ldr	r2, [pc, #128]	@ (8000618 <USB_Send_PCM_4CH+0xe8>)
 8000596:	4413      	add	r3, r2
 8000598:	8aba      	ldrh	r2, [r7, #20]
 800059a:	0052      	lsls	r2, r2, #1
 800059c:	6879      	ldr	r1, [r7, #4]
 800059e:	440a      	add	r2, r1
 80005a0:	8812      	ldrh	r2, [r2, #0]
 80005a2:	b292      	uxth	r2, r2
 80005a4:	801a      	strh	r2, [r3, #0]
    	idx += 2;
 80005a6:	8afb      	ldrh	r3, [r7, #22]
 80005a8:	3302      	adds	r3, #2
 80005aa:	82fb      	strh	r3, [r7, #22]
    	memcpy(&usb_tx_buff[idx], &ch4[i], 2);
 80005ac:	8afb      	ldrh	r3, [r7, #22]
 80005ae:	4a1a      	ldr	r2, [pc, #104]	@ (8000618 <USB_Send_PCM_4CH+0xe8>)
 80005b0:	4413      	add	r3, r2
 80005b2:	8aba      	ldrh	r2, [r7, #20]
 80005b4:	0052      	lsls	r2, r2, #1
 80005b6:	6839      	ldr	r1, [r7, #0]
 80005b8:	440a      	add	r2, r1
 80005ba:	8812      	ldrh	r2, [r2, #0]
 80005bc:	b292      	uxth	r2, r2
 80005be:	801a      	strh	r2, [r3, #0]
    	idx += 2;
 80005c0:	8afb      	ldrh	r3, [r7, #22]
 80005c2:	3302      	adds	r3, #2
 80005c4:	82fb      	strh	r3, [r7, #22]
    for (uint16_t i = 0; i < n; i++){
 80005c6:	8abb      	ldrh	r3, [r7, #20]
 80005c8:	3301      	adds	r3, #1
 80005ca:	82bb      	strh	r3, [r7, #20]
 80005cc:	8aba      	ldrh	r2, [r7, #20]
 80005ce:	8c3b      	ldrh	r3, [r7, #32]
 80005d0:	429a      	cmp	r2, r3
 80005d2:	d3c4      	bcc.n	800055e <USB_Send_PCM_4CH+0x2e>

    }
    uint8_t r = CDC_Transmit_FS(usb_tx_buff, idx);
 80005d4:	8afb      	ldrh	r3, [r7, #22]
 80005d6:	4619      	mov	r1, r3
 80005d8:	480f      	ldr	r0, [pc, #60]	@ (8000618 <USB_Send_PCM_4CH+0xe8>)
 80005da:	f008 fc47 	bl	8008e6c <CDC_Transmit_FS>
 80005de:	4603      	mov	r3, r0
 80005e0:	74fb      	strb	r3, [r7, #19]
    if (r == USBD_OK) {
 80005e2:	7cfb      	ldrb	r3, [r7, #19]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d105      	bne.n	80005f4 <USB_Send_PCM_4CH+0xc4>
        usb_ok++;
 80005e8:	4b0c      	ldr	r3, [pc, #48]	@ (800061c <USB_Send_PCM_4CH+0xec>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	3301      	adds	r3, #1
 80005ee:	4a0b      	ldr	r2, [pc, #44]	@ (800061c <USB_Send_PCM_4CH+0xec>)
 80005f0:	6013      	str	r3, [r2, #0]
    } else if (r == USBD_BUSY) {
        usb_busy++;
    } else {
        usb_fail++;
    }
}
 80005f2:	e00d      	b.n	8000610 <USB_Send_PCM_4CH+0xe0>
    } else if (r == USBD_BUSY) {
 80005f4:	7cfb      	ldrb	r3, [r7, #19]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d105      	bne.n	8000606 <USB_Send_PCM_4CH+0xd6>
        usb_busy++;
 80005fa:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <USB_Send_PCM_4CH+0xf0>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	3301      	adds	r3, #1
 8000600:	4a07      	ldr	r2, [pc, #28]	@ (8000620 <USB_Send_PCM_4CH+0xf0>)
 8000602:	6013      	str	r3, [r2, #0]
}
 8000604:	e004      	b.n	8000610 <USB_Send_PCM_4CH+0xe0>
        usb_fail++;
 8000606:	4b07      	ldr	r3, [pc, #28]	@ (8000624 <USB_Send_PCM_4CH+0xf4>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	3301      	adds	r3, #1
 800060c:	4a05      	ldr	r2, [pc, #20]	@ (8000624 <USB_Send_PCM_4CH+0xf4>)
 800060e:	6013      	str	r3, [r2, #0]
}
 8000610:	bf00      	nop
 8000612:	3718      	adds	r7, #24
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	2000104c 	.word	0x2000104c
 800061c:	200007c0 	.word	0x200007c0
 8000620:	200007c4 	.word	0x200007c4
 8000624:	200007c8 	.word	0x200007c8

08000628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b086      	sub	sp, #24
 800062c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062e:	f000 fd17 	bl	8001060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000632:	f000 f8a9 	bl	8000788 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000636:	f000 f915 	bl	8000864 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063a:	f000 fa4f 	bl	8000adc <MX_GPIO_Init>
  MX_DMA_Init();
 800063e:	f000 fa25 	bl	8000a8c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000642:	f000 f9f9 	bl	8000a38 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000646:	f000 f931 	bl	80008ac <MX_CRC_Init>
  MX_PDM2PCM_Init();
 800064a:	f008 faf7 	bl	8008c3c <MX_PDM2PCM_Init>
  MX_SAI1_Init();
 800064e:	f000 f949 	bl	80008e4 <MX_SAI1_Init>
  MX_USB_DEVICE_Init();
 8000652:	f008 fb4d 	bl	8008cf0 <MX_USB_DEVICE_Init>
  //const char test_msg[] = "UART_OK\r\n";
  //HAL_UART_Transmit(&huart2, (uint8_t *)test_msg, sizeof(test_msg)-1, HAL_MAX_DELAY);

  //HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t*)pdmRxBuf, PDM_DMA_BYTES); // PDM_RX_WORDS*2
  // just decides the two pdm buffers will receive the data from SAI
  HAL_SAI_Receive_DMA(&hsai_BlockB1, (uint8_t*)pdm12_buf, PDM_DMA_BYTES * 2); // mic1, mic2, mic1, mic2....
 8000656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800065a:	4938      	ldr	r1, [pc, #224]	@ (800073c <main+0x114>)
 800065c:	4838      	ldr	r0, [pc, #224]	@ (8000740 <main+0x118>)
 800065e:	f004 fae9 	bl	8004c34 <HAL_SAI_Receive_DMA>
  HAL_SAI_Receive_DMA(&hsai_BlockA1, (uint8_t*)pdm34_buf, PDM_DMA_BYTES * 2); // same for 3 and 4
 8000662:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000666:	4937      	ldr	r1, [pc, #220]	@ (8000744 <main+0x11c>)
 8000668:	4837      	ldr	r0, [pc, #220]	@ (8000748 <main+0x120>)
 800066a:	f004 fae3 	bl	8004c34 <HAL_SAI_Receive_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (sai_pdm12_half_ready) { // && sai_pdm34_half_ready){
 800066e:	4b37      	ldr	r3, [pc, #220]	@ (800074c <main+0x124>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	b2db      	uxtb	r3, r3
 8000674:	2b00      	cmp	r3, #0
 8000676:	d02d      	beq.n	80006d4 <main+0xac>
		  sai_pdm12_half_ready = 0;
 8000678:	4b34      	ldr	r3, [pc, #208]	@ (800074c <main+0x124>)
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]
		  sai_pdm34_half_ready= 0;
 800067e:	4b34      	ldr	r3, [pc, #208]	@ (8000750 <main+0x128>)
 8000680:	2200      	movs	r2, #0
 8000682:	701a      	strb	r2, [r3, #0]

		  // stream(16bit) : mic1,mic2 ........ until 16th bit

		  uint16_t *pdm12 = &pdm12_buf[0]; // points to the first 16-bit word in pdm12_buf, since uitn16_t is used, by changing the index value, the next value will be moved by 16bit, or 2 bytes
 8000684:	4b2d      	ldr	r3, [pc, #180]	@ (800073c <main+0x114>)
 8000686:	60fb      	str	r3, [r7, #12]
		  uint16_t *pdm34 = &pdm34_buf[0];
 8000688:	4b2e      	ldr	r3, [pc, #184]	@ (8000744 <main+0x11c>)
 800068a:	60bb      	str	r3, [r7, #8]

		  // since in_ptr_channels = 2, the filter expects signal from to mics in that buffer
		  // Since i am only interested in the values from the first mic
		  PDM_Filter((uint8_t*)&pdm12[0], pcm1, &PDM1_filter_handler); // first byte is supposed to come from mic1 and the next one from mic2
 800068c:	4a31      	ldr	r2, [pc, #196]	@ (8000754 <main+0x12c>)
 800068e:	4932      	ldr	r1, [pc, #200]	@ (8000758 <main+0x130>)
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f00a ffab 	bl	800b5ec <PDM_Filter>
		  PDM_Filter((uint8_t*)&pdm12[1], pcm2, &PDM2_filter_handler); // has to use the word offset,
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	3302      	adds	r3, #2
 800069a:	4a30      	ldr	r2, [pc, #192]	@ (800075c <main+0x134>)
 800069c:	4930      	ldr	r1, [pc, #192]	@ (8000760 <main+0x138>)
 800069e:	4618      	mov	r0, r3
 80006a0:	f00a ffa4 	bl	800b5ec <PDM_Filter>

		  PDM_Filter((uint8_t*)&pdm34[0], pcm3, &PDM3_filter_handler);
 80006a4:	4a2f      	ldr	r2, [pc, #188]	@ (8000764 <main+0x13c>)
 80006a6:	4930      	ldr	r1, [pc, #192]	@ (8000768 <main+0x140>)
 80006a8:	68b8      	ldr	r0, [r7, #8]
 80006aa:	f00a ff9f 	bl	800b5ec <PDM_Filter>
		  PDM_Filter((uint8_t*)&pdm34[1], pcm4, &PDM4_filter_handler);
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	3302      	adds	r3, #2
 80006b2:	4a2e      	ldr	r2, [pc, #184]	@ (800076c <main+0x144>)
 80006b4:	492e      	ldr	r1, [pc, #184]	@ (8000770 <main+0x148>)
 80006b6:	4618      	mov	r0, r3
 80006b8:	f00a ff98 	bl	800b5ec <PDM_Filter>
		  //UART_Send_PCM_4CH(pcm1,pcm2,pcm3, pcm4, OUTPUT_SAMPLES);

		  //PDM_Filter(pdm12, pcm1, &PDM1_filter_handler);
		  //PDM_Filter(pdm34, pcm4, &PDM1_filter_handler);
		  if (CDC_Ready){
 80006bc:	4b2d      	ldr	r3, [pc, #180]	@ (8000774 <main+0x14c>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d007      	beq.n	80006d4 <main+0xac>
			  USB_Send_PCM_4CH(pcm1,pcm2,pcm3, pcm4, OUTPUT_SAMPLES);
 80006c4:	2310      	movs	r3, #16
 80006c6:	9300      	str	r3, [sp, #0]
 80006c8:	4b29      	ldr	r3, [pc, #164]	@ (8000770 <main+0x148>)
 80006ca:	4a27      	ldr	r2, [pc, #156]	@ (8000768 <main+0x140>)
 80006cc:	4924      	ldr	r1, [pc, #144]	@ (8000760 <main+0x138>)
 80006ce:	4822      	ldr	r0, [pc, #136]	@ (8000758 <main+0x130>)
 80006d0:	f7ff ff2e 	bl	8000530 <USB_Send_PCM_4CH>
		  }
	  }

	  if (sai_pdm12_full_ready){// && sai_pdm34_full_ready){
 80006d4:	4b28      	ldr	r3, [pc, #160]	@ (8000778 <main+0x150>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d0c7      	beq.n	800066e <main+0x46>
		  sai_pdm12_full_ready = 0;
 80006de:	4b26      	ldr	r3, [pc, #152]	@ (8000778 <main+0x150>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	701a      	strb	r2, [r3, #0]
		  sai_pdm34_full_ready = 0;
 80006e4:	4b25      	ldr	r3, [pc, #148]	@ (800077c <main+0x154>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]

		  uint16_t *pdm12 = &pdm12_buf[PDM_DMA_BYTES];
 80006ea:	4b25      	ldr	r3, [pc, #148]	@ (8000780 <main+0x158>)
 80006ec:	607b      	str	r3, [r7, #4]
		  uint16_t *pdm34 = &pdm34_buf[PDM_DMA_BYTES];
 80006ee:	4b25      	ldr	r3, [pc, #148]	@ (8000784 <main+0x15c>)
 80006f0:	603b      	str	r3, [r7, #0]

		  PDM_Filter((uint8_t*)&pdm12[0], pcm1, &PDM1_filter_handler); // first byte is supposed to come from mic1 and the next one from mic2
 80006f2:	4a18      	ldr	r2, [pc, #96]	@ (8000754 <main+0x12c>)
 80006f4:	4918      	ldr	r1, [pc, #96]	@ (8000758 <main+0x130>)
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f00a ff78 	bl	800b5ec <PDM_Filter>
		  PDM_Filter((uint8_t*)&pdm12[1], pcm2, &PDM2_filter_handler);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3302      	adds	r3, #2
 8000700:	4a16      	ldr	r2, [pc, #88]	@ (800075c <main+0x134>)
 8000702:	4917      	ldr	r1, [pc, #92]	@ (8000760 <main+0x138>)
 8000704:	4618      	mov	r0, r3
 8000706:	f00a ff71 	bl	800b5ec <PDM_Filter>

		  PDM_Filter((uint8_t*)&pdm34[0], pcm3, &PDM3_filter_handler);
 800070a:	4a16      	ldr	r2, [pc, #88]	@ (8000764 <main+0x13c>)
 800070c:	4916      	ldr	r1, [pc, #88]	@ (8000768 <main+0x140>)
 800070e:	6838      	ldr	r0, [r7, #0]
 8000710:	f00a ff6c 	bl	800b5ec <PDM_Filter>
		  PDM_Filter((uint8_t*)&pdm34[1], pcm4, &PDM4_filter_handler);
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	3302      	adds	r3, #2
 8000718:	4a14      	ldr	r2, [pc, #80]	@ (800076c <main+0x144>)
 800071a:	4915      	ldr	r1, [pc, #84]	@ (8000770 <main+0x148>)
 800071c:	4618      	mov	r0, r3
 800071e:	f00a ff65 	bl	800b5ec <PDM_Filter>
	      //UART_Send_PCM_4CH(pcm1,pcm2,pcm3, pcm4, OUTPUT_SAMPLES);
		  //PDM_Filter(pdm12, pcm1, &PDM1_filter_handler);
		  //PDM_Filter(pdm34, pcm4, &PDM1_filter_handler);
	      if (CDC_Ready){
 8000722:	4b14      	ldr	r3, [pc, #80]	@ (8000774 <main+0x14c>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d0a1      	beq.n	800066e <main+0x46>
	    	  USB_Send_PCM_4CH(pcm1,pcm2,pcm3, pcm4, OUTPUT_SAMPLES);
 800072a:	2310      	movs	r3, #16
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	4b10      	ldr	r3, [pc, #64]	@ (8000770 <main+0x148>)
 8000730:	4a0d      	ldr	r2, [pc, #52]	@ (8000768 <main+0x140>)
 8000732:	490b      	ldr	r1, [pc, #44]	@ (8000760 <main+0x138>)
 8000734:	4808      	ldr	r0, [pc, #32]	@ (8000758 <main+0x130>)
 8000736:	f7ff fefb 	bl	8000530 <USB_Send_PCM_4CH>
	  if (sai_pdm12_half_ready) { // && sai_pdm34_half_ready){
 800073a:	e798      	b.n	800066e <main+0x46>
 800073c:	200007cc 	.word	0x200007cc
 8000740:	2000062c 	.word	0x2000062c
 8000744:	20000bcc 	.word	0x20000bcc
 8000748:	200005a4 	.word	0x200005a4
 800074c:	200007bc 	.word	0x200007bc
 8000750:	200007be 	.word	0x200007be
 8000754:	200010dc 	.word	0x200010dc
 8000758:	20000fcc 	.word	0x20000fcc
 800075c:	20001128 	.word	0x20001128
 8000760:	20000fec 	.word	0x20000fec
 8000764:	20001174 	.word	0x20001174
 8000768:	2000100c 	.word	0x2000100c
 800076c:	200011c0 	.word	0x200011c0
 8000770:	2000102c 	.word	0x2000102c
 8000774:	200000b8 	.word	0x200000b8
 8000778:	200007bd 	.word	0x200007bd
 800077c:	200007bf 	.word	0x200007bf
 8000780:	200009cc 	.word	0x200009cc
 8000784:	20000dcc 	.word	0x20000dcc

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b094      	sub	sp, #80	@ 0x50
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	2234      	movs	r2, #52	@ 0x34
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f00a ff42 	bl	800b620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079c:	f107 0308 	add.w	r3, r7, #8
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]
 80007aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ac:	2300      	movs	r3, #0
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	4b2a      	ldr	r3, [pc, #168]	@ (800085c <SystemClock_Config+0xd4>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	4a29      	ldr	r2, [pc, #164]	@ (800085c <SystemClock_Config+0xd4>)
 80007b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80007bc:	4b27      	ldr	r3, [pc, #156]	@ (800085c <SystemClock_Config+0xd4>)
 80007be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007c8:	2300      	movs	r3, #0
 80007ca:	603b      	str	r3, [r7, #0]
 80007cc:	4b24      	ldr	r3, [pc, #144]	@ (8000860 <SystemClock_Config+0xd8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007d4:	4a22      	ldr	r2, [pc, #136]	@ (8000860 <SystemClock_Config+0xd8>)
 80007d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007da:	6013      	str	r3, [r2, #0]
 80007dc:	4b20      	ldr	r3, [pc, #128]	@ (8000860 <SystemClock_Config+0xd8>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007e8:	2301      	movs	r3, #1
 80007ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007ec:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007f0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f2:	2302      	movs	r3, #2
 80007f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007f6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007fc:	2308      	movs	r3, #8
 80007fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 240;
 8000800:	23f0      	movs	r3, #240	@ 0xf0
 8000802:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000804:	2302      	movs	r3, #2
 8000806:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000808:	2305      	movs	r3, #5
 800080a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800080c:	2302      	movs	r3, #2
 800080e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000810:	f107 031c 	add.w	r3, r7, #28
 8000814:	4618      	mov	r0, r3
 8000816:	f003 fe47 	bl	80044a8 <HAL_RCC_OscConfig>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000820:	f000 f9f6 	bl	8000c10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000824:	230f      	movs	r3, #15
 8000826:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000828:	2302      	movs	r3, #2
 800082a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000830:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000834:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000836:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800083a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800083c:	f107 0308 	add.w	r3, r7, #8
 8000840:	2103      	movs	r1, #3
 8000842:	4618      	mov	r0, r3
 8000844:	f002 fd72 	bl	800332c <HAL_RCC_ClockConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800084e:	f000 f9df 	bl	8000c10 <Error_Handler>
  }
}
 8000852:	bf00      	nop
 8000854:	3750      	adds	r7, #80	@ 0x50
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800
 8000860:	40007000 	.word	0x40007000

08000864 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b098      	sub	sp, #96	@ 0x60
 8000868:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	225c      	movs	r2, #92	@ 0x5c
 800086e:	2100      	movs	r1, #0
 8000870:	4618      	mov	r0, r3
 8000872:	f00a fed5 	bl	800b620 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8000876:	2304      	movs	r3, #4
 8000878:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 800087a:	2308      	movs	r3, #8
 800087c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800087e:	23c0      	movs	r3, #192	@ 0xc0
 8000880:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000882:	2302      	movs	r3, #2
 8000884:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8000886:	2302      	movs	r3, #2
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800088a:	2301      	movs	r3, #1
 800088c:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI;
 800088e:	2300      	movs	r3, #0
 8000890:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	4618      	mov	r0, r3
 8000896:	f002 fe63 	bl	8003560 <HAL_RCCEx_PeriphCLKConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <PeriphCommonClock_Config+0x40>
  {
    Error_Handler();
 80008a0:	f000 f9b6 	bl	8000c10 <Error_Handler>
  }
}
 80008a4:	bf00      	nop
 80008a6:	3760      	adds	r7, #96	@ 0x60
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80008b0:	4b0a      	ldr	r3, [pc, #40]	@ (80008dc <MX_CRC_Init+0x30>)
 80008b2:	4a0b      	ldr	r2, [pc, #44]	@ (80008e0 <MX_CRC_Init+0x34>)
 80008b4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80008b6:	4809      	ldr	r0, [pc, #36]	@ (80008dc <MX_CRC_Init+0x30>)
 80008b8:	f000 fd79 	bl	80013ae <HAL_CRC_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80008c2:	f000 f9a5 	bl	8000c10 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 80008c6:	4b05      	ldr	r3, [pc, #20]	@ (80008dc <MX_CRC_Init+0x30>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	689a      	ldr	r2, [r3, #8]
 80008cc:	4b03      	ldr	r3, [pc, #12]	@ (80008dc <MX_CRC_Init+0x30>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f042 0201 	orr.w	r2, r2, #1
 80008d4:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80008d6:	bf00      	nop
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	2000059c 	.word	0x2000059c
 80008e0:	40023000 	.word	0x40023000

080008e4 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80008e8:	4b4e      	ldr	r3, [pc, #312]	@ (8000a24 <MX_SAI1_Init+0x140>)
 80008ea:	4a4f      	ldr	r2, [pc, #316]	@ (8000a28 <MX_SAI1_Init+0x144>)
 80008ec:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80008ee:	4b4d      	ldr	r3, [pc, #308]	@ (8000a24 <MX_SAI1_Init+0x140>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.AudioMode = SAI_MODESLAVE_RX;
 80008f4:	4b4b      	ldr	r3, [pc, #300]	@ (8000a24 <MX_SAI1_Init+0x140>)
 80008f6:	2203      	movs	r2, #3
 80008f8:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80008fa:	4b4a      	ldr	r3, [pc, #296]	@ (8000a24 <MX_SAI1_Init+0x140>)
 80008fc:	2240      	movs	r2, #64	@ 0x40
 80008fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000900:	4b48      	ldr	r3, [pc, #288]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000902:	2200      	movs	r2, #0
 8000904:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000906:	4b47      	ldr	r3, [pc, #284]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000908:	2200      	movs	r2, #0
 800090a:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.Init.Synchro = SAI_SYNCHRONOUS;
 800090c:	4b45      	ldr	r3, [pc, #276]	@ (8000a24 <MX_SAI1_Init+0x140>)
 800090e:	2201      	movs	r2, #1
 8000910:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000912:	4b44      	ldr	r3, [pc, #272]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000914:	2200      	movs	r2, #0
 8000916:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000918:	4b42      	ldr	r3, [pc, #264]	@ (8000a24 <MX_SAI1_Init+0x140>)
 800091a:	2200      	movs	r2, #0
 800091c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800091e:	4b41      	ldr	r3, [pc, #260]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000920:	2200      	movs	r2, #0
 8000922:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8000924:	4b3f      	ldr	r3, [pc, #252]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000926:	2200      	movs	r2, #0
 8000928:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800092a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a24 <MX_SAI1_Init+0x140>)
 800092c:	2200      	movs	r2, #0
 800092e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000930:	4b3c      	ldr	r3, [pc, #240]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000932:	2200      	movs	r2, #0
 8000934:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.FrameInit.FrameLength = 16;
 8000936:	4b3b      	ldr	r3, [pc, #236]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000938:	2210      	movs	r2, #16
 800093a:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 800093c:	4b39      	ldr	r3, [pc, #228]	@ (8000a24 <MX_SAI1_Init+0x140>)
 800093e:	2201      	movs	r2, #1
 8000940:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8000942:	4b38      	ldr	r3, [pc, #224]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000944:	2200      	movs	r2, #0
 8000946:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8000948:	4b36      	ldr	r3, [pc, #216]	@ (8000a24 <MX_SAI1_Init+0x140>)
 800094a:	2200      	movs	r2, #0
 800094c:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800094e:	4b35      	ldr	r3, [pc, #212]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000950:	2200      	movs	r2, #0
 8000952:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8000954:	4b33      	ldr	r3, [pc, #204]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000956:	2200      	movs	r2, #0
 8000958:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800095a:	4b32      	ldr	r3, [pc, #200]	@ (8000a24 <MX_SAI1_Init+0x140>)
 800095c:	2200      	movs	r2, #0
 800095e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 8000960:	4b30      	ldr	r3, [pc, #192]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000962:	2202      	movs	r2, #2
 8000964:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8000966:	4b2f      	ldr	r3, [pc, #188]	@ (8000a24 <MX_SAI1_Init+0x140>)
 8000968:	2203      	movs	r2, #3
 800096a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 800096c:	482d      	ldr	r0, [pc, #180]	@ (8000a24 <MX_SAI1_Init+0x140>)
 800096e:	f004 f839 	bl	80049e4 <HAL_SAI_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_SAI1_Init+0x98>
  {
    Error_Handler();
 8000978:	f000 f94a 	bl	8000c10 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 800097c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a2c <MX_SAI1_Init+0x148>)
 800097e:	4a2c      	ldr	r2, [pc, #176]	@ (8000a30 <MX_SAI1_Init+0x14c>)
 8000980:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8000982:	4b2a      	ldr	r3, [pc, #168]	@ (8000a2c <MX_SAI1_Init+0x148>)
 8000984:	2200      	movs	r2, #0
 8000986:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_RX;
 8000988:	4b28      	ldr	r3, [pc, #160]	@ (8000a2c <MX_SAI1_Init+0x148>)
 800098a:	2201      	movs	r2, #1
 800098c:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 800098e:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <MX_SAI1_Init+0x148>)
 8000990:	2240      	movs	r2, #64	@ 0x40
 8000992:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8000994:	4b25      	ldr	r3, [pc, #148]	@ (8000a2c <MX_SAI1_Init+0x148>)
 8000996:	2200      	movs	r2, #0
 8000998:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800099a:	4b24      	ldr	r3, [pc, #144]	@ (8000a2c <MX_SAI1_Init+0x148>)
 800099c:	2200      	movs	r2, #0
 800099e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 80009a0:	4b22      	ldr	r3, [pc, #136]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80009a6:	4b21      	ldr	r3, [pc, #132]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80009ac:	4b1f      	ldr	r3, [pc, #124]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80009b2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.ClockSource = SAI_CLKSOURCE_NA;
 80009b8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009ba:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80009be:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80009c0:	4b1a      	ldr	r3, [pc, #104]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a34 <MX_SAI1_Init+0x150>)
 80009c4:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80009c6:	4b19      	ldr	r3, [pc, #100]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 80009cc:	4b17      	ldr	r3, [pc, #92]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 80009d2:	4b16      	ldr	r3, [pc, #88]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 16;
 80009d8:	4b14      	ldr	r3, [pc, #80]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009da:	2210      	movs	r2, #16
 80009dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80009de:	4b13      	ldr	r3, [pc, #76]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80009e4:	4b11      	ldr	r3, [pc, #68]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80009ea:	4b10      	ldr	r3, [pc, #64]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80009f0:	4b0e      	ldr	r3, [pc, #56]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80009f6:	4b0d      	ldr	r3, [pc, #52]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80009fc:	4b0b      	ldr	r3, [pc, #44]	@ (8000a2c <MX_SAI1_Init+0x148>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotNumber = 2;
 8000a02:	4b0a      	ldr	r3, [pc, #40]	@ (8000a2c <MX_SAI1_Init+0x148>)
 8000a04:	2202      	movs	r2, #2
 8000a06:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.SlotInit.SlotActive = 0x00000003;
 8000a08:	4b08      	ldr	r3, [pc, #32]	@ (8000a2c <MX_SAI1_Init+0x148>)
 8000a0a:	2203      	movs	r2, #3
 8000a0c:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8000a0e:	4807      	ldr	r0, [pc, #28]	@ (8000a2c <MX_SAI1_Init+0x148>)
 8000a10:	f003 ffe8 	bl	80049e4 <HAL_SAI_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_SAI1_Init+0x13a>
  {
    Error_Handler();
 8000a1a:	f000 f8f9 	bl	8000c10 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8000a1e:	bf00      	nop
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	200005a4 	.word	0x200005a4
 8000a28:	40015804 	.word	0x40015804
 8000a2c:	2000062c 	.word	0x2000062c
 8000a30:	40015824 	.word	0x40015824
 8000a34:	0002ee00 	.word	0x0002ee00

08000a38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a3c:	4b11      	ldr	r3, [pc, #68]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a3e:	4a12      	ldr	r2, [pc, #72]	@ (8000a88 <MX_USART2_UART_Init+0x50>)
 8000a40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8000a42:	4b10      	ldr	r3, [pc, #64]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a44:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8000a48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a50:	4b0c      	ldr	r3, [pc, #48]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a56:	4b0b      	ldr	r3, [pc, #44]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a5c:	4b09      	ldr	r3, [pc, #36]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a5e:	220c      	movs	r2, #12
 8000a60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a62:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a68:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a6e:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <MX_USART2_UART_Init+0x4c>)
 8000a70:	f004 fabe 	bl	8004ff0 <HAL_UART_Init>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a7a:	f000 f8c9 	bl	8000c10 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000774 	.word	0x20000774
 8000a88:	40004400 	.word	0x40004400

08000a8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <MX_DMA_Init+0x4c>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ad8 <MX_DMA_Init+0x4c>)
 8000a9c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad8 <MX_DMA_Init+0x4c>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	2039      	movs	r0, #57	@ 0x39
 8000ab4:	f000 fc45 	bl	8001342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000ab8:	2039      	movs	r0, #57	@ 0x39
 8000aba:	f000 fc5e 	bl	800137a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	203c      	movs	r0, #60	@ 0x3c
 8000ac4:	f000 fc3d 	bl	8001342 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000ac8:	203c      	movs	r0, #60	@ 0x3c
 8000aca:	f000 fc56 	bl	800137a <HAL_NVIC_EnableIRQ>

}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800

08000adc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08a      	sub	sp, #40	@ 0x28
 8000ae0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	60da      	str	r2, [r3, #12]
 8000af0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	613b      	str	r3, [r7, #16]
 8000af6:	4b24      	ldr	r3, [pc, #144]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	4a23      	ldr	r2, [pc, #140]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000afc:	f043 0304 	orr.w	r3, r3, #4
 8000b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b02:	4b21      	ldr	r3, [pc, #132]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	f003 0304 	and.w	r3, r3, #4
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	4b1d      	ldr	r3, [pc, #116]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	4a1c      	ldr	r2, [pc, #112]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a15      	ldr	r2, [pc, #84]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b13      	ldr	r3, [pc, #76]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	607b      	str	r3, [r7, #4]
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b50:	f043 0302 	orr.w	r3, r3, #2
 8000b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b56:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_GPIO_Init+0xac>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	f003 0302 	and.w	r3, r3, #2
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b68:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b72:	f107 0314 	add.w	r3, r7, #20
 8000b76:	4619      	mov	r1, r3
 8000b78:	4804      	ldr	r0, [pc, #16]	@ (8000b8c <MX_GPIO_Init+0xb0>)
 8000b7a:	f000 ffa5 	bl	8001ac8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b7e:	bf00      	nop
 8000b80:	3728      	adds	r7, #40	@ 0x28
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40020800 	.word	0x40020800

08000b90 <HAL_SAI_RxHalfCpltCallback>:
{
        sai_rxstate = 2;
}
*/

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai){
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	if (hsai == &hsai_BlockB1){
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	4a09      	ldr	r2, [pc, #36]	@ (8000bc0 <HAL_SAI_RxHalfCpltCallback+0x30>)
 8000b9c:	4293      	cmp	r3, r2
 8000b9e:	d102      	bne.n	8000ba6 <HAL_SAI_RxHalfCpltCallback+0x16>
		sai_pdm12_half_ready = 1;
 8000ba0:	4b08      	ldr	r3, [pc, #32]	@ (8000bc4 <HAL_SAI_RxHalfCpltCallback+0x34>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	701a      	strb	r2, [r3, #0]
	}
	if (hsai == &hsai_BlockA1){
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a07      	ldr	r2, [pc, #28]	@ (8000bc8 <HAL_SAI_RxHalfCpltCallback+0x38>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d102      	bne.n	8000bb4 <HAL_SAI_RxHalfCpltCallback+0x24>
		sai_pdm34_half_ready = 1;
 8000bae:	4b07      	ldr	r3, [pc, #28]	@ (8000bcc <HAL_SAI_RxHalfCpltCallback+0x3c>)
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	701a      	strb	r2, [r3, #0]
	}
}
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	2000062c 	.word	0x2000062c
 8000bc4:	200007bc 	.word	0x200007bc
 8000bc8:	200005a4 	.word	0x200005a4
 8000bcc:	200007be 	.word	0x200007be

08000bd0 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai){
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
	if (hsai == &hsai_BlockB1){
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4a09      	ldr	r2, [pc, #36]	@ (8000c00 <HAL_SAI_RxCpltCallback+0x30>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d102      	bne.n	8000be6 <HAL_SAI_RxCpltCallback+0x16>
		sai_pdm12_full_ready = 1;
 8000be0:	4b08      	ldr	r3, [pc, #32]	@ (8000c04 <HAL_SAI_RxCpltCallback+0x34>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	701a      	strb	r2, [r3, #0]
	}
	if (hsai == &hsai_BlockA1){
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <HAL_SAI_RxCpltCallback+0x38>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d102      	bne.n	8000bf4 <HAL_SAI_RxCpltCallback+0x24>
		sai_pdm34_full_ready = 1;
 8000bee:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <HAL_SAI_RxCpltCallback+0x3c>)
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	701a      	strb	r2, [r3, #0]
	}
}
 8000bf4:	bf00      	nop
 8000bf6:	370c      	adds	r7, #12
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr
 8000c00:	2000062c 	.word	0x2000062c
 8000c04:	200007bd 	.word	0x200007bd
 8000c08:	200005a4 	.word	0x200005a4
 8000c0c:	200007bf 	.word	0x200007bf

08000c10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c14:	b672      	cpsid	i
}
 8000c16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <Error_Handler+0x8>

08000c1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	607b      	str	r3, [r7, #4]
 8000c26:	4b10      	ldr	r3, [pc, #64]	@ (8000c68 <HAL_MspInit+0x4c>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c68 <HAL_MspInit+0x4c>)
 8000c2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c32:	4b0d      	ldr	r3, [pc, #52]	@ (8000c68 <HAL_MspInit+0x4c>)
 8000c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c3a:	607b      	str	r3, [r7, #4]
 8000c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	603b      	str	r3, [r7, #0]
 8000c42:	4b09      	ldr	r3, [pc, #36]	@ (8000c68 <HAL_MspInit+0x4c>)
 8000c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c46:	4a08      	ldr	r2, [pc, #32]	@ (8000c68 <HAL_MspInit+0x4c>)
 8000c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4e:	4b06      	ldr	r3, [pc, #24]	@ (8000c68 <HAL_MspInit+0x4c>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c56:	603b      	str	r3, [r7, #0]
 8000c58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c5a:	2007      	movs	r0, #7
 8000c5c:	f000 fb66 	bl	800132c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40023800 	.word	0x40023800

08000c6c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca8 <HAL_CRC_MspInit+0x3c>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d10d      	bne.n	8000c9a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_CRC_MspInit+0x40>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c86:	4a09      	ldr	r2, [pc, #36]	@ (8000cac <HAL_CRC_MspInit+0x40>)
 8000c88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c8e:	4b07      	ldr	r3, [pc, #28]	@ (8000cac <HAL_CRC_MspInit+0x40>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000c9a:	bf00      	nop
 8000c9c:	3714      	adds	r7, #20
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	40023000 	.word	0x40023000
 8000cac:	40023800 	.word	0x40023800

08000cb0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08a      	sub	sp, #40	@ 0x28
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	605a      	str	r2, [r3, #4]
 8000cc2:	609a      	str	r2, [r3, #8]
 8000cc4:	60da      	str	r2, [r3, #12]
 8000cc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a19      	ldr	r2, [pc, #100]	@ (8000d34 <HAL_UART_MspInit+0x84>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d12b      	bne.n	8000d2a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	613b      	str	r3, [r7, #16]
 8000cd6:	4b18      	ldr	r3, [pc, #96]	@ (8000d38 <HAL_UART_MspInit+0x88>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cda:	4a17      	ldr	r2, [pc, #92]	@ (8000d38 <HAL_UART_MspInit+0x88>)
 8000cdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ce2:	4b15      	ldr	r3, [pc, #84]	@ (8000d38 <HAL_UART_MspInit+0x88>)
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cea:	613b      	str	r3, [r7, #16]
 8000cec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cee:	2300      	movs	r3, #0
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	4b11      	ldr	r3, [pc, #68]	@ (8000d38 <HAL_UART_MspInit+0x88>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf6:	4a10      	ldr	r2, [pc, #64]	@ (8000d38 <HAL_UART_MspInit+0x88>)
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8000d38 <HAL_UART_MspInit+0x88>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d02:	f003 0301 	and.w	r3, r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d0a:	230c      	movs	r3, #12
 8000d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	2300      	movs	r3, #0
 8000d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d16:	2303      	movs	r3, #3
 8000d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d1a:	2307      	movs	r3, #7
 8000d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1e:	f107 0314 	add.w	r3, r7, #20
 8000d22:	4619      	mov	r1, r3
 8000d24:	4805      	ldr	r0, [pc, #20]	@ (8000d3c <HAL_UART_MspInit+0x8c>)
 8000d26:	f000 fecf 	bl	8001ac8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d2a:	bf00      	nop
 8000d2c:	3728      	adds	r7, #40	@ 0x28
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40004400 	.word	0x40004400
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40020000 	.word	0x40020000

08000d40 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai1_b;

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b08a      	sub	sp, #40	@ 0x28
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a74      	ldr	r2, [pc, #464]	@ (8000f20 <HAL_SAI_MspInit+0x1e0>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d15c      	bne.n	8000e0c <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 8000d52:	4b74      	ldr	r3, [pc, #464]	@ (8000f24 <HAL_SAI_MspInit+0x1e4>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d10d      	bne.n	8000d76 <HAL_SAI_MspInit+0x36>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	4b72      	ldr	r3, [pc, #456]	@ (8000f28 <HAL_SAI_MspInit+0x1e8>)
 8000d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d62:	4a71      	ldr	r2, [pc, #452]	@ (8000f28 <HAL_SAI_MspInit+0x1e8>)
 8000d64:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d68:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d6a:	4b6f      	ldr	r3, [pc, #444]	@ (8000f28 <HAL_SAI_MspInit+0x1e8>)
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8000d76:	4b6b      	ldr	r3, [pc, #428]	@ (8000f24 <HAL_SAI_MspInit+0x1e4>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	4a69      	ldr	r2, [pc, #420]	@ (8000f24 <HAL_SAI_MspInit+0x1e4>)
 8000d7e:	6013      	str	r3, [r2, #0]

    /**SAI1_A_Block_A GPIO Configuration
    PC1     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d80:	2302      	movs	r3, #2
 8000d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d84:	2302      	movs	r3, #2
 8000d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000d90:	2306      	movs	r3, #6
 8000d92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4864      	ldr	r0, [pc, #400]	@ (8000f2c <HAL_SAI_MspInit+0x1ec>)
 8000d9c:	f000 fe94 	bl	8001ac8 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA2_Stream1;
 8000da0:	4b63      	ldr	r3, [pc, #396]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000da2:	4a64      	ldr	r2, [pc, #400]	@ (8000f34 <HAL_SAI_MspInit+0x1f4>)
 8000da4:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Channel = DMA_CHANNEL_0;
 8000da6:	4b62      	ldr	r3, [pc, #392]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000dac:	4b60      	ldr	r3, [pc, #384]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000db2:	4b5f      	ldr	r3, [pc, #380]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8000db8:	4b5d      	ldr	r3, [pc, #372]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000dba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000dbe:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000dc0:	4b5b      	ldr	r3, [pc, #364]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000dc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000dc6:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000dc8:	4b59      	ldr	r3, [pc, #356]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000dca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dce:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8000dd0:	4b57      	ldr	r3, [pc, #348]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dd6:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_LOW;
 8000dd8:	4b55      	ldr	r3, [pc, #340]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dde:	4b54      	ldr	r3, [pc, #336]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8000de4:	4852      	ldr	r0, [pc, #328]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000de6:	f000 faff 	bl	80013e8 <HAL_DMA_Init>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8000df0:	f7ff ff0e 	bl	8000c10 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	4a4e      	ldr	r2, [pc, #312]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000df8:	675a      	str	r2, [r3, #116]	@ 0x74
 8000dfa:	4a4d      	ldr	r2, [pc, #308]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	4a4b      	ldr	r2, [pc, #300]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000e04:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e06:	4a4a      	ldr	r2, [pc, #296]	@ (8000f30 <HAL_SAI_MspInit+0x1f0>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI1_Block_B)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a49      	ldr	r2, [pc, #292]	@ (8000f38 <HAL_SAI_MspInit+0x1f8>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d17f      	bne.n	8000f16 <HAL_SAI_MspInit+0x1d6>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8000e16:	4b43      	ldr	r3, [pc, #268]	@ (8000f24 <HAL_SAI_MspInit+0x1e4>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d10d      	bne.n	8000e3a <HAL_SAI_MspInit+0xfa>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	4b41      	ldr	r3, [pc, #260]	@ (8000f28 <HAL_SAI_MspInit+0x1e8>)
 8000e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e26:	4a40      	ldr	r2, [pc, #256]	@ (8000f28 <HAL_SAI_MspInit+0x1e8>)
 8000e28:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e2e:	4b3e      	ldr	r3, [pc, #248]	@ (8000f28 <HAL_SAI_MspInit+0x1e8>)
 8000e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8000e3a:	4b3a      	ldr	r3, [pc, #232]	@ (8000f24 <HAL_SAI_MspInit+0x1e4>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	4a38      	ldr	r2, [pc, #224]	@ (8000f24 <HAL_SAI_MspInit+0x1e4>)
 8000e42:	6013      	str	r3, [r2, #0]
    PC0     ------> SAI1_MCLK_B
    PB12     ------> SAI1_SCK_B
    PA9     ------> SAI1_SD_B
    PB9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e44:	2301      	movs	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000e54:	2306      	movs	r3, #6
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4833      	ldr	r0, [pc, #204]	@ (8000f2c <HAL_SAI_MspInit+0x1ec>)
 8000e60:	f000 fe32 	bl	8001ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_9;
 8000e64:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 8000e68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000e76:	2306      	movs	r3, #6
 8000e78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7a:	f107 0314 	add.w	r3, r7, #20
 8000e7e:	4619      	mov	r1, r3
 8000e80:	482e      	ldr	r0, [pc, #184]	@ (8000f3c <HAL_SAI_MspInit+0x1fc>)
 8000e82:	f000 fe21 	bl	8001ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e94:	2300      	movs	r3, #0
 8000e96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8000e98:	2306      	movs	r3, #6
 8000e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4827      	ldr	r0, [pc, #156]	@ (8000f40 <HAL_SAI_MspInit+0x200>)
 8000ea4:	f000 fe10 	bl	8001ac8 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA2_Stream4;
 8000ea8:	4b26      	ldr	r3, [pc, #152]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000eaa:	4a27      	ldr	r2, [pc, #156]	@ (8000f48 <HAL_SAI_MspInit+0x208>)
 8000eac:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Channel = DMA_CHANNEL_1;
 8000eae:	4b25      	ldr	r3, [pc, #148]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000eb0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000eb4:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eb6:	4b23      	ldr	r3, [pc, #140]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ebc:	4b21      	ldr	r3, [pc, #132]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8000ec2:	4b20      	ldr	r3, [pc, #128]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000ec4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ec8:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000eca:	4b1e      	ldr	r3, [pc, #120]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000ecc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000ed0:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000ed4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ed8:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8000eda:	4b1a      	ldr	r3, [pc, #104]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ee0:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_LOW;
 8000ee2:	4b18      	ldr	r3, [pc, #96]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ee8:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8000eee:	4815      	ldr	r0, [pc, #84]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000ef0:	f000 fa7a 	bl	80013e8 <HAL_DMA_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <HAL_SAI_MspInit+0x1be>
    {
      Error_Handler();
 8000efa:	f7ff fe89 	bl	8000c10 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a10      	ldr	r2, [pc, #64]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000f02:	675a      	str	r2, [r3, #116]	@ 0x74
 8000f04:	4a0f      	ldr	r2, [pc, #60]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000f0e:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f10:	4a0c      	ldr	r2, [pc, #48]	@ (8000f44 <HAL_SAI_MspInit+0x204>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8000f16:	bf00      	nop
 8000f18:	3728      	adds	r7, #40	@ 0x28
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40015804 	.word	0x40015804
 8000f24:	200010d0 	.word	0x200010d0
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40020800 	.word	0x40020800
 8000f30:	200006b4 	.word	0x200006b4
 8000f34:	40026428 	.word	0x40026428
 8000f38:	40015824 	.word	0x40015824
 8000f3c:	40020400 	.word	0x40020400
 8000f40:	40020000 	.word	0x40020000
 8000f44:	20000714 	.word	0x20000714
 8000f48:	40026470 	.word	0x40026470

08000f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <NMI_Handler+0x4>

08000f54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f58:	bf00      	nop
 8000f5a:	e7fd      	b.n	8000f58 <HardFault_Handler+0x4>

08000f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <MemManage_Handler+0x4>

08000f64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f68:	bf00      	nop
 8000f6a:	e7fd      	b.n	8000f68 <BusFault_Handler+0x4>

08000f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f70:	bf00      	nop
 8000f72:	e7fd      	b.n	8000f70 <UsageFault_Handler+0x4>

08000f74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr

08000f9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa2:	f000 f8af 	bl	8001104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8000fb0:	4802      	ldr	r0, [pc, #8]	@ (8000fbc <DMA2_Stream1_IRQHandler+0x10>)
 8000fb2:	f000 fb1f 	bl	80015f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200006b4 	.word	0x200006b4

08000fc0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8000fc4:	4802      	ldr	r0, [pc, #8]	@ (8000fd0 <DMA2_Stream4_IRQHandler+0x10>)
 8000fc6:	f000 fb15 	bl	80015f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000714 	.word	0x20000714

08000fd4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000fd8:	4802      	ldr	r0, [pc, #8]	@ (8000fe4 <OTG_FS_IRQHandler+0x10>)
 8000fda:	f001 f854 	bl	8002086 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20002708 	.word	0x20002708

08000fe8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <SystemInit+0x20>)
 8000fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ff2:	4a05      	ldr	r2, [pc, #20]	@ (8001008 <SystemInit+0x20>)
 8000ff4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ff8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800100c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001044 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001010:	f7ff ffea 	bl	8000fe8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001014:	480c      	ldr	r0, [pc, #48]	@ (8001048 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001016:	490d      	ldr	r1, [pc, #52]	@ (800104c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001018:	4a0d      	ldr	r2, [pc, #52]	@ (8001050 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800101c:	e002      	b.n	8001024 <LoopCopyDataInit>

0800101e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001022:	3304      	adds	r3, #4

08001024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001028:	d3f9      	bcc.n	800101e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102a:	4a0a      	ldr	r2, [pc, #40]	@ (8001054 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800102c:	4c0a      	ldr	r4, [pc, #40]	@ (8001058 <LoopFillZerobss+0x22>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001030:	e001      	b.n	8001036 <LoopFillZerobss>

08001032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001034:	3204      	adds	r2, #4

08001036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001038:	d3fb      	bcc.n	8001032 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800103a:	f00a faff 	bl	800b63c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800103e:	f7ff faf3 	bl	8000628 <main>
  bx  lr    
 8001042:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001044:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800104c:	20000580 	.word	0x20000580
  ldr r2, =_sidata
 8001050:	0800bf3c 	.word	0x0800bf3c
  ldr r2, =_sbss
 8001054:	20000580 	.word	0x20000580
  ldr r4, =_ebss
 8001058:	20002f48 	.word	0x20002f48

0800105c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800105c:	e7fe      	b.n	800105c <ADC_IRQHandler>
	...

08001060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001064:	4b0e      	ldr	r3, [pc, #56]	@ (80010a0 <HAL_Init+0x40>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a0d      	ldr	r2, [pc, #52]	@ (80010a0 <HAL_Init+0x40>)
 800106a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800106e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001070:	4b0b      	ldr	r3, [pc, #44]	@ (80010a0 <HAL_Init+0x40>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <HAL_Init+0x40>)
 8001076:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800107a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <HAL_Init+0x40>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a07      	ldr	r2, [pc, #28]	@ (80010a0 <HAL_Init+0x40>)
 8001082:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001086:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001088:	2003      	movs	r0, #3
 800108a:	f000 f94f 	bl	800132c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800108e:	2000      	movs	r0, #0
 8001090:	f000 f808 	bl	80010a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001094:	f7ff fdc2 	bl	8000c1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40023c00 	.word	0x40023c00

080010a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010ac:	4b12      	ldr	r3, [pc, #72]	@ (80010f8 <HAL_InitTick+0x54>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <HAL_InitTick+0x58>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	4619      	mov	r1, r3
 80010b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80010be:	fbb2 f3f3 	udiv	r3, r2, r3
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f967 	bl	8001396 <HAL_SYSTICK_Config>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e00e      	b.n	80010f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2b0f      	cmp	r3, #15
 80010d6:	d80a      	bhi.n	80010ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010d8:	2200      	movs	r2, #0
 80010da:	6879      	ldr	r1, [r7, #4]
 80010dc:	f04f 30ff 	mov.w	r0, #4294967295
 80010e0:	f000 f92f 	bl	8001342 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010e4:	4a06      	ldr	r2, [pc, #24]	@ (8001100 <HAL_InitTick+0x5c>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	e000      	b.n	80010f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000008 	.word	0x20000008
 8001100:	20000004 	.word	0x20000004

08001104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <HAL_IncTick+0x20>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	461a      	mov	r2, r3
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <HAL_IncTick+0x24>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4413      	add	r3, r2
 8001114:	4a04      	ldr	r2, [pc, #16]	@ (8001128 <HAL_IncTick+0x24>)
 8001116:	6013      	str	r3, [r2, #0]
}
 8001118:	bf00      	nop
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	20000008 	.word	0x20000008
 8001128:	200010d4 	.word	0x200010d4

0800112c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  return uwTick;
 8001130:	4b03      	ldr	r3, [pc, #12]	@ (8001140 <HAL_GetTick+0x14>)
 8001132:	681b      	ldr	r3, [r3, #0]
}
 8001134:	4618      	mov	r0, r3
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	200010d4 	.word	0x200010d4

08001144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800114c:	f7ff ffee 	bl	800112c <HAL_GetTick>
 8001150:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800115c:	d005      	beq.n	800116a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <HAL_Delay+0x44>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	4413      	add	r3, r2
 8001168:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800116a:	bf00      	nop
 800116c:	f7ff ffde 	bl	800112c <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	68fa      	ldr	r2, [r7, #12]
 8001178:	429a      	cmp	r2, r3
 800117a:	d8f7      	bhi.n	800116c <HAL_Delay+0x28>
  {
  }
}
 800117c:	bf00      	nop
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000008 	.word	0x20000008

0800118c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800119c:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011a2:	68ba      	ldr	r2, [r7, #8]
 80011a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011a8:	4013      	ands	r3, r2
 80011aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011be:	4a04      	ldr	r2, [pc, #16]	@ (80011d0 <__NVIC_SetPriorityGrouping+0x44>)
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	60d3      	str	r3, [r2, #12]
}
 80011c4:	bf00      	nop
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011d8:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <__NVIC_GetPriorityGrouping+0x18>)
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	f003 0307 	and.w	r3, r3, #7
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	db0b      	blt.n	800121a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f003 021f 	and.w	r2, r3, #31
 8001208:	4907      	ldr	r1, [pc, #28]	@ (8001228 <__NVIC_EnableIRQ+0x38>)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	095b      	lsrs	r3, r3, #5
 8001210:	2001      	movs	r0, #1
 8001212:	fa00 f202 	lsl.w	r2, r0, r2
 8001216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	e000e100 	.word	0xe000e100

0800122c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	6039      	str	r1, [r7, #0]
 8001236:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123c:	2b00      	cmp	r3, #0
 800123e:	db0a      	blt.n	8001256 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	b2da      	uxtb	r2, r3
 8001244:	490c      	ldr	r1, [pc, #48]	@ (8001278 <__NVIC_SetPriority+0x4c>)
 8001246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124a:	0112      	lsls	r2, r2, #4
 800124c:	b2d2      	uxtb	r2, r2
 800124e:	440b      	add	r3, r1
 8001250:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001254:	e00a      	b.n	800126c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4908      	ldr	r1, [pc, #32]	@ (800127c <__NVIC_SetPriority+0x50>)
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 030f 	and.w	r3, r3, #15
 8001262:	3b04      	subs	r3, #4
 8001264:	0112      	lsls	r2, r2, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	440b      	add	r3, r1
 800126a:	761a      	strb	r2, [r3, #24]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	e000e100 	.word	0xe000e100
 800127c:	e000ed00 	.word	0xe000ed00

08001280 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	@ 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f1c3 0307 	rsb	r3, r3, #7
 800129a:	2b04      	cmp	r3, #4
 800129c:	bf28      	it	cs
 800129e:	2304      	movcs	r3, #4
 80012a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	3304      	adds	r3, #4
 80012a6:	2b06      	cmp	r3, #6
 80012a8:	d902      	bls.n	80012b0 <NVIC_EncodePriority+0x30>
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	3b03      	subs	r3, #3
 80012ae:	e000      	b.n	80012b2 <NVIC_EncodePriority+0x32>
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	f04f 32ff 	mov.w	r2, #4294967295
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	43da      	mvns	r2, r3
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	401a      	ands	r2, r3
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012c8:	f04f 31ff 	mov.w	r1, #4294967295
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	fa01 f303 	lsl.w	r3, r1, r3
 80012d2:	43d9      	mvns	r1, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	4313      	orrs	r3, r2
         );
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3724      	adds	r7, #36	@ 0x24
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
	...

080012e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80012f8:	d301      	bcc.n	80012fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012fa:	2301      	movs	r3, #1
 80012fc:	e00f      	b.n	800131e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <SysTick_Config+0x40>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	3b01      	subs	r3, #1
 8001304:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001306:	210f      	movs	r1, #15
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	f7ff ff8e 	bl	800122c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001310:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <SysTick_Config+0x40>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001316:	4b04      	ldr	r3, [pc, #16]	@ (8001328 <SysTick_Config+0x40>)
 8001318:	2207      	movs	r2, #7
 800131a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	e000e010 	.word	0xe000e010

0800132c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001334:	6878      	ldr	r0, [r7, #4]
 8001336:	f7ff ff29 	bl	800118c <__NVIC_SetPriorityGrouping>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001342:	b580      	push	{r7, lr}
 8001344:	b086      	sub	sp, #24
 8001346:	af00      	add	r7, sp, #0
 8001348:	4603      	mov	r3, r0
 800134a:	60b9      	str	r1, [r7, #8]
 800134c:	607a      	str	r2, [r7, #4]
 800134e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001350:	2300      	movs	r3, #0
 8001352:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001354:	f7ff ff3e 	bl	80011d4 <__NVIC_GetPriorityGrouping>
 8001358:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	68b9      	ldr	r1, [r7, #8]
 800135e:	6978      	ldr	r0, [r7, #20]
 8001360:	f7ff ff8e 	bl	8001280 <NVIC_EncodePriority>
 8001364:	4602      	mov	r2, r0
 8001366:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800136a:	4611      	mov	r1, r2
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff5d 	bl	800122c <__NVIC_SetPriority>
}
 8001372:	bf00      	nop
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}

0800137a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af00      	add	r7, sp, #0
 8001380:	4603      	mov	r3, r0
 8001382:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff ff31 	bl	80011f0 <__NVIC_EnableIRQ>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f7ff ffa2 	bl	80012e8 <SysTick_Config>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d101      	bne.n	80013c0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e00e      	b.n	80013de <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	795b      	ldrb	r3, [r3, #5]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d105      	bne.n	80013d6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7ff fc4b 	bl	8000c6c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2201      	movs	r2, #1
 80013da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80013dc:	2300      	movs	r3, #0
}
 80013de:	4618      	mov	r0, r3
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
	...

080013e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80013f4:	f7ff fe9a 	bl	800112c <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d101      	bne.n	8001404 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e099      	b.n	8001538 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2202      	movs	r2, #2
 8001408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f022 0201 	bic.w	r2, r2, #1
 8001422:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001424:	e00f      	b.n	8001446 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001426:	f7ff fe81 	bl	800112c <HAL_GetTick>
 800142a:	4602      	mov	r2, r0
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	1ad3      	subs	r3, r2, r3
 8001430:	2b05      	cmp	r3, #5
 8001432:	d908      	bls.n	8001446 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2220      	movs	r2, #32
 8001438:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2203      	movs	r2, #3
 800143e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001442:	2303      	movs	r3, #3
 8001444:	e078      	b.n	8001538 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0301 	and.w	r3, r3, #1
 8001450:	2b00      	cmp	r3, #0
 8001452:	d1e8      	bne.n	8001426 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800145c:	697a      	ldr	r2, [r7, #20]
 800145e:	4b38      	ldr	r3, [pc, #224]	@ (8001540 <HAL_DMA_Init+0x158>)
 8001460:	4013      	ands	r3, r2
 8001462:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685a      	ldr	r2, [r3, #4]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001472:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	691b      	ldr	r3, [r3, #16]
 8001478:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800147e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800148a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	4313      	orrs	r3, r2
 8001496:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800149c:	2b04      	cmp	r3, #4
 800149e:	d107      	bne.n	80014b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a8:	4313      	orrs	r3, r2
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	695b      	ldr	r3, [r3, #20]
 80014be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	f023 0307 	bic.w	r3, r3, #7
 80014c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014cc:	697a      	ldr	r2, [r7, #20]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d117      	bne.n	800150a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014de:	697a      	ldr	r2, [r7, #20]
 80014e0:	4313      	orrs	r3, r2
 80014e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d00e      	beq.n	800150a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f000 fa6f 	bl	80019d0 <DMA_CheckFifoParam>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d008      	beq.n	800150a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2240      	movs	r2, #64	@ 0x40
 80014fc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2201      	movs	r2, #1
 8001502:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001506:	2301      	movs	r3, #1
 8001508:	e016      	b.n	8001538 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 fa26 	bl	8001964 <DMA_CalcBaseAndBitshift>
 8001518:	4603      	mov	r3, r0
 800151a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001520:	223f      	movs	r2, #63	@ 0x3f
 8001522:	409a      	lsls	r2, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2201      	movs	r2, #1
 8001532:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001536:	2300      	movs	r3, #0
}
 8001538:	4618      	mov	r0, r3
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	f010803f 	.word	0xf010803f

08001544 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
 8001550:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001552:	2300      	movs	r3, #0
 8001554:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800155a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001562:	2b01      	cmp	r3, #1
 8001564:	d101      	bne.n	800156a <HAL_DMA_Start_IT+0x26>
 8001566:	2302      	movs	r3, #2
 8001568:	e040      	b.n	80015ec <HAL_DMA_Start_IT+0xa8>
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2201      	movs	r2, #1
 800156e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b01      	cmp	r3, #1
 800157c:	d12f      	bne.n	80015de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2202      	movs	r2, #2
 8001582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2200      	movs	r2, #0
 800158a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	687a      	ldr	r2, [r7, #4]
 8001590:	68b9      	ldr	r1, [r7, #8]
 8001592:	68f8      	ldr	r0, [r7, #12]
 8001594:	f000 f9b8 	bl	8001908 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800159c:	223f      	movs	r2, #63	@ 0x3f
 800159e:	409a      	lsls	r2, r3
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f042 0216 	orr.w	r2, r2, #22
 80015b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d007      	beq.n	80015cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0208 	orr.w	r2, r2, #8
 80015ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f042 0201 	orr.w	r2, r2, #1
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	e005      	b.n	80015ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80015e6:	2302      	movs	r3, #2
 80015e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80015ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001600:	4b8e      	ldr	r3, [pc, #568]	@ (800183c <HAL_DMA_IRQHandler+0x248>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a8e      	ldr	r2, [pc, #568]	@ (8001840 <HAL_DMA_IRQHandler+0x24c>)
 8001606:	fba2 2303 	umull	r2, r3, r2, r3
 800160a:	0a9b      	lsrs	r3, r3, #10
 800160c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001612:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800161e:	2208      	movs	r2, #8
 8001620:	409a      	lsls	r2, r3
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	4013      	ands	r3, r2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d01a      	beq.n	8001660 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0304 	and.w	r3, r3, #4
 8001634:	2b00      	cmp	r3, #0
 8001636:	d013      	beq.n	8001660 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f022 0204 	bic.w	r2, r2, #4
 8001646:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800164c:	2208      	movs	r2, #8
 800164e:	409a      	lsls	r2, r3
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001658:	f043 0201 	orr.w	r2, r3, #1
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001664:	2201      	movs	r2, #1
 8001666:	409a      	lsls	r2, r3
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	4013      	ands	r3, r2
 800166c:	2b00      	cmp	r3, #0
 800166e:	d012      	beq.n	8001696 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800167a:	2b00      	cmp	r3, #0
 800167c:	d00b      	beq.n	8001696 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001682:	2201      	movs	r2, #1
 8001684:	409a      	lsls	r2, r3
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800168e:	f043 0202 	orr.w	r2, r3, #2
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800169a:	2204      	movs	r2, #4
 800169c:	409a      	lsls	r2, r3
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	4013      	ands	r3, r2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d012      	beq.n	80016cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0302 	and.w	r3, r3, #2
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d00b      	beq.n	80016cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b8:	2204      	movs	r2, #4
 80016ba:	409a      	lsls	r2, r3
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80016c4:	f043 0204 	orr.w	r2, r3, #4
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016d0:	2210      	movs	r2, #16
 80016d2:	409a      	lsls	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	4013      	ands	r3, r2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d043      	beq.n	8001764 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0308 	and.w	r3, r3, #8
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d03c      	beq.n	8001764 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016ee:	2210      	movs	r2, #16
 80016f0:	409a      	lsls	r2, r3
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d018      	beq.n	8001736 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d108      	bne.n	8001724 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001716:	2b00      	cmp	r3, #0
 8001718:	d024      	beq.n	8001764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	4798      	blx	r3
 8001722:	e01f      	b.n	8001764 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001728:	2b00      	cmp	r3, #0
 800172a:	d01b      	beq.n	8001764 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	4798      	blx	r3
 8001734:	e016      	b.n	8001764 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001740:	2b00      	cmp	r3, #0
 8001742:	d107      	bne.n	8001754 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	681a      	ldr	r2, [r3, #0]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f022 0208 	bic.w	r2, r2, #8
 8001752:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001768:	2220      	movs	r2, #32
 800176a:	409a      	lsls	r2, r3
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	4013      	ands	r3, r2
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 808f 	beq.w	8001894 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0310 	and.w	r3, r3, #16
 8001780:	2b00      	cmp	r3, #0
 8001782:	f000 8087 	beq.w	8001894 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178a:	2220      	movs	r2, #32
 800178c:	409a      	lsls	r2, r3
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b05      	cmp	r3, #5
 800179c:	d136      	bne.n	800180c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f022 0216 	bic.w	r2, r2, #22
 80017ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	695a      	ldr	r2, [r3, #20]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d103      	bne.n	80017ce <HAL_DMA_IRQHandler+0x1da>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d007      	beq.n	80017de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f022 0208 	bic.w	r2, r2, #8
 80017dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017e2:	223f      	movs	r2, #63	@ 0x3f
 80017e4:	409a      	lsls	r2, r3
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2201      	movs	r2, #1
 80017ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d07e      	beq.n	8001900 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	4798      	blx	r3
        }
        return;
 800180a:	e079      	b.n	8001900 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001816:	2b00      	cmp	r3, #0
 8001818:	d01d      	beq.n	8001856 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001824:	2b00      	cmp	r3, #0
 8001826:	d10d      	bne.n	8001844 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800182c:	2b00      	cmp	r3, #0
 800182e:	d031      	beq.n	8001894 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	4798      	blx	r3
 8001838:	e02c      	b.n	8001894 <HAL_DMA_IRQHandler+0x2a0>
 800183a:	bf00      	nop
 800183c:	20000000 	.word	0x20000000
 8001840:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001848:	2b00      	cmp	r3, #0
 800184a:	d023      	beq.n	8001894 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	4798      	blx	r3
 8001854:	e01e      	b.n	8001894 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001860:	2b00      	cmp	r3, #0
 8001862:	d10f      	bne.n	8001884 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f022 0210 	bic.w	r2, r2, #16
 8001872:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2200      	movs	r2, #0
 8001880:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001898:	2b00      	cmp	r3, #0
 800189a:	d032      	beq.n	8001902 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d022      	beq.n	80018ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2205      	movs	r2, #5
 80018ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0201 	bic.w	r2, r2, #1
 80018be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	3301      	adds	r3, #1
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d307      	bcc.n	80018dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f2      	bne.n	80018c0 <HAL_DMA_IRQHandler+0x2cc>
 80018da:	e000      	b.n	80018de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80018dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2201      	movs	r2, #1
 80018e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d005      	beq.n	8001902 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	4798      	blx	r3
 80018fe:	e000      	b.n	8001902 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001900:	bf00      	nop
    }
  }
}
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
 8001914:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001924:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b40      	cmp	r3, #64	@ 0x40
 8001934:	d108      	bne.n	8001948 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	687a      	ldr	r2, [r7, #4]
 800193c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001946:	e007      	b.n	8001958 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	68ba      	ldr	r2, [r7, #8]
 800194e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	60da      	str	r2, [r3, #12]
}
 8001958:	bf00      	nop
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	b2db      	uxtb	r3, r3
 8001972:	3b10      	subs	r3, #16
 8001974:	4a14      	ldr	r2, [pc, #80]	@ (80019c8 <DMA_CalcBaseAndBitshift+0x64>)
 8001976:	fba2 2303 	umull	r2, r3, r2, r3
 800197a:	091b      	lsrs	r3, r3, #4
 800197c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800197e:	4a13      	ldr	r2, [pc, #76]	@ (80019cc <DMA_CalcBaseAndBitshift+0x68>)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4413      	add	r3, r2
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2b03      	cmp	r3, #3
 8001990:	d909      	bls.n	80019a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800199a:	f023 0303 	bic.w	r3, r3, #3
 800199e:	1d1a      	adds	r2, r3, #4
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80019a4:	e007      	b.n	80019b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80019ae:	f023 0303 	bic.w	r3, r3, #3
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	aaaaaaab 	.word	0xaaaaaaab
 80019cc:	0800bed4 	.word	0x0800bed4

080019d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019d8:	2300      	movs	r3, #0
 80019da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d11f      	bne.n	8001a2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	2b03      	cmp	r3, #3
 80019ee:	d856      	bhi.n	8001a9e <DMA_CheckFifoParam+0xce>
 80019f0:	a201      	add	r2, pc, #4	@ (adr r2, 80019f8 <DMA_CheckFifoParam+0x28>)
 80019f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019f6:	bf00      	nop
 80019f8:	08001a09 	.word	0x08001a09
 80019fc:	08001a1b 	.word	0x08001a1b
 8001a00:	08001a09 	.word	0x08001a09
 8001a04:	08001a9f 	.word	0x08001a9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d046      	beq.n	8001aa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a18:	e043      	b.n	8001aa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001a22:	d140      	bne.n	8001aa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a28:	e03d      	b.n	8001aa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	699b      	ldr	r3, [r3, #24]
 8001a2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a32:	d121      	bne.n	8001a78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	d837      	bhi.n	8001aaa <DMA_CheckFifoParam+0xda>
 8001a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a40 <DMA_CheckFifoParam+0x70>)
 8001a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a40:	08001a51 	.word	0x08001a51
 8001a44:	08001a57 	.word	0x08001a57
 8001a48:	08001a51 	.word	0x08001a51
 8001a4c:	08001a69 	.word	0x08001a69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	73fb      	strb	r3, [r7, #15]
      break;
 8001a54:	e030      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d025      	beq.n	8001aae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001a62:	2301      	movs	r3, #1
 8001a64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001a66:	e022      	b.n	8001aae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a6c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001a70:	d11f      	bne.n	8001ab2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001a76:	e01c      	b.n	8001ab2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d903      	bls.n	8001a86 <DMA_CheckFifoParam+0xb6>
 8001a7e:	68bb      	ldr	r3, [r7, #8]
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d003      	beq.n	8001a8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001a84:	e018      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	73fb      	strb	r3, [r7, #15]
      break;
 8001a8a:	e015      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a90:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d00e      	beq.n	8001ab6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8001a9c:	e00b      	b.n	8001ab6 <DMA_CheckFifoParam+0xe6>
      break;
 8001a9e:	bf00      	nop
 8001aa0:	e00a      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8001aa2:	bf00      	nop
 8001aa4:	e008      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8001aa6:	bf00      	nop
 8001aa8:	e006      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8001aaa:	bf00      	nop
 8001aac:	e004      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8001aae:	bf00      	nop
 8001ab0:	e002      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      break;   
 8001ab2:	bf00      	nop
 8001ab4:	e000      	b.n	8001ab8 <DMA_CheckFifoParam+0xe8>
      break;
 8001ab6:	bf00      	nop
    }
  } 
  
  return status; 
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3714      	adds	r7, #20
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop

08001ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b089      	sub	sp, #36	@ 0x24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
 8001ae2:	e165      	b.n	8001db0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	4013      	ands	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	f040 8154 	bne.w	8001daa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 0303 	and.w	r3, r3, #3
 8001b0a:	2b01      	cmp	r3, #1
 8001b0c:	d005      	beq.n	8001b1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d130      	bne.n	8001b7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	2203      	movs	r2, #3
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	68da      	ldr	r2, [r3, #12]
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	005b      	lsls	r3, r3, #1
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b50:	2201      	movs	r2, #1
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	fa02 f303 	lsl.w	r3, r2, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	091b      	lsrs	r3, r3, #4
 8001b66:	f003 0201 	and.w	r2, r3, #1
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f003 0303 	and.w	r3, r3, #3
 8001b84:	2b03      	cmp	r3, #3
 8001b86:	d017      	beq.n	8001bb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	2203      	movs	r2, #3
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	2b02      	cmp	r3, #2
 8001bc2:	d123      	bne.n	8001c0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	08da      	lsrs	r2, r3, #3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3208      	adds	r2, #8
 8001bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	f003 0307 	and.w	r3, r3, #7
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	220f      	movs	r2, #15
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	691a      	ldr	r2, [r3, #16]
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	08da      	lsrs	r2, r3, #3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	3208      	adds	r2, #8
 8001c06:	69b9      	ldr	r1, [r7, #24]
 8001c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	2203      	movs	r2, #3
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	69ba      	ldr	r2, [r7, #24]
 8001c20:	4013      	ands	r3, r2
 8001c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0203 	and.w	r2, r3, #3
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f000 80ae 	beq.w	8001daa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60fb      	str	r3, [r7, #12]
 8001c52:	4b5d      	ldr	r3, [pc, #372]	@ (8001dc8 <HAL_GPIO_Init+0x300>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c56:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc8 <HAL_GPIO_Init+0x300>)
 8001c58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5e:	4b5a      	ldr	r3, [pc, #360]	@ (8001dc8 <HAL_GPIO_Init+0x300>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c6a:	4a58      	ldr	r2, [pc, #352]	@ (8001dcc <HAL_GPIO_Init+0x304>)
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	089b      	lsrs	r3, r3, #2
 8001c70:	3302      	adds	r3, #2
 8001c72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	f003 0303 	and.w	r3, r3, #3
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	220f      	movs	r2, #15
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a4f      	ldr	r2, [pc, #316]	@ (8001dd0 <HAL_GPIO_Init+0x308>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d025      	beq.n	8001ce2 <HAL_GPIO_Init+0x21a>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a4e      	ldr	r2, [pc, #312]	@ (8001dd4 <HAL_GPIO_Init+0x30c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d01f      	beq.n	8001cde <HAL_GPIO_Init+0x216>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a4d      	ldr	r2, [pc, #308]	@ (8001dd8 <HAL_GPIO_Init+0x310>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d019      	beq.n	8001cda <HAL_GPIO_Init+0x212>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a4c      	ldr	r2, [pc, #304]	@ (8001ddc <HAL_GPIO_Init+0x314>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d013      	beq.n	8001cd6 <HAL_GPIO_Init+0x20e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a4b      	ldr	r2, [pc, #300]	@ (8001de0 <HAL_GPIO_Init+0x318>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d00d      	beq.n	8001cd2 <HAL_GPIO_Init+0x20a>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a4a      	ldr	r2, [pc, #296]	@ (8001de4 <HAL_GPIO_Init+0x31c>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d007      	beq.n	8001cce <HAL_GPIO_Init+0x206>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a49      	ldr	r2, [pc, #292]	@ (8001de8 <HAL_GPIO_Init+0x320>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d101      	bne.n	8001cca <HAL_GPIO_Init+0x202>
 8001cc6:	2306      	movs	r3, #6
 8001cc8:	e00c      	b.n	8001ce4 <HAL_GPIO_Init+0x21c>
 8001cca:	2307      	movs	r3, #7
 8001ccc:	e00a      	b.n	8001ce4 <HAL_GPIO_Init+0x21c>
 8001cce:	2305      	movs	r3, #5
 8001cd0:	e008      	b.n	8001ce4 <HAL_GPIO_Init+0x21c>
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	e006      	b.n	8001ce4 <HAL_GPIO_Init+0x21c>
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e004      	b.n	8001ce4 <HAL_GPIO_Init+0x21c>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e002      	b.n	8001ce4 <HAL_GPIO_Init+0x21c>
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <HAL_GPIO_Init+0x21c>
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	69fa      	ldr	r2, [r7, #28]
 8001ce6:	f002 0203 	and.w	r2, r2, #3
 8001cea:	0092      	lsls	r2, r2, #2
 8001cec:	4093      	lsls	r3, r2
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cf4:	4935      	ldr	r1, [pc, #212]	@ (8001dcc <HAL_GPIO_Init+0x304>)
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d02:	4b3a      	ldr	r3, [pc, #232]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d26:	4a31      	ldr	r2, [pc, #196]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d50:	4a26      	ldr	r2, [pc, #152]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d56:	4b25      	ldr	r3, [pc, #148]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4013      	ands	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d80:	4b1a      	ldr	r3, [pc, #104]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d003      	beq.n	8001da4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001da4:	4a11      	ldr	r2, [pc, #68]	@ (8001dec <HAL_GPIO_Init+0x324>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3301      	adds	r3, #1
 8001dae:	61fb      	str	r3, [r7, #28]
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	2b0f      	cmp	r3, #15
 8001db4:	f67f ae96 	bls.w	8001ae4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3724      	adds	r7, #36	@ 0x24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40013800 	.word	0x40013800
 8001dd0:	40020000 	.word	0x40020000
 8001dd4:	40020400 	.word	0x40020400
 8001dd8:	40020800 	.word	0x40020800
 8001ddc:	40020c00 	.word	0x40020c00
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40021400 	.word	0x40021400
 8001de8:	40021800 	.word	0x40021800
 8001dec:	40013c00 	.word	0x40013c00

08001df0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af02      	add	r7, sp, #8
 8001df6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e108      	b.n	8002014 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d106      	bne.n	8001e22 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f007 f987 	bl	8009130 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2203      	movs	r2, #3
 8001e26:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001e30:	d102      	bne.n	8001e38 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2200      	movs	r2, #0
 8001e36:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f003 fcb2 	bl	80057a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6818      	ldr	r0, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	7c1a      	ldrb	r2, [r3, #16]
 8001e4a:	f88d 2000 	strb.w	r2, [sp]
 8001e4e:	3304      	adds	r3, #4
 8001e50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e52:	f003 fb91 	bl	8005578 <USB_CoreInit>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2202      	movs	r2, #2
 8001e60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e0d5      	b.n	8002014 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f003 fcaa 	bl	80057c8 <USB_SetCurrentMode>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d005      	beq.n	8001e86 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e0c6      	b.n	8002014 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e86:	2300      	movs	r3, #0
 8001e88:	73fb      	strb	r3, [r7, #15]
 8001e8a:	e04a      	b.n	8001f22 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e8c:	7bfa      	ldrb	r2, [r7, #15]
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	4613      	mov	r3, r2
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	4413      	add	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	440b      	add	r3, r1
 8001e9a:	3315      	adds	r3, #21
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ea0:	7bfa      	ldrb	r2, [r7, #15]
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4413      	add	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	440b      	add	r3, r1
 8001eae:	3314      	adds	r3, #20
 8001eb0:	7bfa      	ldrb	r2, [r7, #15]
 8001eb2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001eb4:	7bfa      	ldrb	r2, [r7, #15]
 8001eb6:	7bfb      	ldrb	r3, [r7, #15]
 8001eb8:	b298      	uxth	r0, r3
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	4413      	add	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	332e      	adds	r3, #46	@ 0x2e
 8001ec8:	4602      	mov	r2, r0
 8001eca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ecc:	7bfa      	ldrb	r2, [r7, #15]
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	440b      	add	r3, r1
 8001eda:	3318      	adds	r3, #24
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ee0:	7bfa      	ldrb	r2, [r7, #15]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	331c      	adds	r3, #28
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ef4:	7bfa      	ldrb	r2, [r7, #15]
 8001ef6:	6879      	ldr	r1, [r7, #4]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	4413      	add	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	440b      	add	r3, r1
 8001f02:	3320      	adds	r3, #32
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001f08:	7bfa      	ldrb	r2, [r7, #15]
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	4413      	add	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	440b      	add	r3, r1
 8001f16:	3324      	adds	r3, #36	@ 0x24
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	73fb      	strb	r3, [r7, #15]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	791b      	ldrb	r3, [r3, #4]
 8001f26:	7bfa      	ldrb	r2, [r7, #15]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d3af      	bcc.n	8001e8c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	73fb      	strb	r3, [r7, #15]
 8001f30:	e044      	b.n	8001fbc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001f32:	7bfa      	ldrb	r2, [r7, #15]
 8001f34:	6879      	ldr	r1, [r7, #4]
 8001f36:	4613      	mov	r3, r2
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	4413      	add	r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	440b      	add	r3, r1
 8001f40:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001f44:	2200      	movs	r2, #0
 8001f46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001f48:	7bfa      	ldrb	r2, [r7, #15]
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	4413      	add	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	440b      	add	r3, r1
 8001f56:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001f5a:	7bfa      	ldrb	r2, [r7, #15]
 8001f5c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001f5e:	7bfa      	ldrb	r2, [r7, #15]
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	4613      	mov	r3, r2
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	4413      	add	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	440b      	add	r3, r1
 8001f6c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001f70:	2200      	movs	r2, #0
 8001f72:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001f74:	7bfa      	ldrb	r2, [r7, #15]
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	440b      	add	r3, r1
 8001f82:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001f8a:	7bfa      	ldrb	r2, [r7, #15]
 8001f8c:	6879      	ldr	r1, [r7, #4]
 8001f8e:	4613      	mov	r3, r2
 8001f90:	00db      	lsls	r3, r3, #3
 8001f92:	4413      	add	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	440b      	add	r3, r1
 8001f98:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001fa0:	7bfa      	ldrb	r2, [r7, #15]
 8001fa2:	6879      	ldr	r1, [r7, #4]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	4413      	add	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	440b      	add	r3, r1
 8001fae:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	73fb      	strb	r3, [r7, #15]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	791b      	ldrb	r3, [r3, #4]
 8001fc0:	7bfa      	ldrb	r2, [r7, #15]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d3b5      	bcc.n	8001f32 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6818      	ldr	r0, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	7c1a      	ldrb	r2, [r3, #16]
 8001fce:	f88d 2000 	strb.w	r2, [sp]
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fd6:	f003 fc43 	bl	8005860 <USB_DevInit>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d005      	beq.n	8001fec <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2202      	movs	r2, #2
 8001fe4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e013      	b.n	8002014 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	7b1b      	ldrb	r3, [r3, #12]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d102      	bne.n	8002008 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f001 f96e 	bl	80032e4 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4618      	mov	r0, r3
 800200e:	f004 fc80 	bl	8006912 <USB_DevDisconnect>

  return HAL_OK;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002030:	2b01      	cmp	r3, #1
 8002032:	d101      	bne.n	8002038 <HAL_PCD_Start+0x1c>
 8002034:	2302      	movs	r3, #2
 8002036:	e022      	b.n	800207e <HAL_PCD_Start+0x62>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002048:	2b00      	cmp	r3, #0
 800204a:	d009      	beq.n	8002060 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8002050:	2b01      	cmp	r3, #1
 8002052:	d105      	bne.n	8002060 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002058:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f003 fb8d 	bl	8005784 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f004 fc2e 	bl	80068d0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002086:	b590      	push	{r4, r7, lr}
 8002088:	b08d      	sub	sp, #52	@ 0x34
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002094:	6a3b      	ldr	r3, [r7, #32]
 8002096:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f004 fcec 	bl	8006a7a <USB_GetMode>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f040 84b9 	bne.w	8002a1c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f004 fc50 	bl	8006954 <USB_ReadInterrupts>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 84af 	beq.w	8002a1a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	0a1b      	lsrs	r3, r3, #8
 80020c6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4618      	mov	r0, r3
 80020d6:	f004 fc3d 	bl	8006954 <USB_ReadInterrupts>
 80020da:	4603      	mov	r3, r0
 80020dc:	f003 0302 	and.w	r3, r3, #2
 80020e0:	2b02      	cmp	r3, #2
 80020e2:	d107      	bne.n	80020f4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	695a      	ldr	r2, [r3, #20]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f002 0202 	and.w	r2, r2, #2
 80020f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f004 fc2b 	bl	8006954 <USB_ReadInterrupts>
 80020fe:	4603      	mov	r3, r0
 8002100:	f003 0310 	and.w	r3, r3, #16
 8002104:	2b10      	cmp	r3, #16
 8002106:	d161      	bne.n	80021cc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	699a      	ldr	r2, [r3, #24]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 0210 	bic.w	r2, r2, #16
 8002116:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002118:	6a3b      	ldr	r3, [r7, #32]
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	f003 020f 	and.w	r2, r3, #15
 8002124:	4613      	mov	r3, r2
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	4413      	add	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	4413      	add	r3, r2
 8002134:	3304      	adds	r3, #4
 8002136:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800213e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002142:	d124      	bne.n	800218e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800214a:	4013      	ands	r3, r2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d035      	beq.n	80021bc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002154:	69bb      	ldr	r3, [r7, #24]
 8002156:	091b      	lsrs	r3, r3, #4
 8002158:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800215a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800215e:	b29b      	uxth	r3, r3
 8002160:	461a      	mov	r2, r3
 8002162:	6a38      	ldr	r0, [r7, #32]
 8002164:	f004 fa62 	bl	800662c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	091b      	lsrs	r3, r3, #4
 8002170:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002174:	441a      	add	r2, r3
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	695a      	ldr	r2, [r3, #20]
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	091b      	lsrs	r3, r3, #4
 8002182:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002186:	441a      	add	r2, r3
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	615a      	str	r2, [r3, #20]
 800218c:	e016      	b.n	80021bc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002194:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002198:	d110      	bne.n	80021bc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80021a0:	2208      	movs	r2, #8
 80021a2:	4619      	mov	r1, r3
 80021a4:	6a38      	ldr	r0, [r7, #32]
 80021a6:	f004 fa41 	bl	800662c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	695a      	ldr	r2, [r3, #20]
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	091b      	lsrs	r3, r3, #4
 80021b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021b6:	441a      	add	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699a      	ldr	r2, [r3, #24]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f042 0210 	orr.w	r2, r2, #16
 80021ca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f004 fbbf 	bl	8006954 <USB_ReadInterrupts>
 80021d6:	4603      	mov	r3, r0
 80021d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80021e0:	f040 80a7 	bne.w	8002332 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f004 fbc4 	bl	800697a <USB_ReadDevAllOutEpInterrupt>
 80021f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80021f4:	e099      	b.n	800232a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80021f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 808e 	beq.w	800231e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002208:	b2d2      	uxtb	r2, r2
 800220a:	4611      	mov	r1, r2
 800220c:	4618      	mov	r0, r3
 800220e:	f004 fbe8 	bl	80069e2 <USB_ReadDevOutEPInterrupt>
 8002212:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00c      	beq.n	8002238 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800221e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002220:	015a      	lsls	r2, r3, #5
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	4413      	add	r3, r2
 8002226:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800222a:	461a      	mov	r2, r3
 800222c:	2301      	movs	r3, #1
 800222e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002230:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f000 fed0 	bl	8002fd8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	f003 0308 	and.w	r3, r3, #8
 800223e:	2b00      	cmp	r3, #0
 8002240:	d00c      	beq.n	800225c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	4413      	add	r3, r2
 800224a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800224e:	461a      	mov	r2, r3
 8002250:	2308      	movs	r3, #8
 8002252:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002254:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 ffa6 	bl	80031a8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	d008      	beq.n	8002278 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	015a      	lsls	r2, r3, #5
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	4413      	add	r3, r2
 800226e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002272:	461a      	mov	r2, r3
 8002274:	2310      	movs	r3, #16
 8002276:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d030      	beq.n	80022e4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002282:	6a3b      	ldr	r3, [r7, #32]
 8002284:	695b      	ldr	r3, [r3, #20]
 8002286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800228a:	2b80      	cmp	r3, #128	@ 0x80
 800228c:	d109      	bne.n	80022a2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	69fa      	ldr	r2, [r7, #28]
 8002298:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800229c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022a0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80022a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022a4:	4613      	mov	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	4413      	add	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022b0:	687a      	ldr	r2, [r7, #4]
 80022b2:	4413      	add	r3, r2
 80022b4:	3304      	adds	r3, #4
 80022b6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	78db      	ldrb	r3, [r3, #3]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d108      	bne.n	80022d2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	2200      	movs	r2, #0
 80022c4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80022c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	4619      	mov	r1, r3
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f007 f84b 	bl	8009368 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80022d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d4:	015a      	lsls	r2, r3, #5
 80022d6:	69fb      	ldr	r3, [r7, #28]
 80022d8:	4413      	add	r3, r2
 80022da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022de:	461a      	mov	r2, r3
 80022e0:	2302      	movs	r3, #2
 80022e2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	f003 0320 	and.w	r3, r3, #32
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d008      	beq.n	8002300 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80022ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f0:	015a      	lsls	r2, r3, #5
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	4413      	add	r3, r2
 80022f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80022fa:	461a      	mov	r2, r3
 80022fc:	2320      	movs	r3, #32
 80022fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002300:	693b      	ldr	r3, [r7, #16]
 8002302:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d009      	beq.n	800231e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800230a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800230c:	015a      	lsls	r2, r3, #5
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	4413      	add	r3, r2
 8002312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002316:	461a      	mov	r2, r3
 8002318:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800231c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	3301      	adds	r3, #1
 8002322:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002326:	085b      	lsrs	r3, r3, #1
 8002328:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800232a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800232c:	2b00      	cmp	r3, #0
 800232e:	f47f af62 	bne.w	80021f6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4618      	mov	r0, r3
 8002338:	f004 fb0c 	bl	8006954 <USB_ReadInterrupts>
 800233c:	4603      	mov	r3, r0
 800233e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002342:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002346:	f040 80db 	bne.w	8002500 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f004 fb2d 	bl	80069ae <USB_ReadDevAllInEpInterrupt>
 8002354:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002356:	2300      	movs	r3, #0
 8002358:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800235a:	e0cd      	b.n	80024f8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800235c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 80c2 	beq.w	80024ec <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800236e:	b2d2      	uxtb	r2, r2
 8002370:	4611      	mov	r1, r2
 8002372:	4618      	mov	r0, r3
 8002374:	f004 fb53 	bl	8006a1e <USB_ReadDevInEPInterrupt>
 8002378:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b00      	cmp	r3, #0
 8002382:	d057      	beq.n	8002434 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	2201      	movs	r2, #1
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002398:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	43db      	mvns	r3, r3
 800239e:	69f9      	ldr	r1, [r7, #28]
 80023a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80023a4:	4013      	ands	r3, r2
 80023a6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80023a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023aa:	015a      	lsls	r2, r3, #5
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	4413      	add	r3, r2
 80023b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023b4:	461a      	mov	r2, r3
 80023b6:	2301      	movs	r3, #1
 80023b8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	799b      	ldrb	r3, [r3, #6]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d132      	bne.n	8002428 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023c6:	4613      	mov	r3, r2
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	4413      	add	r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	440b      	add	r3, r1
 80023d0:	3320      	adds	r3, #32
 80023d2:	6819      	ldr	r1, [r3, #0]
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023d8:	4613      	mov	r3, r2
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	4413      	add	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4403      	add	r3, r0
 80023e2:	331c      	adds	r3, #28
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4419      	add	r1, r3
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023ec:	4613      	mov	r3, r2
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	4413      	add	r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4403      	add	r3, r0
 80023f6:	3320      	adds	r3, #32
 80023f8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80023fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d113      	bne.n	8002428 <HAL_PCD_IRQHandler+0x3a2>
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002404:	4613      	mov	r3, r2
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	4413      	add	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	440b      	add	r3, r1
 800240e:	3324      	adds	r3, #36	@ 0x24
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d108      	bne.n	8002428 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6818      	ldr	r0, [r3, #0]
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002420:	461a      	mov	r2, r3
 8002422:	2101      	movs	r1, #1
 8002424:	f004 fb5a 	bl	8006adc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	b2db      	uxtb	r3, r3
 800242c:	4619      	mov	r1, r3
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f006 ff15 	bl	800925e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	f003 0308 	and.w	r3, r3, #8
 800243a:	2b00      	cmp	r3, #0
 800243c:	d008      	beq.n	8002450 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	015a      	lsls	r2, r3, #5
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	4413      	add	r3, r2
 8002446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800244a:	461a      	mov	r2, r3
 800244c:	2308      	movs	r3, #8
 800244e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	f003 0310 	and.w	r3, r3, #16
 8002456:	2b00      	cmp	r3, #0
 8002458:	d008      	beq.n	800246c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245c:	015a      	lsls	r2, r3, #5
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	4413      	add	r3, r2
 8002462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002466:	461a      	mov	r2, r3
 8002468:	2310      	movs	r3, #16
 800246a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002472:	2b00      	cmp	r3, #0
 8002474:	d008      	beq.n	8002488 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	015a      	lsls	r2, r3, #5
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	4413      	add	r3, r2
 800247e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002482:	461a      	mov	r2, r3
 8002484:	2340      	movs	r3, #64	@ 0x40
 8002486:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d023      	beq.n	80024da <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002492:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002494:	6a38      	ldr	r0, [r7, #32]
 8002496:	f003 fb41 	bl	8005b1c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800249a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800249c:	4613      	mov	r3, r2
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	4413      	add	r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	3310      	adds	r3, #16
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	4413      	add	r3, r2
 80024aa:	3304      	adds	r3, #4
 80024ac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	78db      	ldrb	r3, [r3, #3]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d108      	bne.n	80024c8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	2200      	movs	r2, #0
 80024ba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80024bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	4619      	mov	r1, r3
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f006 ff62 	bl	800938c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80024c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ca:	015a      	lsls	r2, r3, #5
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	4413      	add	r3, r2
 80024d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80024d4:	461a      	mov	r2, r3
 80024d6:	2302      	movs	r3, #2
 80024d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d003      	beq.n	80024ec <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80024e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 fcea 	bl	8002ec0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80024ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ee:	3301      	adds	r3, #1
 80024f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80024f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024f4:	085b      	lsrs	r3, r3, #1
 80024f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80024f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f47f af2e 	bne.w	800235c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f004 fa25 	bl	8006954 <USB_ReadInterrupts>
 800250a:	4603      	mov	r3, r0
 800250c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002510:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002514:	d122      	bne.n	800255c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002516:	69fb      	ldr	r3, [r7, #28]
 8002518:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	69fa      	ldr	r2, [r7, #28]
 8002520:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002524:	f023 0301 	bic.w	r3, r3, #1
 8002528:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002530:	2b01      	cmp	r3, #1
 8002532:	d108      	bne.n	8002546 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800253c:	2100      	movs	r1, #0
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f007 f8dc 	bl	80096fc <HAL_PCDEx_LPM_Callback>
 8002544:	e002      	b.n	800254c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f006 ff00 	bl	800934c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	695a      	ldr	r2, [r3, #20]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800255a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4618      	mov	r0, r3
 8002562:	f004 f9f7 	bl	8006954 <USB_ReadInterrupts>
 8002566:	4603      	mov	r3, r0
 8002568:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800256c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002570:	d112      	bne.n	8002598 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b01      	cmp	r3, #1
 8002580:	d102      	bne.n	8002588 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f006 febc 	bl	8009300 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	695a      	ldr	r2, [r3, #20]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002596:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f004 f9d9 	bl	8006954 <USB_ReadInterrupts>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025ac:	d121      	bne.n	80025f2 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	695a      	ldr	r2, [r3, #20]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80025bc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d111      	bne.n	80025ec <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025d6:	089b      	lsrs	r3, r3, #2
 80025d8:	f003 020f 	and.w	r2, r3, #15
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80025e2:	2101      	movs	r1, #1
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f007 f889 	bl	80096fc <HAL_PCDEx_LPM_Callback>
 80025ea:	e002      	b.n	80025f2 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f006 fe87 	bl	8009300 <HAL_PCD_SuspendCallback>
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f004 f9ac 	bl	8006954 <USB_ReadInterrupts>
 80025fc:	4603      	mov	r3, r0
 80025fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002606:	f040 80b7 	bne.w	8002778 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	69fa      	ldr	r2, [r7, #28]
 8002614:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2110      	movs	r1, #16
 8002624:	4618      	mov	r0, r3
 8002626:	f003 fa79 	bl	8005b1c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800262a:	2300      	movs	r3, #0
 800262c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800262e:	e046      	b.n	80026be <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002632:	015a      	lsls	r2, r3, #5
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	4413      	add	r3, r2
 8002638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800263c:	461a      	mov	r2, r3
 800263e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002642:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002646:	015a      	lsls	r2, r3, #5
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	4413      	add	r3, r2
 800264c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002654:	0151      	lsls	r1, r2, #5
 8002656:	69fa      	ldr	r2, [r7, #28]
 8002658:	440a      	add	r2, r1
 800265a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800265e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002662:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002666:	015a      	lsls	r2, r3, #5
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	4413      	add	r3, r2
 800266c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002670:	461a      	mov	r2, r3
 8002672:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002676:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800267a:	015a      	lsls	r2, r3, #5
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	4413      	add	r3, r2
 8002680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002688:	0151      	lsls	r1, r2, #5
 800268a:	69fa      	ldr	r2, [r7, #28]
 800268c:	440a      	add	r2, r1
 800268e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002692:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002696:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800269a:	015a      	lsls	r2, r3, #5
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	4413      	add	r3, r2
 80026a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026a8:	0151      	lsls	r1, r2, #5
 80026aa:	69fa      	ldr	r2, [r7, #28]
 80026ac:	440a      	add	r2, r1
 80026ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80026b2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80026b6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026ba:	3301      	adds	r3, #1
 80026bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	791b      	ldrb	r3, [r3, #4]
 80026c2:	461a      	mov	r2, r3
 80026c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d3b2      	bcc.n	8002630 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	69fa      	ldr	r2, [r7, #28]
 80026d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026d8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80026dc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	7bdb      	ldrb	r3, [r3, #15]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d016      	beq.n	8002714 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80026f0:	69fa      	ldr	r2, [r7, #28]
 80026f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026f6:	f043 030b 	orr.w	r3, r3, #11
 80026fa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002706:	69fa      	ldr	r2, [r7, #28]
 8002708:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800270c:	f043 030b 	orr.w	r3, r3, #11
 8002710:	6453      	str	r3, [r2, #68]	@ 0x44
 8002712:	e015      	b.n	8002740 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	69fa      	ldr	r2, [r7, #28]
 800271e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002722:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002726:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800272a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	69fa      	ldr	r2, [r7, #28]
 8002736:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800273a:	f043 030b 	orr.w	r3, r3, #11
 800273e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	69fa      	ldr	r2, [r7, #28]
 800274a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800274e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002752:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6818      	ldr	r0, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002762:	461a      	mov	r2, r3
 8002764:	f004 f9ba 	bl	8006adc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695a      	ldr	r2, [r3, #20]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002776:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f004 f8e9 	bl	8006954 <USB_ReadInterrupts>
 8002782:	4603      	mov	r3, r0
 8002784:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002788:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800278c:	d123      	bne.n	80027d6 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f004 f97f 	bl	8006a96 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	f003 fa36 	bl	8005c0e <USB_GetDevSpeed>
 80027a2:	4603      	mov	r3, r0
 80027a4:	461a      	mov	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681c      	ldr	r4, [r3, #0]
 80027ae:	f000 fea3 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 80027b2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80027b8:	461a      	mov	r2, r3
 80027ba:	4620      	mov	r0, r4
 80027bc:	f002 ff40 	bl	8005640 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f006 fd74 	bl	80092ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	695a      	ldr	r2, [r3, #20]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80027d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f004 f8ba 	bl	8006954 <USB_ReadInterrupts>
 80027e0:	4603      	mov	r3, r0
 80027e2:	f003 0308 	and.w	r3, r3, #8
 80027e6:	2b08      	cmp	r3, #8
 80027e8:	d10a      	bne.n	8002800 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f006 fd51 	bl	8009292 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	695a      	ldr	r2, [r3, #20]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f002 0208 	and.w	r2, r2, #8
 80027fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f004 f8a5 	bl	8006954 <USB_ReadInterrupts>
 800280a:	4603      	mov	r3, r0
 800280c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002810:	2b80      	cmp	r3, #128	@ 0x80
 8002812:	d123      	bne.n	800285c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002814:	6a3b      	ldr	r3, [r7, #32]
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800281c:	6a3b      	ldr	r3, [r7, #32]
 800281e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002820:	2301      	movs	r3, #1
 8002822:	627b      	str	r3, [r7, #36]	@ 0x24
 8002824:	e014      	b.n	8002850 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002826:	6879      	ldr	r1, [r7, #4]
 8002828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800282a:	4613      	mov	r3, r2
 800282c:	00db      	lsls	r3, r3, #3
 800282e:	4413      	add	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	440b      	add	r3, r1
 8002834:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	2b01      	cmp	r3, #1
 800283c:	d105      	bne.n	800284a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800283e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002840:	b2db      	uxtb	r3, r3
 8002842:	4619      	mov	r1, r3
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 fb0a 	bl	8002e5e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800284a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284c:	3301      	adds	r3, #1
 800284e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	791b      	ldrb	r3, [r3, #4]
 8002854:	461a      	mov	r2, r3
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	4293      	cmp	r3, r2
 800285a:	d3e4      	bcc.n	8002826 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4618      	mov	r0, r3
 8002862:	f004 f877 	bl	8006954 <USB_ReadInterrupts>
 8002866:	4603      	mov	r3, r0
 8002868:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800286c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002870:	d13c      	bne.n	80028ec <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002872:	2301      	movs	r3, #1
 8002874:	627b      	str	r3, [r7, #36]	@ 0x24
 8002876:	e02b      	b.n	80028d0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	015a      	lsls	r2, r3, #5
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	4413      	add	r3, r2
 8002880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002888:	6879      	ldr	r1, [r7, #4]
 800288a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800288c:	4613      	mov	r3, r2
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	4413      	add	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	440b      	add	r3, r1
 8002896:	3318      	adds	r3, #24
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d115      	bne.n	80028ca <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800289e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	da12      	bge.n	80028ca <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80028a4:	6879      	ldr	r1, [r7, #4]
 80028a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028a8:	4613      	mov	r3, r2
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	4413      	add	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	3317      	adds	r3, #23
 80028b4:	2201      	movs	r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80028b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	4619      	mov	r1, r3
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f000 faca 	bl	8002e5e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	3301      	adds	r3, #1
 80028ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	791b      	ldrb	r3, [r3, #4]
 80028d4:	461a      	mov	r2, r3
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	4293      	cmp	r3, r2
 80028da:	d3cd      	bcc.n	8002878 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80028ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4618      	mov	r0, r3
 80028f2:	f004 f82f 	bl	8006954 <USB_ReadInterrupts>
 80028f6:	4603      	mov	r3, r0
 80028f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002900:	d156      	bne.n	80029b0 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002902:	2301      	movs	r3, #1
 8002904:	627b      	str	r3, [r7, #36]	@ 0x24
 8002906:	e045      	b.n	8002994 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800290a:	015a      	lsls	r2, r3, #5
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	4413      	add	r3, r2
 8002910:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800291c:	4613      	mov	r3, r2
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	4413      	add	r3, r2
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	440b      	add	r3, r1
 8002926:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d12e      	bne.n	800298e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002930:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002932:	2b00      	cmp	r3, #0
 8002934:	da2b      	bge.n	800298e <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	0c1a      	lsrs	r2, r3, #16
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002940:	4053      	eors	r3, r2
 8002942:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002946:	2b00      	cmp	r3, #0
 8002948:	d121      	bne.n	800298e <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	4413      	add	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800295c:	2201      	movs	r2, #1
 800295e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002960:	6a3b      	ldr	r3, [r7, #32]
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002968:	6a3b      	ldr	r3, [r7, #32]
 800296a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10a      	bne.n	800298e <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	69fa      	ldr	r2, [r7, #28]
 8002982:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002986:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800298a:	6053      	str	r3, [r2, #4]
            break;
 800298c:	e008      	b.n	80029a0 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800298e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002990:	3301      	adds	r3, #1
 8002992:	627b      	str	r3, [r7, #36]	@ 0x24
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	791b      	ldrb	r3, [r3, #4]
 8002998:	461a      	mov	r2, r3
 800299a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299c:	4293      	cmp	r3, r2
 800299e:	d3b3      	bcc.n	8002908 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695a      	ldr	r2, [r3, #20]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80029ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f003 ffcd 	bl	8006954 <USB_ReadInterrupts>
 80029ba:	4603      	mov	r3, r0
 80029bc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80029c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029c4:	d10a      	bne.n	80029dc <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f006 fcf2 	bl	80093b0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	695a      	ldr	r2, [r3, #20]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80029da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f003 ffb7 	bl	8006954 <USB_ReadInterrupts>
 80029e6:	4603      	mov	r3, r0
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b04      	cmp	r3, #4
 80029ee:	d115      	bne.n	8002a1c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	f003 0304 	and.w	r3, r3, #4
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d002      	beq.n	8002a08 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f006 fce2 	bl	80093cc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6859      	ldr	r1, [r3, #4]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	605a      	str	r2, [r3, #4]
 8002a18:	e000      	b.n	8002a1c <HAL_PCD_IRQHandler+0x996>
      return;
 8002a1a:	bf00      	nop
    }
  }
}
 8002a1c:	3734      	adds	r7, #52	@ 0x34
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd90      	pop	{r4, r7, pc}

08002a22 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d101      	bne.n	8002a3c <HAL_PCD_SetAddress+0x1a>
 8002a38:	2302      	movs	r3, #2
 8002a3a:	e012      	b.n	8002a62 <HAL_PCD_SetAddress+0x40>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	78fa      	ldrb	r2, [r7, #3]
 8002a48:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	78fa      	ldrb	r2, [r7, #3]
 8002a50:	4611      	mov	r1, r2
 8002a52:	4618      	mov	r0, r3
 8002a54:	f003 ff16 	bl	8006884 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b084      	sub	sp, #16
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
 8002a72:	4608      	mov	r0, r1
 8002a74:	4611      	mov	r1, r2
 8002a76:	461a      	mov	r2, r3
 8002a78:	4603      	mov	r3, r0
 8002a7a:	70fb      	strb	r3, [r7, #3]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	803b      	strh	r3, [r7, #0]
 8002a80:	4613      	mov	r3, r2
 8002a82:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002a88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	da0f      	bge.n	8002ab0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a90:	78fb      	ldrb	r3, [r7, #3]
 8002a92:	f003 020f 	and.w	r2, r3, #15
 8002a96:	4613      	mov	r3, r2
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	4413      	add	r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	3310      	adds	r3, #16
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	705a      	strb	r2, [r3, #1]
 8002aae:	e00f      	b.n	8002ad0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ab0:	78fb      	ldrb	r3, [r7, #3]
 8002ab2:	f003 020f 	and.w	r2, r3, #15
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	00db      	lsls	r3, r3, #3
 8002aba:	4413      	add	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	3304      	adds	r3, #4
 8002ac8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002ad0:	78fb      	ldrb	r3, [r7, #3]
 8002ad2:	f003 030f 	and.w	r3, r3, #15
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002adc:	883b      	ldrh	r3, [r7, #0]
 8002ade:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	78ba      	ldrb	r2, [r7, #2]
 8002aea:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	785b      	ldrb	r3, [r3, #1]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d004      	beq.n	8002afe <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	461a      	mov	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002afe:	78bb      	ldrb	r3, [r7, #2]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d102      	bne.n	8002b0a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_PCD_EP_Open+0xae>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e00e      	b.n	8002b36 <HAL_PCD_EP_Open+0xcc>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68f9      	ldr	r1, [r7, #12]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f003 f896 	bl	8005c58 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002b34:	7afb      	ldrb	r3, [r7, #11]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b084      	sub	sp, #16
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
 8002b46:	460b      	mov	r3, r1
 8002b48:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	da0f      	bge.n	8002b72 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b52:	78fb      	ldrb	r3, [r7, #3]
 8002b54:	f003 020f 	and.w	r2, r3, #15
 8002b58:	4613      	mov	r3, r2
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	4413      	add	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	3310      	adds	r3, #16
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	4413      	add	r3, r2
 8002b66:	3304      	adds	r3, #4
 8002b68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	705a      	strb	r2, [r3, #1]
 8002b70:	e00f      	b.n	8002b92 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b72:	78fb      	ldrb	r3, [r7, #3]
 8002b74:	f003 020f 	and.w	r2, r3, #15
 8002b78:	4613      	mov	r3, r2
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	4413      	add	r3, r2
 8002b88:	3304      	adds	r3, #4
 8002b8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b92:	78fb      	ldrb	r3, [r7, #3]
 8002b94:	f003 030f 	and.w	r3, r3, #15
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d101      	bne.n	8002bac <HAL_PCD_EP_Close+0x6e>
 8002ba8:	2302      	movs	r3, #2
 8002baa:	e00e      	b.n	8002bca <HAL_PCD_EP_Close+0x8c>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68f9      	ldr	r1, [r7, #12]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f003 f8d4 	bl	8005d68 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b086      	sub	sp, #24
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	60f8      	str	r0, [r7, #12]
 8002bda:	607a      	str	r2, [r7, #4]
 8002bdc:	603b      	str	r3, [r7, #0]
 8002bde:	460b      	mov	r3, r1
 8002be0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002be2:	7afb      	ldrb	r3, [r7, #11]
 8002be4:	f003 020f 	and.w	r2, r3, #15
 8002be8:	4613      	mov	r3, r2
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	4413      	add	r3, r2
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bf4:	68fa      	ldr	r2, [r7, #12]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	683a      	ldr	r2, [r7, #0]
 8002c06:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2200      	movs	r2, #0
 8002c12:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c14:	7afb      	ldrb	r3, [r7, #11]
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	b2da      	uxtb	r2, r3
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	799b      	ldrb	r3, [r3, #6]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d102      	bne.n	8002c2e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6818      	ldr	r0, [r3, #0]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	799b      	ldrb	r3, [r3, #6]
 8002c36:	461a      	mov	r2, r3
 8002c38:	6979      	ldr	r1, [r7, #20]
 8002c3a:	f003 f971 	bl	8005f20 <USB_EPStartXfer>

  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3718      	adds	r7, #24
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	460b      	mov	r3, r1
 8002c52:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002c54:	78fb      	ldrb	r3, [r7, #3]
 8002c56:	f003 020f 	and.w	r2, r3, #15
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	4413      	add	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	607a      	str	r2, [r7, #4]
 8002c82:	603b      	str	r3, [r7, #0]
 8002c84:	460b      	mov	r3, r1
 8002c86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c88:	7afb      	ldrb	r3, [r7, #11]
 8002c8a:	f003 020f 	and.w	r2, r3, #15
 8002c8e:	4613      	mov	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	3310      	adds	r3, #16
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2201      	movs	r2, #1
 8002cb6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cb8:	7afb      	ldrb	r3, [r7, #11]
 8002cba:	f003 030f 	and.w	r3, r3, #15
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	799b      	ldrb	r3, [r3, #6]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d102      	bne.n	8002cd2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6818      	ldr	r0, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	799b      	ldrb	r3, [r3, #6]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	6979      	ldr	r1, [r7, #20]
 8002cde:	f003 f91f 	bl	8005f20 <USB_EPStartXfer>

  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002cf8:	78fb      	ldrb	r3, [r7, #3]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	7912      	ldrb	r2, [r2, #4]
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e04f      	b.n	8002daa <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002d0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	da0f      	bge.n	8002d32 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d12:	78fb      	ldrb	r3, [r7, #3]
 8002d14:	f003 020f 	and.w	r2, r3, #15
 8002d18:	4613      	mov	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	3310      	adds	r3, #16
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	4413      	add	r3, r2
 8002d26:	3304      	adds	r3, #4
 8002d28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	705a      	strb	r2, [r3, #1]
 8002d30:	e00d      	b.n	8002d4e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	4613      	mov	r3, r2
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	4413      	add	r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	4413      	add	r3, r2
 8002d44:	3304      	adds	r3, #4
 8002d46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2201      	movs	r2, #1
 8002d52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d54:	78fb      	ldrb	r3, [r7, #3]
 8002d56:	f003 030f 	and.w	r3, r3, #15
 8002d5a:	b2da      	uxtb	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d101      	bne.n	8002d6e <HAL_PCD_EP_SetStall+0x82>
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	e01d      	b.n	8002daa <HAL_PCD_EP_SetStall+0xbe>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68f9      	ldr	r1, [r7, #12]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f003 fcad 	bl	80066dc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d109      	bne.n	8002da0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6818      	ldr	r0, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	7999      	ldrb	r1, [r3, #6]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	f003 fe9e 	bl	8006adc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b084      	sub	sp, #16
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
 8002dba:	460b      	mov	r3, r1
 8002dbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002dbe:	78fb      	ldrb	r3, [r7, #3]
 8002dc0:	f003 030f 	and.w	r3, r3, #15
 8002dc4:	687a      	ldr	r2, [r7, #4]
 8002dc6:	7912      	ldrb	r2, [r2, #4]
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d901      	bls.n	8002dd0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e042      	b.n	8002e56 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002dd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	da0f      	bge.n	8002df8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dd8:	78fb      	ldrb	r3, [r7, #3]
 8002dda:	f003 020f 	and.w	r2, r3, #15
 8002dde:	4613      	mov	r3, r2
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	4413      	add	r3, r2
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	3310      	adds	r3, #16
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	4413      	add	r3, r2
 8002dec:	3304      	adds	r3, #4
 8002dee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2201      	movs	r2, #1
 8002df4:	705a      	strb	r2, [r3, #1]
 8002df6:	e00f      	b.n	8002e18 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002df8:	78fb      	ldrb	r3, [r7, #3]
 8002dfa:	f003 020f 	and.w	r2, r3, #15
 8002dfe:	4613      	mov	r3, r2
 8002e00:	00db      	lsls	r3, r3, #3
 8002e02:	4413      	add	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	3304      	adds	r3, #4
 8002e10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e1e:	78fb      	ldrb	r3, [r7, #3]
 8002e20:	f003 030f 	and.w	r3, r3, #15
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d101      	bne.n	8002e38 <HAL_PCD_EP_ClrStall+0x86>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e00e      	b.n	8002e56 <HAL_PCD_EP_ClrStall+0xa4>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68f9      	ldr	r1, [r7, #12]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f003 fcb6 	bl	80067b8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b084      	sub	sp, #16
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	460b      	mov	r3, r1
 8002e68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002e6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	da0c      	bge.n	8002e8c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e72:	78fb      	ldrb	r3, [r7, #3]
 8002e74:	f003 020f 	and.w	r2, r3, #15
 8002e78:	4613      	mov	r3, r2
 8002e7a:	00db      	lsls	r3, r3, #3
 8002e7c:	4413      	add	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	3310      	adds	r3, #16
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	4413      	add	r3, r2
 8002e86:	3304      	adds	r3, #4
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	e00c      	b.n	8002ea6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e8c:	78fb      	ldrb	r3, [r7, #3]
 8002e8e:	f003 020f 	and.w	r2, r3, #15
 8002e92:	4613      	mov	r3, r2
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	4413      	add	r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	3304      	adds	r3, #4
 8002ea4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68f9      	ldr	r1, [r7, #12]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f003 fad5 	bl	800645c <USB_EPStopXfer>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002eb6:	7afb      	ldrb	r3, [r7, #11]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08a      	sub	sp, #40	@ 0x28
 8002ec4:	af02      	add	r7, sp, #8
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	00db      	lsls	r3, r3, #3
 8002eda:	4413      	add	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	3310      	adds	r3, #16
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	695a      	ldr	r2, [r3, #20]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d901      	bls.n	8002ef8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e06b      	b.n	8002fd0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	691a      	ldr	r2, [r3, #16]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	695b      	ldr	r3, [r3, #20]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	69fa      	ldr	r2, [r7, #28]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d902      	bls.n	8002f14 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	3303      	adds	r3, #3
 8002f18:	089b      	lsrs	r3, r3, #2
 8002f1a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002f1c:	e02a      	b.n	8002f74 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	691a      	ldr	r2, [r3, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	69fa      	ldr	r2, [r7, #28]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d902      	bls.n	8002f3a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3303      	adds	r3, #3
 8002f3e:	089b      	lsrs	r3, r3, #2
 8002f40:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	68d9      	ldr	r1, [r3, #12]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	4603      	mov	r3, r0
 8002f56:	6978      	ldr	r0, [r7, #20]
 8002f58:	f003 fb2a 	bl	80065b0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	68da      	ldr	r2, [r3, #12]
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	441a      	add	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	695a      	ldr	r2, [r3, #20]
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	441a      	add	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	015a      	lsls	r2, r3, #5
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002f84:	69ba      	ldr	r2, [r7, #24]
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d809      	bhi.n	8002f9e <PCD_WriteEmptyTxFifo+0xde>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	695a      	ldr	r2, [r3, #20]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d203      	bcs.n	8002f9e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1bf      	bne.n	8002f1e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	691a      	ldr	r2, [r3, #16]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	695b      	ldr	r3, [r3, #20]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d811      	bhi.n	8002fce <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	f003 030f 	and.w	r3, r3, #15
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fbe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	43db      	mvns	r3, r3
 8002fc4:	6939      	ldr	r1, [r7, #16]
 8002fc6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002fca:	4013      	ands	r3, r2
 8002fcc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3720      	adds	r7, #32
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b088      	sub	sp, #32
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	333c      	adds	r3, #60	@ 0x3c
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	015a      	lsls	r2, r3, #5
 8002ffa:	69bb      	ldr	r3, [r7, #24]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	799b      	ldrb	r3, [r3, #6]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d17b      	bne.n	8003106 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	2b00      	cmp	r3, #0
 8003016:	d015      	beq.n	8003044 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	4a61      	ldr	r2, [pc, #388]	@ (80031a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800301c:	4293      	cmp	r3, r2
 800301e:	f240 80b9 	bls.w	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80b3 	beq.w	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	015a      	lsls	r2, r3, #5
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	4413      	add	r3, r2
 8003036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800303a:	461a      	mov	r2, r3
 800303c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003040:	6093      	str	r3, [r2, #8]
 8003042:	e0a7      	b.n	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	f003 0320 	and.w	r3, r3, #32
 800304a:	2b00      	cmp	r3, #0
 800304c:	d009      	beq.n	8003062 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	015a      	lsls	r2, r3, #5
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	4413      	add	r3, r2
 8003056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800305a:	461a      	mov	r2, r3
 800305c:	2320      	movs	r3, #32
 800305e:	6093      	str	r3, [r2, #8]
 8003060:	e098      	b.n	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003068:	2b00      	cmp	r3, #0
 800306a:	f040 8093 	bne.w	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	4a4b      	ldr	r2, [pc, #300]	@ (80031a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d90f      	bls.n	8003096 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00a      	beq.n	8003096 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	015a      	lsls	r2, r3, #5
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	4413      	add	r3, r2
 8003088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800308c:	461a      	mov	r2, r3
 800308e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003092:	6093      	str	r3, [r2, #8]
 8003094:	e07e      	b.n	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	4613      	mov	r3, r2
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	4413      	add	r3, r2
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	4413      	add	r3, r2
 80030a8:	3304      	adds	r3, #4
 80030aa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6a1a      	ldr	r2, [r3, #32]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	0159      	lsls	r1, r3, #5
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	440b      	add	r3, r1
 80030b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c2:	1ad2      	subs	r2, r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d114      	bne.n	80030f8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d109      	bne.n	80030ea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6818      	ldr	r0, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80030e0:	461a      	mov	r2, r3
 80030e2:	2101      	movs	r1, #1
 80030e4:	f003 fcfa 	bl	8006adc <USB_EP0_OutStart>
 80030e8:	e006      	b.n	80030f8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	68da      	ldr	r2, [r3, #12]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	441a      	add	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	4619      	mov	r1, r3
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f006 f892 	bl	8009228 <HAL_PCD_DataOutStageCallback>
 8003104:	e046      	b.n	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	4a26      	ldr	r2, [pc, #152]	@ (80031a4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d124      	bne.n	8003158 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00a      	beq.n	800312e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	015a      	lsls	r2, r3, #5
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	4413      	add	r3, r2
 8003120:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003124:	461a      	mov	r2, r3
 8003126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800312a:	6093      	str	r3, [r2, #8]
 800312c:	e032      	b.n	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	f003 0320 	and.w	r3, r3, #32
 8003134:	2b00      	cmp	r3, #0
 8003136:	d008      	beq.n	800314a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	015a      	lsls	r2, r3, #5
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	4413      	add	r3, r2
 8003140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003144:	461a      	mov	r2, r3
 8003146:	2320      	movs	r3, #32
 8003148:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	4619      	mov	r1, r3
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f006 f869 	bl	8009228 <HAL_PCD_DataOutStageCallback>
 8003156:	e01d      	b.n	8003194 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d114      	bne.n	8003188 <PCD_EP_OutXfrComplete_int+0x1b0>
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	4613      	mov	r3, r2
 8003164:	00db      	lsls	r3, r3, #3
 8003166:	4413      	add	r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	440b      	add	r3, r1
 800316c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d108      	bne.n	8003188 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6818      	ldr	r0, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003180:	461a      	mov	r2, r3
 8003182:	2100      	movs	r1, #0
 8003184:	f003 fcaa 	bl	8006adc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	b2db      	uxtb	r3, r3
 800318c:	4619      	mov	r1, r3
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f006 f84a 	bl	8009228 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003194:	2300      	movs	r3, #0
}
 8003196:	4618      	mov	r0, r3
 8003198:	3720      	adds	r7, #32
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	4f54300a 	.word	0x4f54300a
 80031a4:	4f54310a 	.word	0x4f54310a

080031a8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	333c      	adds	r3, #60	@ 0x3c
 80031c0:	3304      	adds	r3, #4
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	015a      	lsls	r2, r3, #5
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	4413      	add	r3, r2
 80031ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	4a15      	ldr	r2, [pc, #84]	@ (8003230 <PCD_EP_OutSetupPacket_int+0x88>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d90e      	bls.n	80031fc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d009      	beq.n	80031fc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	015a      	lsls	r2, r3, #5
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	4413      	add	r3, r2
 80031f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031f4:	461a      	mov	r2, r3
 80031f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031fa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f006 f801 	bl	8009204 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	4a0a      	ldr	r2, [pc, #40]	@ (8003230 <PCD_EP_OutSetupPacket_int+0x88>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d90c      	bls.n	8003224 <PCD_EP_OutSetupPacket_int+0x7c>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	799b      	ldrb	r3, [r3, #6]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d108      	bne.n	8003224 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6818      	ldr	r0, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800321c:	461a      	mov	r2, r3
 800321e:	2101      	movs	r1, #1
 8003220:	f003 fc5c 	bl	8006adc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3718      	adds	r7, #24
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	4f54300a 	.word	0x4f54300a

08003234 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	70fb      	strb	r3, [r7, #3]
 8003240:	4613      	mov	r3, r2
 8003242:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800324c:	78fb      	ldrb	r3, [r7, #3]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d107      	bne.n	8003262 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003252:	883b      	ldrh	r3, [r7, #0]
 8003254:	0419      	lsls	r1, r3, #16
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68ba      	ldr	r2, [r7, #8]
 800325c:	430a      	orrs	r2, r1
 800325e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003260:	e028      	b.n	80032b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003268:	0c1b      	lsrs	r3, r3, #16
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	4413      	add	r3, r2
 800326e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003270:	2300      	movs	r3, #0
 8003272:	73fb      	strb	r3, [r7, #15]
 8003274:	e00d      	b.n	8003292 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	7bfb      	ldrb	r3, [r7, #15]
 800327c:	3340      	adds	r3, #64	@ 0x40
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	0c1b      	lsrs	r3, r3, #16
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	4413      	add	r3, r2
 800328a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	3301      	adds	r3, #1
 8003290:	73fb      	strb	r3, [r7, #15]
 8003292:	7bfa      	ldrb	r2, [r7, #15]
 8003294:	78fb      	ldrb	r3, [r7, #3]
 8003296:	3b01      	subs	r3, #1
 8003298:	429a      	cmp	r2, r3
 800329a:	d3ec      	bcc.n	8003276 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800329c:	883b      	ldrh	r3, [r7, #0]
 800329e:	0418      	lsls	r0, r3, #16
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6819      	ldr	r1, [r3, #0]
 80032a4:	78fb      	ldrb	r3, [r7, #3]
 80032a6:	3b01      	subs	r3, #1
 80032a8:	68ba      	ldr	r2, [r7, #8]
 80032aa:	4302      	orrs	r2, r0
 80032ac:	3340      	adds	r3, #64	@ 0x40
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	440b      	add	r3, r1
 80032b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3714      	adds	r7, #20
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr

080032c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80032c2:	b480      	push	{r7}
 80032c4:	b083      	sub	sp, #12
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
 80032ca:	460b      	mov	r3, r1
 80032cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	887a      	ldrh	r2, [r7, #2]
 80032d4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003312:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003316:	f043 0303 	orr.w	r3, r3, #3
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3714      	adds	r7, #20
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d101      	bne.n	8003340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e0cc      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003340:	4b68      	ldr	r3, [pc, #416]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 030f 	and.w	r3, r3, #15
 8003348:	683a      	ldr	r2, [r7, #0]
 800334a:	429a      	cmp	r2, r3
 800334c:	d90c      	bls.n	8003368 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800334e:	4b65      	ldr	r3, [pc, #404]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	b2d2      	uxtb	r2, r2
 8003354:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003356:	4b63      	ldr	r3, [pc, #396]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	683a      	ldr	r2, [r7, #0]
 8003360:	429a      	cmp	r2, r3
 8003362:	d001      	beq.n	8003368 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e0b8      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d020      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b00      	cmp	r3, #0
 800337e:	d005      	beq.n	800338c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003380:	4b59      	ldr	r3, [pc, #356]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	4a58      	ldr	r2, [pc, #352]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003386:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800338a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0308 	and.w	r3, r3, #8
 8003394:	2b00      	cmp	r3, #0
 8003396:	d005      	beq.n	80033a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003398:	4b53      	ldr	r3, [pc, #332]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	4a52      	ldr	r2, [pc, #328]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800339e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80033a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4b50      	ldr	r3, [pc, #320]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	494d      	ldr	r1, [pc, #308]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d044      	beq.n	800344c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d107      	bne.n	80033da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ca:	4b47      	ldr	r3, [pc, #284]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d119      	bne.n	800340a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e07f      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d003      	beq.n	80033ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033e6:	2b03      	cmp	r3, #3
 80033e8:	d107      	bne.n	80033fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ea:	4b3f      	ldr	r3, [pc, #252]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d109      	bne.n	800340a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e06f      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033fa:	4b3b      	ldr	r3, [pc, #236]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e067      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800340a:	4b37      	ldr	r3, [pc, #220]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f023 0203 	bic.w	r2, r3, #3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	4934      	ldr	r1, [pc, #208]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003418:	4313      	orrs	r3, r2
 800341a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800341c:	f7fd fe86 	bl	800112c <HAL_GetTick>
 8003420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003422:	e00a      	b.n	800343a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003424:	f7fd fe82 	bl	800112c <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003432:	4293      	cmp	r3, r2
 8003434:	d901      	bls.n	800343a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e04f      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800343a:	4b2b      	ldr	r3, [pc, #172]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 020c 	and.w	r2, r3, #12
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	429a      	cmp	r2, r3
 800344a:	d1eb      	bne.n	8003424 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800344c:	4b25      	ldr	r3, [pc, #148]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 030f 	and.w	r3, r3, #15
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d20c      	bcs.n	8003474 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345a:	4b22      	ldr	r3, [pc, #136]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 800345c:	683a      	ldr	r2, [r7, #0]
 800345e:	b2d2      	uxtb	r2, r2
 8003460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003462:	4b20      	ldr	r3, [pc, #128]	@ (80034e4 <HAL_RCC_ClockConfig+0x1b8>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 030f 	and.w	r3, r3, #15
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	429a      	cmp	r2, r3
 800346e:	d001      	beq.n	8003474 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e032      	b.n	80034da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0304 	and.w	r3, r3, #4
 800347c:	2b00      	cmp	r3, #0
 800347e:	d008      	beq.n	8003492 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003480:	4b19      	ldr	r3, [pc, #100]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	4916      	ldr	r1, [pc, #88]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 800348e:	4313      	orrs	r3, r2
 8003490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b00      	cmp	r3, #0
 800349c:	d009      	beq.n	80034b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800349e:	4b12      	ldr	r3, [pc, #72]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	490e      	ldr	r1, [pc, #56]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034b2:	f000 fdc9 	bl	8004048 <HAL_RCC_GetSysClockFreq>
 80034b6:	4602      	mov	r2, r0
 80034b8:	4b0b      	ldr	r3, [pc, #44]	@ (80034e8 <HAL_RCC_ClockConfig+0x1bc>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	091b      	lsrs	r3, r3, #4
 80034be:	f003 030f 	and.w	r3, r3, #15
 80034c2:	490a      	ldr	r1, [pc, #40]	@ (80034ec <HAL_RCC_ClockConfig+0x1c0>)
 80034c4:	5ccb      	ldrb	r3, [r1, r3]
 80034c6:	fa22 f303 	lsr.w	r3, r2, r3
 80034ca:	4a09      	ldr	r2, [pc, #36]	@ (80034f0 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034ce:	4b09      	ldr	r3, [pc, #36]	@ (80034f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f7fd fde6 	bl	80010a4 <HAL_InitTick>

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	40023c00 	.word	0x40023c00
 80034e8:	40023800 	.word	0x40023800
 80034ec:	0800bebc 	.word	0x0800bebc
 80034f0:	20000000 	.word	0x20000000
 80034f4:	20000004 	.word	0x20000004

080034f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034fc:	4b03      	ldr	r3, [pc, #12]	@ (800350c <HAL_RCC_GetHCLKFreq+0x14>)
 80034fe:	681b      	ldr	r3, [r3, #0]
}
 8003500:	4618      	mov	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	20000000 	.word	0x20000000

08003510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003514:	f7ff fff0 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 8003518:	4602      	mov	r2, r0
 800351a:	4b05      	ldr	r3, [pc, #20]	@ (8003530 <HAL_RCC_GetPCLK1Freq+0x20>)
 800351c:	689b      	ldr	r3, [r3, #8]
 800351e:	0a9b      	lsrs	r3, r3, #10
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	4903      	ldr	r1, [pc, #12]	@ (8003534 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003526:	5ccb      	ldrb	r3, [r1, r3]
 8003528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800352c:	4618      	mov	r0, r3
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40023800 	.word	0x40023800
 8003534:	0800becc 	.word	0x0800becc

08003538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800353c:	f7ff ffdc 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 8003540:	4602      	mov	r2, r0
 8003542:	4b05      	ldr	r3, [pc, #20]	@ (8003558 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	0b5b      	lsrs	r3, r3, #13
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	4903      	ldr	r1, [pc, #12]	@ (800355c <HAL_RCC_GetPCLK2Freq+0x24>)
 800354e:	5ccb      	ldrb	r3, [r1, r3]
 8003550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003554:	4618      	mov	r0, r3
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40023800 	.word	0x40023800
 800355c:	0800becc 	.word	0x0800becc

08003560 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b08c      	sub	sp, #48	@ 0x30
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 800356c:	2300      	movs	r3, #0
 800356e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003574:	2300      	movs	r3, #0
 8003576:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003578:	2300      	movs	r3, #0
 800357a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800357c:	2300      	movs	r3, #0
 800357e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003580:	2300      	movs	r3, #0
 8003582:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8003588:	2300      	movs	r3, #0
 800358a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b00      	cmp	r3, #0
 8003596:	d010      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003598:	4b6f      	ldr	r3, [pc, #444]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800359a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800359e:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a6:	496c      	ldr	r1, [pc, #432]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80035b6:	2301      	movs	r3, #1
 80035b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d010      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80035c6:	4b64      	ldr	r3, [pc, #400]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035cc:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d4:	4960      	ldr	r1, [pc, #384]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80035e4:	2301      	movs	r3, #1
 80035e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d017      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035f4:	4b58      	ldr	r3, [pc, #352]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80035f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	4955      	ldr	r1, [pc, #340]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003612:	d101      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003614:	2301      	movs	r3, #1
 8003616:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003620:	2301      	movs	r3, #1
 8003622:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	2b00      	cmp	r3, #0
 800362e:	d017      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003630:	4b49      	ldr	r3, [pc, #292]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003632:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003636:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800363e:	4946      	ldr	r1, [pc, #280]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800364a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800364e:	d101      	bne.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003650:	2301      	movs	r3, #1
 8003652:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800365c:	2301      	movs	r3, #1
 800365e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0320 	and.w	r3, r3, #32
 8003668:	2b00      	cmp	r3, #0
 800366a:	f000 808a 	beq.w	8003782 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	60bb      	str	r3, [r7, #8]
 8003672:	4b39      	ldr	r3, [pc, #228]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	4a38      	ldr	r2, [pc, #224]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800367c:	6413      	str	r3, [r2, #64]	@ 0x40
 800367e:	4b36      	ldr	r3, [pc, #216]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003686:	60bb      	str	r3, [r7, #8]
 8003688:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800368a:	4b34      	ldr	r3, [pc, #208]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a33      	ldr	r2, [pc, #204]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003694:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003696:	f7fd fd49 	bl	800112c <HAL_GetTick>
 800369a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800369c:	e008      	b.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800369e:	f7fd fd45 	bl	800112c <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d901      	bls.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e278      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80036b0:	4b2a      	ldr	r3, [pc, #168]	@ (800375c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d0f0      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036bc:	4b26      	ldr	r3, [pc, #152]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036c4:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036c6:	6a3b      	ldr	r3, [r7, #32]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d02f      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036d4:	6a3a      	ldr	r2, [r7, #32]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d028      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036da:	4b1f      	ldr	r3, [pc, #124]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036e2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036e4:	4b1e      	ldr	r3, [pc, #120]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80036e6:	2201      	movs	r2, #1
 80036e8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80036ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003760 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80036f0:	4a19      	ldr	r2, [pc, #100]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80036f6:	4b18      	ldr	r3, [pc, #96]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d114      	bne.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003702:	f7fd fd13 	bl	800112c <HAL_GetTick>
 8003706:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003708:	e00a      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800370a:	f7fd fd0f 	bl	800112c <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003718:	4293      	cmp	r3, r2
 800371a:	d901      	bls.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e240      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003720:	4b0d      	ldr	r3, [pc, #52]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0ee      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003730:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003734:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003738:	d114      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800373a:	4b07      	ldr	r3, [pc, #28]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003746:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800374a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800374e:	4902      	ldr	r1, [pc, #8]	@ (8003758 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003750:	4313      	orrs	r3, r2
 8003752:	608b      	str	r3, [r1, #8]
 8003754:	e00c      	b.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003756:	bf00      	nop
 8003758:	40023800 	.word	0x40023800
 800375c:	40007000 	.word	0x40007000
 8003760:	42470e40 	.word	0x42470e40
 8003764:	4b4a      	ldr	r3, [pc, #296]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	4a49      	ldr	r2, [pc, #292]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800376a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800376e:	6093      	str	r3, [r2, #8]
 8003770:	4b47      	ldr	r3, [pc, #284]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003772:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800377c:	4944      	ldr	r1, [pc, #272]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800377e:	4313      	orrs	r3, r2
 8003780:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0310 	and.w	r3, r3, #16
 800378a:	2b00      	cmp	r3, #0
 800378c:	d004      	beq.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8003794:	4b3f      	ldr	r3, [pc, #252]	@ (8003894 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003796:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00a      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80037a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b2:	4937      	ldr	r1, [pc, #220]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037c6:	4b32      	ldr	r3, [pc, #200]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037cc:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037d4:	492e      	ldr	r1, [pc, #184]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d011      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037e8:	4b29      	ldr	r3, [pc, #164]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ee:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037f6:	4926      	ldr	r1, [pc, #152]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003802:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003806:	d101      	bne.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003808:	2301      	movs	r3, #1
 800380a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00a      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003818:	4b1d      	ldr	r3, [pc, #116]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800381a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800381e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003826:	491a      	ldr	r1, [pc, #104]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003828:	4313      	orrs	r3, r2
 800382a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003836:	2b00      	cmp	r3, #0
 8003838:	d011      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800383a:	4b15      	ldr	r3, [pc, #84]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800383c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003840:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003848:	4911      	ldr	r1, [pc, #68]	@ (8003890 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800384a:	4313      	orrs	r3, r2
 800384c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003854:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003858:	d101      	bne.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800385a:	2301      	movs	r3, #1
 800385c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800385e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003860:	2b01      	cmp	r3, #1
 8003862:	d005      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800386c:	f040 80ff 	bne.w	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003870:	4b09      	ldr	r3, [pc, #36]	@ (8003898 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003876:	f7fd fc59 	bl	800112c <HAL_GetTick>
 800387a:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800387c:	e00e      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800387e:	f7fd fc55 	bl	800112c <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d907      	bls.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e188      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003890:	40023800 	.word	0x40023800
 8003894:	424711e0 	.word	0x424711e0
 8003898:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800389c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1ea      	bne.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d009      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d028      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d124      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80038d0:	4b71      	ldr	r3, [pc, #452]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038d6:	0c1b      	lsrs	r3, r3, #16
 80038d8:	f003 0303 	and.w	r3, r3, #3
 80038dc:	3301      	adds	r3, #1
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80038e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80038e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038e8:	0e1b      	lsrs	r3, r3, #24
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	019b      	lsls	r3, r3, #6
 80038fa:	431a      	orrs	r2, r3
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	085b      	lsrs	r3, r3, #1
 8003900:	3b01      	subs	r3, #1
 8003902:	041b      	lsls	r3, r3, #16
 8003904:	431a      	orrs	r2, r3
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	061b      	lsls	r3, r3, #24
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	071b      	lsls	r3, r3, #28
 8003912:	4961      	ldr	r1, [pc, #388]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0304 	and.w	r3, r3, #4
 8003922:	2b00      	cmp	r3, #0
 8003924:	d004      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800392e:	d00a      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003938:	2b00      	cmp	r3, #0
 800393a:	d035      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003940:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003944:	d130      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003946:	4b54      	ldr	r3, [pc, #336]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003948:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800394c:	0c1b      	lsrs	r3, r3, #16
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	3301      	adds	r3, #1
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003958:	4b4f      	ldr	r3, [pc, #316]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800395a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800395e:	0f1b      	lsrs	r3, r3, #28
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	019b      	lsls	r3, r3, #6
 8003970:	431a      	orrs	r2, r3
 8003972:	69fb      	ldr	r3, [r7, #28]
 8003974:	085b      	lsrs	r3, r3, #1
 8003976:	3b01      	subs	r3, #1
 8003978:	041b      	lsls	r3, r3, #16
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	061b      	lsls	r3, r3, #24
 8003982:	431a      	orrs	r2, r3
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	071b      	lsls	r3, r3, #28
 8003988:	4943      	ldr	r1, [pc, #268]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003990:	4b41      	ldr	r3, [pc, #260]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003992:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003996:	f023 021f 	bic.w	r2, r3, #31
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399e:	3b01      	subs	r3, #1
 80039a0:	493d      	ldr	r1, [pc, #244]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d029      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039bc:	d124      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80039be:	4b36      	ldr	r3, [pc, #216]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039c4:	0c1b      	lsrs	r3, r3, #16
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	3301      	adds	r3, #1
 80039cc:	005b      	lsls	r3, r3, #1
 80039ce:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039d0:	4b31      	ldr	r3, [pc, #196]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80039d6:	0f1b      	lsrs	r3, r3, #28
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	019b      	lsls	r3, r3, #6
 80039e8:	431a      	orrs	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	085b      	lsrs	r3, r3, #1
 80039f0:	3b01      	subs	r3, #1
 80039f2:	041b      	lsls	r3, r3, #16
 80039f4:	431a      	orrs	r2, r3
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	061b      	lsls	r3, r3, #24
 80039fa:	431a      	orrs	r2, r3
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	071b      	lsls	r3, r3, #28
 8003a00:	4925      	ldr	r1, [pc, #148]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d016      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	019b      	lsls	r3, r3, #6
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	085b      	lsrs	r3, r3, #1
 8003a26:	3b01      	subs	r3, #1
 8003a28:	041b      	lsls	r3, r3, #16
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	691b      	ldr	r3, [r3, #16]
 8003a30:	061b      	lsls	r3, r3, #24
 8003a32:	431a      	orrs	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	071b      	lsls	r3, r3, #28
 8003a3a:	4917      	ldr	r1, [pc, #92]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a42:	4b16      	ldr	r3, [pc, #88]	@ (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003a44:	2201      	movs	r2, #1
 8003a46:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a48:	f7fd fb70 	bl	800112c <HAL_GetTick>
 8003a4c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a4e:	e008      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a50:	f7fd fb6c 	bl	800112c <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e09f      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a62:	4b0d      	ldr	r3, [pc, #52]	@ (8003a98 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d0f0      	beq.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8003a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	f040 8095 	bne.w	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a76:	4b0a      	ldr	r3, [pc, #40]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003a7c:	f7fd fb56 	bl	800112c <HAL_GetTick>
 8003a80:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a82:	e00f      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a84:	f7fd fb52 	bl	800112c <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d908      	bls.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e085      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003a96:	bf00      	nop
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	42470068 	.word	0x42470068
 8003aa0:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003aa4:	4b41      	ldr	r3, [pc, #260]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003aac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ab0:	d0e8      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0304 	and.w	r3, r3, #4
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d02b      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d127      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003ada:	4b34      	ldr	r3, [pc, #208]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae0:	0c1b      	lsrs	r3, r3, #16
 8003ae2:	f003 0303 	and.w	r3, r3, #3
 8003ae6:	3301      	adds	r3, #1
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	699a      	ldr	r2, [r3, #24]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	69db      	ldr	r3, [r3, #28]
 8003af4:	019b      	lsls	r3, r3, #6
 8003af6:	431a      	orrs	r2, r3
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	085b      	lsrs	r3, r3, #1
 8003afc:	3b01      	subs	r3, #1
 8003afe:	041b      	lsls	r3, r3, #16
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	061b      	lsls	r3, r3, #24
 8003b08:	4928      	ldr	r1, [pc, #160]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003b10:	4b26      	ldr	r3, [pc, #152]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b16:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	021b      	lsls	r3, r3, #8
 8003b22:	4922      	ldr	r1, [pc, #136]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d01d      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b3e:	d118      	bne.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b40:	4b1a      	ldr	r3, [pc, #104]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b46:	0e1b      	lsrs	r3, r3, #24
 8003b48:	f003 030f 	and.w	r3, r3, #15
 8003b4c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699a      	ldr	r2, [r3, #24]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	69db      	ldr	r3, [r3, #28]
 8003b56:	019b      	lsls	r3, r3, #6
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	085b      	lsrs	r3, r3, #1
 8003b60:	3b01      	subs	r3, #1
 8003b62:	041b      	lsls	r3, r3, #16
 8003b64:	431a      	orrs	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	061b      	lsls	r3, r3, #24
 8003b6a:	4910      	ldr	r1, [pc, #64]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003b72:	4b0f      	ldr	r3, [pc, #60]	@ (8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003b74:	2201      	movs	r2, #1
 8003b76:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b78:	f7fd fad8 	bl	800112c <HAL_GetTick>
 8003b7c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b7e:	e008      	b.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b80:	f7fd fad4 	bl	800112c <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e007      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003b92:	4b06      	ldr	r3, [pc, #24]	@ (8003bac <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b9e:	d1ef      	bne.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3730      	adds	r7, #48	@ 0x30
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	42470070 	.word	0x42470070

08003bb4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b089      	sub	sp, #36	@ 0x24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	2b07      	cmp	r3, #7
 8003bda:	f200 8224 	bhi.w	8004026 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003bde:	a201      	add	r2, pc, #4	@ (adr r2, 8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8003be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be4:	08003de7 	.word	0x08003de7
 8003be8:	08003f11 	.word	0x08003f11
 8003bec:	08004027 	.word	0x08004027
 8003bf0:	08003c05 	.word	0x08003c05
 8003bf4:	08004027 	.word	0x08004027
 8003bf8:	08004027 	.word	0x08004027
 8003bfc:	08004027 	.word	0x08004027
 8003c00:	08003c05 	.word	0x08003c05
  {
    case RCC_PERIPHCLK_SAI1:
    case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8003c04:	4ba8      	ldr	r3, [pc, #672]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003c06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c0a:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 8003c12:	613b      	str	r3, [r7, #16]
      switch (saiclocksource)
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c1a:	f000 80d6 	beq.w	8003dca <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003c24:	f200 80dd 	bhi.w	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c2e:	f000 809f 	beq.w	8003d70 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c38:	f200 80d3 	bhi.w	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c42:	d05b      	beq.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c4a:	f200 80ca 	bhi.w	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c54:	f000 80b6 	beq.w	8003dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c5e:	f200 80c0 	bhi.w	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c68:	f000 8082 	beq.w	8003d70 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c72:	f200 80b6 	bhi.w	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d004      	beq.n	8003c86 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c82:	d03b      	beq.n	8003cfc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
        default :
        {
          break;
 8003c84:	e0ad      	b.n	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003c86:	4b88      	ldr	r3, [pc, #544]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d109      	bne.n	8003ca6 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8003c92:	4b85      	ldr	r3, [pc, #532]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c9c:	4a83      	ldr	r2, [pc, #524]	@ (8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca2:	61bb      	str	r3, [r7, #24]
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8003ca6:	4b80      	ldr	r3, [pc, #512]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cb0:	4a7f      	ldr	r2, [pc, #508]	@ (8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb6:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8003cb8:	4b7b      	ldr	r3, [pc, #492]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cbe:	0e1b      	lsrs	r3, r3, #24
 8003cc0:	f003 030f 	and.w	r3, r3, #15
 8003cc4:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
 8003cc6:	4b78      	ldr	r3, [pc, #480]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ccc:	099b      	lsrs	r3, r3, #6
 8003cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cd2:	69ba      	ldr	r2, [r7, #24]
 8003cd4:	fb03 f202 	mul.w	r2, r3, r2
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cde:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8003ce0:	4b71      	ldr	r3, [pc, #452]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003ce2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ce6:	0a1b      	lsrs	r3, r3, #8
 8003ce8:	f003 031f 	and.w	r3, r3, #31
 8003cec:	3301      	adds	r3, #1
 8003cee:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8003cf0:	69fa      	ldr	r2, [r7, #28]
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf8:	61fb      	str	r3, [r7, #28]
          break;
 8003cfa:	e073      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003cfc:	4b6a      	ldr	r3, [pc, #424]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d109      	bne.n	8003d1c <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003d08:	4b67      	ldr	r3, [pc, #412]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d12:	4a66      	ldr	r2, [pc, #408]	@ (8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d18:	61bb      	str	r3, [r7, #24]
 8003d1a:	e008      	b.n	8003d2e <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8003d1c:	4b62      	ldr	r3, [pc, #392]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d26:	4a62      	ldr	r2, [pc, #392]	@ (8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d2c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8003d2e:	4b5e      	ldr	r3, [pc, #376]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d34:	0e1b      	lsrs	r3, r3, #24
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
 8003d3c:	4b5a      	ldr	r3, [pc, #360]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d42:	099b      	lsrs	r3, r3, #6
 8003d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	fb03 f202 	mul.w	r2, r3, r2
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d54:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8003d56:	4b54      	ldr	r3, [pc, #336]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d5c:	f003 031f 	and.w	r3, r3, #31
 8003d60:	3301      	adds	r3, #1
 8003d62:	617b      	str	r3, [r7, #20]
          frequency = frequency / (tmpreg1);
 8003d64:	69fa      	ldr	r2, [r7, #28]
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6c:	61fb      	str	r3, [r7, #28]
          break;
 8003d6e:	e039      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003d70:	4b4d      	ldr	r3, [pc, #308]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d108      	bne.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003d7c:	4b4a      	ldr	r3, [pc, #296]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d84:	4a49      	ldr	r2, [pc, #292]	@ (8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d8a:	61bb      	str	r3, [r7, #24]
 8003d8c:	e007      	b.n	8003d9e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8003d8e:	4b46      	ldr	r3, [pc, #280]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d96:	4a46      	ldr	r2, [pc, #280]	@ (8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8003d9e:	4b42      	ldr	r3, [pc, #264]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	0f1b      	lsrs	r3, r3, #28
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
 8003daa:	4b3f      	ldr	r3, [pc, #252]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	099b      	lsrs	r3, r3, #6
 8003db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003db4:	69ba      	ldr	r2, [r7, #24]
 8003db6:	fb03 f202 	mul.w	r2, r3, r2
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc0:	61fb      	str	r3, [r7, #28]
          break;
 8003dc2:	e00f      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8003dc4:	4b3b      	ldr	r3, [pc, #236]	@ (8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003dc6:	61fb      	str	r3, [r7, #28]
          break;
 8003dc8:	e00c      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003dca:	4b37      	ldr	r3, [pc, #220]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d102      	bne.n	8003ddc <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8003dd6:	4b35      	ldr	r3, [pc, #212]	@ (8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003dd8:	61fb      	str	r3, [r7, #28]
          break;
 8003dda:	e003      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8003ddc:	4b34      	ldr	r3, [pc, #208]	@ (8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003dde:	61fb      	str	r3, [r7, #28]
          break;
 8003de0:	e000      	b.n	8003de4 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8003de2:	bf00      	nop
        }
      }
      break;
 8003de4:	e120      	b.n	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8003de6:	4b30      	ldr	r3, [pc, #192]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003de8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003dec:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8003df0:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8003df8:	d079      	beq.n	8003eee <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8003e00:	f200 8082 	bhi.w	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e0a:	d03c      	beq.n	8003e86 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e12:	d879      	bhi.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d006      	beq.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e20:	d172      	bne.n	8003f08 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003e22:	4b24      	ldr	r3, [pc, #144]	@ (8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003e24:	61fb      	str	r3, [r7, #28]
          break;
 8003e26:	e072      	b.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003e28:	4b1f      	ldr	r3, [pc, #124]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e34:	d109      	bne.n	8003e4a <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003e36:	4b1c      	ldr	r3, [pc, #112]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e40:	4a1b      	ldr	r2, [pc, #108]	@ (8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e46:	61bb      	str	r3, [r7, #24]
 8003e48:	e008      	b.n	8003e5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003e4a:	4b17      	ldr	r3, [pc, #92]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e54:	4a15      	ldr	r2, [pc, #84]	@ (8003eac <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5a:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003e5c:	4b12      	ldr	r3, [pc, #72]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e62:	099b      	lsrs	r3, r3, #6
 8003e64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	fb02 f303 	mul.w	r3, r2, r3
 8003e6e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003e70:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e76:	0f1b      	lsrs	r3, r3, #28
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e82:	61fb      	str	r3, [r7, #28]
          break;
 8003e84:	e043      	b.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003e86:	4b08      	ldr	r3, [pc, #32]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e92:	d111      	bne.n	8003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003e94:	4b04      	ldr	r3, [pc, #16]	@ (8003ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e9c:	4a04      	ldr	r2, [pc, #16]	@ (8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea2:	61bb      	str	r3, [r7, #24]
 8003ea4:	e010      	b.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	00f42400 	.word	0x00f42400
 8003eb0:	007a1200 	.word	0x007a1200
 8003eb4:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003eb8:	4b5f      	ldr	r3, [pc, #380]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ec0:	4a5e      	ldr	r2, [pc, #376]	@ (800403c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec6:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8003ec8:	4b5b      	ldr	r3, [pc, #364]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	099b      	lsrs	r3, r3, #6
 8003ece:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ed2:	69bb      	ldr	r3, [r7, #24]
 8003ed4:	fb02 f303 	mul.w	r3, r2, r3
 8003ed8:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8003eda:	4b57      	ldr	r3, [pc, #348]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	0f1b      	lsrs	r3, r3, #28
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eea:	61fb      	str	r3, [r7, #28]
          break;
 8003eec:	e00f      	b.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003eee:	4b52      	ldr	r3, [pc, #328]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ef6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003efa:	d102      	bne.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8003efc:	4b50      	ldr	r3, [pc, #320]	@ (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8003efe:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8003f00:	e005      	b.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8003f02:	4b4e      	ldr	r3, [pc, #312]	@ (800403c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003f04:	61fb      	str	r3, [r7, #28]
          break;
 8003f06:	e002      	b.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	61fb      	str	r3, [r7, #28]
          break;
 8003f0c:	bf00      	nop
        }
      }
      break;
 8003f0e:	e08b      	b.n	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8003f10:	4b49      	ldr	r3, [pc, #292]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003f12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f16:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8003f1a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003f22:	d06f      	beq.n	8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8003f2a:	d878      	bhi.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f32:	d03c      	beq.n	8003fae <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f3a:	d870      	bhi.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d006      	beq.n	8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f48:	d169      	bne.n	800401e <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003f4a:	4b3e      	ldr	r3, [pc, #248]	@ (8004044 <HAL_RCCEx_GetPeriphCLKFreq+0x490>)
 8003f4c:	61fb      	str	r3, [r7, #28]
          break;
 8003f4e:	e069      	b.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003f50:	4b39      	ldr	r3, [pc, #228]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f5c:	d109      	bne.n	8003f72 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003f5e:	4b36      	ldr	r3, [pc, #216]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f68:	4a35      	ldr	r2, [pc, #212]	@ (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8003f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6e:	61bb      	str	r3, [r7, #24]
 8003f70:	e008      	b.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003f72:	4b31      	ldr	r3, [pc, #196]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f7c:	4a2f      	ldr	r2, [pc, #188]	@ (800403c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f82:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003f84:	4b2c      	ldr	r3, [pc, #176]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003f86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f8a:	099b      	lsrs	r3, r3, #6
 8003f8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	fb02 f303 	mul.w	r3, r2, r3
 8003f96:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003f98:	4b27      	ldr	r3, [pc, #156]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003f9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f9e:	0f1b      	lsrs	r3, r3, #28
 8003fa0:	f003 0307 	and.w	r3, r3, #7
 8003fa4:	68ba      	ldr	r2, [r7, #8]
 8003fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003faa:	61fb      	str	r3, [r7, #28]
          break;
 8003fac:	e03a      	b.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
        case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003fae:	4b22      	ldr	r3, [pc, #136]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fba:	d108      	bne.n	8003fce <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fc4:	4a1e      	ldr	r2, [pc, #120]	@ (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8003fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fca:	61bb      	str	r3, [r7, #24]
 8003fcc:	e007      	b.n	8003fde <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003fce:	4b1a      	ldr	r3, [pc, #104]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fd6:	4a19      	ldr	r2, [pc, #100]	@ (800403c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fdc:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8003fde:	4b16      	ldr	r3, [pc, #88]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	099b      	lsrs	r3, r3, #6
 8003fe4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	fb02 f303 	mul.w	r3, r2, r3
 8003fee:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8003ff0:	4b11      	ldr	r3, [pc, #68]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	0f1b      	lsrs	r3, r3, #28
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004000:	61fb      	str	r3, [r7, #28]
          break;
 8004002:	e00f      	b.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004004:	4b0c      	ldr	r3, [pc, #48]	@ (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800400c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004010:	d102      	bne.n	8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8004012:	4b0b      	ldr	r3, [pc, #44]	@ (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004014:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004016:	e005      	b.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8004018:	4b08      	ldr	r3, [pc, #32]	@ (800403c <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800401a:	61fb      	str	r3, [r7, #28]
          break;
 800401c:	e002      	b.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
          break;
 8004022:	bf00      	nop
        }
      }
      break;
 8004024:	e000      	b.n	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
    }
    default:
    {
      break;
 8004026:	bf00      	nop
    }
  }
  return frequency;
 8004028:	69fb      	ldr	r3, [r7, #28]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3724      	adds	r7, #36	@ 0x24
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40023800 	.word	0x40023800
 800403c:	00f42400 	.word	0x00f42400
 8004040:	007a1200 	.word	0x007a1200
 8004044:	00bb8000 	.word	0x00bb8000

08004048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800404c:	b0ae      	sub	sp, #184	@ 0xb8
 800404e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004050:	2300      	movs	r3, #0
 8004052:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004056:	2300      	movs	r3, #0
 8004058:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800405c:	2300      	movs	r3, #0
 800405e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004062:	2300      	movs	r3, #0
 8004064:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004068:	2300      	movs	r3, #0
 800406a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800406e:	4bcb      	ldr	r3, [pc, #812]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f003 030c 	and.w	r3, r3, #12
 8004076:	2b0c      	cmp	r3, #12
 8004078:	f200 8206 	bhi.w	8004488 <HAL_RCC_GetSysClockFreq+0x440>
 800407c:	a201      	add	r2, pc, #4	@ (adr r2, 8004084 <HAL_RCC_GetSysClockFreq+0x3c>)
 800407e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004082:	bf00      	nop
 8004084:	080040b9 	.word	0x080040b9
 8004088:	08004489 	.word	0x08004489
 800408c:	08004489 	.word	0x08004489
 8004090:	08004489 	.word	0x08004489
 8004094:	080040c1 	.word	0x080040c1
 8004098:	08004489 	.word	0x08004489
 800409c:	08004489 	.word	0x08004489
 80040a0:	08004489 	.word	0x08004489
 80040a4:	080040c9 	.word	0x080040c9
 80040a8:	08004489 	.word	0x08004489
 80040ac:	08004489 	.word	0x08004489
 80040b0:	08004489 	.word	0x08004489
 80040b4:	080042b9 	.word	0x080042b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040b8:	4bb9      	ldr	r3, [pc, #740]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80040ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040be:	e1e7      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040c0:	4bb8      	ldr	r3, [pc, #736]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80040c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80040c6:	e1e3      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040c8:	4bb4      	ldr	r3, [pc, #720]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040d4:	4bb1      	ldr	r3, [pc, #708]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d071      	beq.n	80041c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040e0:	4bae      	ldr	r3, [pc, #696]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	099b      	lsrs	r3, r3, #6
 80040e6:	2200      	movs	r2, #0
 80040e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040ec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80040f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80040f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040fc:	2300      	movs	r3, #0
 80040fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004102:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004106:	4622      	mov	r2, r4
 8004108:	462b      	mov	r3, r5
 800410a:	f04f 0000 	mov.w	r0, #0
 800410e:	f04f 0100 	mov.w	r1, #0
 8004112:	0159      	lsls	r1, r3, #5
 8004114:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004118:	0150      	lsls	r0, r2, #5
 800411a:	4602      	mov	r2, r0
 800411c:	460b      	mov	r3, r1
 800411e:	4621      	mov	r1, r4
 8004120:	1a51      	subs	r1, r2, r1
 8004122:	6439      	str	r1, [r7, #64]	@ 0x40
 8004124:	4629      	mov	r1, r5
 8004126:	eb63 0301 	sbc.w	r3, r3, r1
 800412a:	647b      	str	r3, [r7, #68]	@ 0x44
 800412c:	f04f 0200 	mov.w	r2, #0
 8004130:	f04f 0300 	mov.w	r3, #0
 8004134:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004138:	4649      	mov	r1, r9
 800413a:	018b      	lsls	r3, r1, #6
 800413c:	4641      	mov	r1, r8
 800413e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004142:	4641      	mov	r1, r8
 8004144:	018a      	lsls	r2, r1, #6
 8004146:	4641      	mov	r1, r8
 8004148:	1a51      	subs	r1, r2, r1
 800414a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800414c:	4649      	mov	r1, r9
 800414e:	eb63 0301 	sbc.w	r3, r3, r1
 8004152:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004154:	f04f 0200 	mov.w	r2, #0
 8004158:	f04f 0300 	mov.w	r3, #0
 800415c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004160:	4649      	mov	r1, r9
 8004162:	00cb      	lsls	r3, r1, #3
 8004164:	4641      	mov	r1, r8
 8004166:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800416a:	4641      	mov	r1, r8
 800416c:	00ca      	lsls	r2, r1, #3
 800416e:	4610      	mov	r0, r2
 8004170:	4619      	mov	r1, r3
 8004172:	4603      	mov	r3, r0
 8004174:	4622      	mov	r2, r4
 8004176:	189b      	adds	r3, r3, r2
 8004178:	633b      	str	r3, [r7, #48]	@ 0x30
 800417a:	462b      	mov	r3, r5
 800417c:	460a      	mov	r2, r1
 800417e:	eb42 0303 	adc.w	r3, r2, r3
 8004182:	637b      	str	r3, [r7, #52]	@ 0x34
 8004184:	f04f 0200 	mov.w	r2, #0
 8004188:	f04f 0300 	mov.w	r3, #0
 800418c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004190:	4629      	mov	r1, r5
 8004192:	024b      	lsls	r3, r1, #9
 8004194:	4621      	mov	r1, r4
 8004196:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800419a:	4621      	mov	r1, r4
 800419c:	024a      	lsls	r2, r1, #9
 800419e:	4610      	mov	r0, r2
 80041a0:	4619      	mov	r1, r3
 80041a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041a6:	2200      	movs	r2, #0
 80041a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80041ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80041b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80041b4:	f7fc f826 	bl	8000204 <__aeabi_uldivmod>
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4613      	mov	r3, r2
 80041be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041c2:	e067      	b.n	8004294 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041c4:	4b75      	ldr	r3, [pc, #468]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	099b      	lsrs	r3, r3, #6
 80041ca:	2200      	movs	r2, #0
 80041cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80041d0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80041d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80041de:	2300      	movs	r3, #0
 80041e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80041e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80041e6:	4622      	mov	r2, r4
 80041e8:	462b      	mov	r3, r5
 80041ea:	f04f 0000 	mov.w	r0, #0
 80041ee:	f04f 0100 	mov.w	r1, #0
 80041f2:	0159      	lsls	r1, r3, #5
 80041f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041f8:	0150      	lsls	r0, r2, #5
 80041fa:	4602      	mov	r2, r0
 80041fc:	460b      	mov	r3, r1
 80041fe:	4621      	mov	r1, r4
 8004200:	1a51      	subs	r1, r2, r1
 8004202:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004204:	4629      	mov	r1, r5
 8004206:	eb63 0301 	sbc.w	r3, r3, r1
 800420a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800420c:	f04f 0200 	mov.w	r2, #0
 8004210:	f04f 0300 	mov.w	r3, #0
 8004214:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004218:	4649      	mov	r1, r9
 800421a:	018b      	lsls	r3, r1, #6
 800421c:	4641      	mov	r1, r8
 800421e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004222:	4641      	mov	r1, r8
 8004224:	018a      	lsls	r2, r1, #6
 8004226:	4641      	mov	r1, r8
 8004228:	ebb2 0a01 	subs.w	sl, r2, r1
 800422c:	4649      	mov	r1, r9
 800422e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004232:	f04f 0200 	mov.w	r2, #0
 8004236:	f04f 0300 	mov.w	r3, #0
 800423a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800423e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004242:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004246:	4692      	mov	sl, r2
 8004248:	469b      	mov	fp, r3
 800424a:	4623      	mov	r3, r4
 800424c:	eb1a 0303 	adds.w	r3, sl, r3
 8004250:	623b      	str	r3, [r7, #32]
 8004252:	462b      	mov	r3, r5
 8004254:	eb4b 0303 	adc.w	r3, fp, r3
 8004258:	627b      	str	r3, [r7, #36]	@ 0x24
 800425a:	f04f 0200 	mov.w	r2, #0
 800425e:	f04f 0300 	mov.w	r3, #0
 8004262:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004266:	4629      	mov	r1, r5
 8004268:	028b      	lsls	r3, r1, #10
 800426a:	4621      	mov	r1, r4
 800426c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004270:	4621      	mov	r1, r4
 8004272:	028a      	lsls	r2, r1, #10
 8004274:	4610      	mov	r0, r2
 8004276:	4619      	mov	r1, r3
 8004278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800427c:	2200      	movs	r2, #0
 800427e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004280:	677a      	str	r2, [r7, #116]	@ 0x74
 8004282:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004286:	f7fb ffbd 	bl	8000204 <__aeabi_uldivmod>
 800428a:	4602      	mov	r2, r0
 800428c:	460b      	mov	r3, r1
 800428e:	4613      	mov	r3, r2
 8004290:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004294:	4b41      	ldr	r3, [pc, #260]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	0c1b      	lsrs	r3, r3, #16
 800429a:	f003 0303 	and.w	r3, r3, #3
 800429e:	3301      	adds	r3, #1
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80042a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80042aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80042b6:	e0eb      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042b8:	4b38      	ldr	r3, [pc, #224]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042c4:	4b35      	ldr	r3, [pc, #212]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d06b      	beq.n	80043a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042d0:	4b32      	ldr	r3, [pc, #200]	@ (800439c <HAL_RCC_GetSysClockFreq+0x354>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	099b      	lsrs	r3, r3, #6
 80042d6:	2200      	movs	r2, #0
 80042d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80042dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80042e4:	2300      	movs	r3, #0
 80042e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80042e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80042ec:	4622      	mov	r2, r4
 80042ee:	462b      	mov	r3, r5
 80042f0:	f04f 0000 	mov.w	r0, #0
 80042f4:	f04f 0100 	mov.w	r1, #0
 80042f8:	0159      	lsls	r1, r3, #5
 80042fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042fe:	0150      	lsls	r0, r2, #5
 8004300:	4602      	mov	r2, r0
 8004302:	460b      	mov	r3, r1
 8004304:	4621      	mov	r1, r4
 8004306:	1a51      	subs	r1, r2, r1
 8004308:	61b9      	str	r1, [r7, #24]
 800430a:	4629      	mov	r1, r5
 800430c:	eb63 0301 	sbc.w	r3, r3, r1
 8004310:	61fb      	str	r3, [r7, #28]
 8004312:	f04f 0200 	mov.w	r2, #0
 8004316:	f04f 0300 	mov.w	r3, #0
 800431a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800431e:	4659      	mov	r1, fp
 8004320:	018b      	lsls	r3, r1, #6
 8004322:	4651      	mov	r1, sl
 8004324:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004328:	4651      	mov	r1, sl
 800432a:	018a      	lsls	r2, r1, #6
 800432c:	4651      	mov	r1, sl
 800432e:	ebb2 0801 	subs.w	r8, r2, r1
 8004332:	4659      	mov	r1, fp
 8004334:	eb63 0901 	sbc.w	r9, r3, r1
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	f04f 0300 	mov.w	r3, #0
 8004340:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004344:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004348:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800434c:	4690      	mov	r8, r2
 800434e:	4699      	mov	r9, r3
 8004350:	4623      	mov	r3, r4
 8004352:	eb18 0303 	adds.w	r3, r8, r3
 8004356:	613b      	str	r3, [r7, #16]
 8004358:	462b      	mov	r3, r5
 800435a:	eb49 0303 	adc.w	r3, r9, r3
 800435e:	617b      	str	r3, [r7, #20]
 8004360:	f04f 0200 	mov.w	r2, #0
 8004364:	f04f 0300 	mov.w	r3, #0
 8004368:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800436c:	4629      	mov	r1, r5
 800436e:	024b      	lsls	r3, r1, #9
 8004370:	4621      	mov	r1, r4
 8004372:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004376:	4621      	mov	r1, r4
 8004378:	024a      	lsls	r2, r1, #9
 800437a:	4610      	mov	r0, r2
 800437c:	4619      	mov	r1, r3
 800437e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004382:	2200      	movs	r2, #0
 8004384:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004386:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004388:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800438c:	f7fb ff3a 	bl	8000204 <__aeabi_uldivmod>
 8004390:	4602      	mov	r2, r0
 8004392:	460b      	mov	r3, r1
 8004394:	4613      	mov	r3, r2
 8004396:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800439a:	e065      	b.n	8004468 <HAL_RCC_GetSysClockFreq+0x420>
 800439c:	40023800 	.word	0x40023800
 80043a0:	00f42400 	.word	0x00f42400
 80043a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043a8:	4b3d      	ldr	r3, [pc, #244]	@ (80044a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	099b      	lsrs	r3, r3, #6
 80043ae:	2200      	movs	r2, #0
 80043b0:	4618      	mov	r0, r3
 80043b2:	4611      	mov	r1, r2
 80043b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80043ba:	2300      	movs	r3, #0
 80043bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80043be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80043c2:	4642      	mov	r2, r8
 80043c4:	464b      	mov	r3, r9
 80043c6:	f04f 0000 	mov.w	r0, #0
 80043ca:	f04f 0100 	mov.w	r1, #0
 80043ce:	0159      	lsls	r1, r3, #5
 80043d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043d4:	0150      	lsls	r0, r2, #5
 80043d6:	4602      	mov	r2, r0
 80043d8:	460b      	mov	r3, r1
 80043da:	4641      	mov	r1, r8
 80043dc:	1a51      	subs	r1, r2, r1
 80043de:	60b9      	str	r1, [r7, #8]
 80043e0:	4649      	mov	r1, r9
 80043e2:	eb63 0301 	sbc.w	r3, r3, r1
 80043e6:	60fb      	str	r3, [r7, #12]
 80043e8:	f04f 0200 	mov.w	r2, #0
 80043ec:	f04f 0300 	mov.w	r3, #0
 80043f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80043f4:	4659      	mov	r1, fp
 80043f6:	018b      	lsls	r3, r1, #6
 80043f8:	4651      	mov	r1, sl
 80043fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043fe:	4651      	mov	r1, sl
 8004400:	018a      	lsls	r2, r1, #6
 8004402:	4651      	mov	r1, sl
 8004404:	1a54      	subs	r4, r2, r1
 8004406:	4659      	mov	r1, fp
 8004408:	eb63 0501 	sbc.w	r5, r3, r1
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	f04f 0300 	mov.w	r3, #0
 8004414:	00eb      	lsls	r3, r5, #3
 8004416:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800441a:	00e2      	lsls	r2, r4, #3
 800441c:	4614      	mov	r4, r2
 800441e:	461d      	mov	r5, r3
 8004420:	4643      	mov	r3, r8
 8004422:	18e3      	adds	r3, r4, r3
 8004424:	603b      	str	r3, [r7, #0]
 8004426:	464b      	mov	r3, r9
 8004428:	eb45 0303 	adc.w	r3, r5, r3
 800442c:	607b      	str	r3, [r7, #4]
 800442e:	f04f 0200 	mov.w	r2, #0
 8004432:	f04f 0300 	mov.w	r3, #0
 8004436:	e9d7 4500 	ldrd	r4, r5, [r7]
 800443a:	4629      	mov	r1, r5
 800443c:	028b      	lsls	r3, r1, #10
 800443e:	4621      	mov	r1, r4
 8004440:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004444:	4621      	mov	r1, r4
 8004446:	028a      	lsls	r2, r1, #10
 8004448:	4610      	mov	r0, r2
 800444a:	4619      	mov	r1, r3
 800444c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004450:	2200      	movs	r2, #0
 8004452:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004454:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004456:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800445a:	f7fb fed3 	bl	8000204 <__aeabi_uldivmod>
 800445e:	4602      	mov	r2, r0
 8004460:	460b      	mov	r3, r1
 8004462:	4613      	mov	r3, r2
 8004464:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004468:	4b0d      	ldr	r3, [pc, #52]	@ (80044a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	0f1b      	lsrs	r3, r3, #28
 800446e:	f003 0307 	and.w	r3, r3, #7
 8004472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004476:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800447a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800447e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004482:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004486:	e003      	b.n	8004490 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004488:	4b06      	ldr	r3, [pc, #24]	@ (80044a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800448a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800448e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004490:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004494:	4618      	mov	r0, r3
 8004496:	37b8      	adds	r7, #184	@ 0xb8
 8004498:	46bd      	mov	sp, r7
 800449a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800449e:	bf00      	nop
 80044a0:	40023800 	.word	0x40023800
 80044a4:	00f42400 	.word	0x00f42400

080044a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e28d      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8083 	beq.w	80045ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80044c8:	4b94      	ldr	r3, [pc, #592]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f003 030c 	and.w	r3, r3, #12
 80044d0:	2b04      	cmp	r3, #4
 80044d2:	d019      	beq.n	8004508 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044d4:	4b91      	ldr	r3, [pc, #580]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 030c 	and.w	r3, r3, #12
        || \
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d106      	bne.n	80044ee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044e0:	4b8e      	ldr	r3, [pc, #568]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044ec:	d00c      	beq.n	8004508 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ee:	4b8b      	ldr	r3, [pc, #556]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80044f6:	2b0c      	cmp	r3, #12
 80044f8:	d112      	bne.n	8004520 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044fa:	4b88      	ldr	r3, [pc, #544]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004502:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004506:	d10b      	bne.n	8004520 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004508:	4b84      	ldr	r3, [pc, #528]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d05b      	beq.n	80045cc <HAL_RCC_OscConfig+0x124>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d157      	bne.n	80045cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e25a      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004528:	d106      	bne.n	8004538 <HAL_RCC_OscConfig+0x90>
 800452a:	4b7c      	ldr	r3, [pc, #496]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a7b      	ldr	r2, [pc, #492]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004534:	6013      	str	r3, [r2, #0]
 8004536:	e01d      	b.n	8004574 <HAL_RCC_OscConfig+0xcc>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004540:	d10c      	bne.n	800455c <HAL_RCC_OscConfig+0xb4>
 8004542:	4b76      	ldr	r3, [pc, #472]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a75      	ldr	r2, [pc, #468]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004548:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800454c:	6013      	str	r3, [r2, #0]
 800454e:	4b73      	ldr	r3, [pc, #460]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a72      	ldr	r2, [pc, #456]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	e00b      	b.n	8004574 <HAL_RCC_OscConfig+0xcc>
 800455c:	4b6f      	ldr	r3, [pc, #444]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a6e      	ldr	r2, [pc, #440]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004562:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004566:	6013      	str	r3, [r2, #0]
 8004568:	4b6c      	ldr	r3, [pc, #432]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a6b      	ldr	r2, [pc, #428]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800456e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004572:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d013      	beq.n	80045a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457c:	f7fc fdd6 	bl	800112c <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004584:	f7fc fdd2 	bl	800112c <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b64      	cmp	r3, #100	@ 0x64
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e21f      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004596:	4b61      	ldr	r3, [pc, #388]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d0f0      	beq.n	8004584 <HAL_RCC_OscConfig+0xdc>
 80045a2:	e014      	b.n	80045ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a4:	f7fc fdc2 	bl	800112c <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045ac:	f7fc fdbe 	bl	800112c <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b64      	cmp	r3, #100	@ 0x64
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e20b      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045be:	4b57      	ldr	r3, [pc, #348]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCC_OscConfig+0x104>
 80045ca:	e000      	b.n	80045ce <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d06f      	beq.n	80046ba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045da:	4b50      	ldr	r3, [pc, #320]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 030c 	and.w	r3, r3, #12
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d017      	beq.n	8004616 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045e6:	4b4d      	ldr	r3, [pc, #308]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 030c 	and.w	r3, r3, #12
        || \
 80045ee:	2b08      	cmp	r3, #8
 80045f0:	d105      	bne.n	80045fe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80045f2:	4b4a      	ldr	r3, [pc, #296]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00b      	beq.n	8004616 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045fe:	4b47      	ldr	r3, [pc, #284]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004606:	2b0c      	cmp	r3, #12
 8004608:	d11c      	bne.n	8004644 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800460a:	4b44      	ldr	r3, [pc, #272]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d116      	bne.n	8004644 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004616:	4b41      	ldr	r3, [pc, #260]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d005      	beq.n	800462e <HAL_RCC_OscConfig+0x186>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d001      	beq.n	800462e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e1d3      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462e:	4b3b      	ldr	r3, [pc, #236]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	4937      	ldr	r1, [pc, #220]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800463e:	4313      	orrs	r3, r2
 8004640:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004642:	e03a      	b.n	80046ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d020      	beq.n	800468e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800464c:	4b34      	ldr	r3, [pc, #208]	@ (8004720 <HAL_RCC_OscConfig+0x278>)
 800464e:	2201      	movs	r2, #1
 8004650:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004652:	f7fc fd6b 	bl	800112c <HAL_GetTick>
 8004656:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004658:	e008      	b.n	800466c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800465a:	f7fc fd67 	bl	800112c <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d901      	bls.n	800466c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e1b4      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800466c:	4b2b      	ldr	r3, [pc, #172]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0f0      	beq.n	800465a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004678:	4b28      	ldr	r3, [pc, #160]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	00db      	lsls	r3, r3, #3
 8004686:	4925      	ldr	r1, [pc, #148]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 8004688:	4313      	orrs	r3, r2
 800468a:	600b      	str	r3, [r1, #0]
 800468c:	e015      	b.n	80046ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800468e:	4b24      	ldr	r3, [pc, #144]	@ (8004720 <HAL_RCC_OscConfig+0x278>)
 8004690:	2200      	movs	r2, #0
 8004692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004694:	f7fc fd4a 	bl	800112c <HAL_GetTick>
 8004698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800469a:	e008      	b.n	80046ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800469c:	f7fc fd46 	bl	800112c <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e193      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ae:	4b1b      	ldr	r3, [pc, #108]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1f0      	bne.n	800469c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d036      	beq.n	8004734 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d016      	beq.n	80046fc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046ce:	4b15      	ldr	r3, [pc, #84]	@ (8004724 <HAL_RCC_OscConfig+0x27c>)
 80046d0:	2201      	movs	r2, #1
 80046d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d4:	f7fc fd2a 	bl	800112c <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046dc:	f7fc fd26 	bl	800112c <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e173      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ee:	4b0b      	ldr	r3, [pc, #44]	@ (800471c <HAL_RCC_OscConfig+0x274>)
 80046f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0f0      	beq.n	80046dc <HAL_RCC_OscConfig+0x234>
 80046fa:	e01b      	b.n	8004734 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046fc:	4b09      	ldr	r3, [pc, #36]	@ (8004724 <HAL_RCC_OscConfig+0x27c>)
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004702:	f7fc fd13 	bl	800112c <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004708:	e00e      	b.n	8004728 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800470a:	f7fc fd0f 	bl	800112c <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d907      	bls.n	8004728 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e15c      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
 800471c:	40023800 	.word	0x40023800
 8004720:	42470000 	.word	0x42470000
 8004724:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004728:	4b8a      	ldr	r3, [pc, #552]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 800472a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1ea      	bne.n	800470a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	f000 8097 	beq.w	8004870 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004742:	2300      	movs	r3, #0
 8004744:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004746:	4b83      	ldr	r3, [pc, #524]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 8004748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800474a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d10f      	bne.n	8004772 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004752:	2300      	movs	r3, #0
 8004754:	60bb      	str	r3, [r7, #8]
 8004756:	4b7f      	ldr	r3, [pc, #508]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 8004758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800475a:	4a7e      	ldr	r2, [pc, #504]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 800475c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004760:	6413      	str	r3, [r2, #64]	@ 0x40
 8004762:	4b7c      	ldr	r3, [pc, #496]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 8004764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800476a:	60bb      	str	r3, [r7, #8]
 800476c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800476e:	2301      	movs	r3, #1
 8004770:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004772:	4b79      	ldr	r3, [pc, #484]	@ (8004958 <HAL_RCC_OscConfig+0x4b0>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800477a:	2b00      	cmp	r3, #0
 800477c:	d118      	bne.n	80047b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800477e:	4b76      	ldr	r3, [pc, #472]	@ (8004958 <HAL_RCC_OscConfig+0x4b0>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a75      	ldr	r2, [pc, #468]	@ (8004958 <HAL_RCC_OscConfig+0x4b0>)
 8004784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004788:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800478a:	f7fc fccf 	bl	800112c <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004790:	e008      	b.n	80047a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004792:	f7fc fccb 	bl	800112c <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e118      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a4:	4b6c      	ldr	r3, [pc, #432]	@ (8004958 <HAL_RCC_OscConfig+0x4b0>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0f0      	beq.n	8004792 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d106      	bne.n	80047c6 <HAL_RCC_OscConfig+0x31e>
 80047b8:	4b66      	ldr	r3, [pc, #408]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047bc:	4a65      	ldr	r2, [pc, #404]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047be:	f043 0301 	orr.w	r3, r3, #1
 80047c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047c4:	e01c      	b.n	8004800 <HAL_RCC_OscConfig+0x358>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	2b05      	cmp	r3, #5
 80047cc:	d10c      	bne.n	80047e8 <HAL_RCC_OscConfig+0x340>
 80047ce:	4b61      	ldr	r3, [pc, #388]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047d2:	4a60      	ldr	r2, [pc, #384]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047d4:	f043 0304 	orr.w	r3, r3, #4
 80047d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80047da:	4b5e      	ldr	r3, [pc, #376]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047de:	4a5d      	ldr	r2, [pc, #372]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047e0:	f043 0301 	orr.w	r3, r3, #1
 80047e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80047e6:	e00b      	b.n	8004800 <HAL_RCC_OscConfig+0x358>
 80047e8:	4b5a      	ldr	r3, [pc, #360]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ec:	4a59      	ldr	r2, [pc, #356]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047ee:	f023 0301 	bic.w	r3, r3, #1
 80047f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80047f4:	4b57      	ldr	r3, [pc, #348]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047f8:	4a56      	ldr	r2, [pc, #344]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80047fa:	f023 0304 	bic.w	r3, r3, #4
 80047fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d015      	beq.n	8004834 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004808:	f7fc fc90 	bl	800112c <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800480e:	e00a      	b.n	8004826 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004810:	f7fc fc8c 	bl	800112c <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800481e:	4293      	cmp	r3, r2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e0d7      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004826:	4b4b      	ldr	r3, [pc, #300]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 8004828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d0ee      	beq.n	8004810 <HAL_RCC_OscConfig+0x368>
 8004832:	e014      	b.n	800485e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004834:	f7fc fc7a 	bl	800112c <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800483a:	e00a      	b.n	8004852 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800483c:	f7fc fc76 	bl	800112c <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800484a:	4293      	cmp	r3, r2
 800484c:	d901      	bls.n	8004852 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	e0c1      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004852:	4b40      	ldr	r3, [pc, #256]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 8004854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1ee      	bne.n	800483c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800485e:	7dfb      	ldrb	r3, [r7, #23]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d105      	bne.n	8004870 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004864:	4b3b      	ldr	r3, [pc, #236]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 8004866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004868:	4a3a      	ldr	r2, [pc, #232]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 800486a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800486e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	2b00      	cmp	r3, #0
 8004876:	f000 80ad 	beq.w	80049d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800487a:	4b36      	ldr	r3, [pc, #216]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 030c 	and.w	r3, r3, #12
 8004882:	2b08      	cmp	r3, #8
 8004884:	d060      	beq.n	8004948 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	2b02      	cmp	r3, #2
 800488c:	d145      	bne.n	800491a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800488e:	4b33      	ldr	r3, [pc, #204]	@ (800495c <HAL_RCC_OscConfig+0x4b4>)
 8004890:	2200      	movs	r2, #0
 8004892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004894:	f7fc fc4a 	bl	800112c <HAL_GetTick>
 8004898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800489a:	e008      	b.n	80048ae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800489c:	f7fc fc46 	bl	800112c <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e093      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ae:	4b29      	ldr	r3, [pc, #164]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1f0      	bne.n	800489c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	69da      	ldr	r2, [r3, #28]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	431a      	orrs	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c8:	019b      	lsls	r3, r3, #6
 80048ca:	431a      	orrs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d0:	085b      	lsrs	r3, r3, #1
 80048d2:	3b01      	subs	r3, #1
 80048d4:	041b      	lsls	r3, r3, #16
 80048d6:	431a      	orrs	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048dc:	061b      	lsls	r3, r3, #24
 80048de:	431a      	orrs	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e4:	071b      	lsls	r3, r3, #28
 80048e6:	491b      	ldr	r1, [pc, #108]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048ec:	4b1b      	ldr	r3, [pc, #108]	@ (800495c <HAL_RCC_OscConfig+0x4b4>)
 80048ee:	2201      	movs	r2, #1
 80048f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f2:	f7fc fc1b 	bl	800112c <HAL_GetTick>
 80048f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048f8:	e008      	b.n	800490c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048fa:	f7fc fc17 	bl	800112c <HAL_GetTick>
 80048fe:	4602      	mov	r2, r0
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b02      	cmp	r3, #2
 8004906:	d901      	bls.n	800490c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e064      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800490c:	4b11      	ldr	r3, [pc, #68]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0f0      	beq.n	80048fa <HAL_RCC_OscConfig+0x452>
 8004918:	e05c      	b.n	80049d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800491a:	4b10      	ldr	r3, [pc, #64]	@ (800495c <HAL_RCC_OscConfig+0x4b4>)
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004920:	f7fc fc04 	bl	800112c <HAL_GetTick>
 8004924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004926:	e008      	b.n	800493a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004928:	f7fc fc00 	bl	800112c <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b02      	cmp	r3, #2
 8004934:	d901      	bls.n	800493a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e04d      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800493a:	4b06      	ldr	r3, [pc, #24]	@ (8004954 <HAL_RCC_OscConfig+0x4ac>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1f0      	bne.n	8004928 <HAL_RCC_OscConfig+0x480>
 8004946:	e045      	b.n	80049d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d107      	bne.n	8004960 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e040      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
 8004954:	40023800 	.word	0x40023800
 8004958:	40007000 	.word	0x40007000
 800495c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004960:	4b1f      	ldr	r3, [pc, #124]	@ (80049e0 <HAL_RCC_OscConfig+0x538>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	2b01      	cmp	r3, #1
 800496c:	d030      	beq.n	80049d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004978:	429a      	cmp	r2, r3
 800497a:	d129      	bne.n	80049d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004986:	429a      	cmp	r2, r3
 8004988:	d122      	bne.n	80049d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004990:	4013      	ands	r3, r2
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004996:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004998:	4293      	cmp	r3, r2
 800499a:	d119      	bne.n	80049d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a6:	085b      	lsrs	r3, r3, #1
 80049a8:	3b01      	subs	r3, #1
 80049aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d10f      	bne.n	80049d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049bc:	429a      	cmp	r2, r3
 80049be:	d107      	bne.n	80049d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d001      	beq.n	80049d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e000      	b.n	80049d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	40023800 	.word	0x40023800

080049e4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b086      	sub	sp, #24
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	60fb      	str	r3, [r7, #12]

  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t freq = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	60bb      	str	r3, [r7, #8]

  /* This variable is used to compute CKSTR bits of SAI CR1 according to
     ClockStrobing and AudioMode fields */
  uint32_t ckstr_bits = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	617b      	str	r3, [r7, #20]
  uint32_t syncen_bits = 0U;
 80049f8:	2300      	movs	r3, #0
 80049fa:	613b      	str	r3, [r7, #16]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_SAI_Init+0x22>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e10c      	b.n	8004c20 <HAL_SAI_Init+0x23c>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d106      	bne.n	8004a20 <HAL_SAI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f7fc f990 	bl	8000d40 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 f9d1 	bl	8004dd0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  SAI_BlockSynchroConfig(hsai);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 fa78 	bl	8004f24 <SAI_BlockSynchroConfig>

  /* Configure Master Clock using the following formula :
     MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
     FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
     MCKDIV[3:0] = SAI_CK_x / FS * 512 */
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d030      	beq.n	8004a9e <HAL_SAI_Init+0xba>
  {
    /* Get SAI clock source based on Source clock selection from RCC */
    freq = SAI_GetInputClock(hsai);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 fab5 	bl	8004fac <SAI_GetInputClock>
 8004a42:	60b8      	str	r0, [r7, #8]

    /* (saiclocksource x 10) to keep Significant digits */
    tmpregisterGCR = (((freq * 10U) / ((hsai->Init.AudioFrequency) * 512U)));
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	4613      	mov	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	005b      	lsls	r3, r3, #1
 8004a4e:	461a      	mov	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	025b      	lsls	r3, r3, #9
 8004a56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5a:	60fb      	str	r3, [r7, #12]

    hsai->Init.Mckdiv = tmpregisterGCR / 10U;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4a72      	ldr	r2, [pc, #456]	@ (8004c28 <HAL_SAI_Init+0x244>)
 8004a60:	fba2 2303 	umull	r2, r3, r2, r3
 8004a64:	08da      	lsrs	r2, r3, #3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpregisterGCR % 10U) > 8U)
 8004a6a:	68f9      	ldr	r1, [r7, #12]
 8004a6c:	4b6e      	ldr	r3, [pc, #440]	@ (8004c28 <HAL_SAI_Init+0x244>)
 8004a6e:	fba3 2301 	umull	r2, r3, r3, r1
 8004a72:	08da      	lsrs	r2, r3, #3
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	005b      	lsls	r3, r3, #1
 8004a7c:	1aca      	subs	r2, r1, r3
 8004a7e:	2a08      	cmp	r2, #8
 8004a80:	d904      	bls.n	8004a8c <HAL_SAI_Init+0xa8>
    {
      hsai->Init.Mckdiv += 1U;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a86:	1c5a      	adds	r2, r3, #1
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d104      	bne.n	8004a9e <HAL_SAI_Init+0xba>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a98:	085a      	lsrs	r2, r3, #1
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according to ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d003      	beq.n	8004aae <HAL_SAI_Init+0xca>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d109      	bne.n	8004ac2 <HAL_SAI_Init+0xde>
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d101      	bne.n	8004aba <HAL_SAI_Init+0xd6>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	e001      	b.n	8004abe <HAL_SAI_Init+0xda>
 8004aba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004abe:	617b      	str	r3, [r7, #20]
 8004ac0:	e008      	b.n	8004ad4 <HAL_SAI_Init+0xf0>
  }
  else
  {
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d102      	bne.n	8004ad0 <HAL_SAI_Init+0xec>
 8004aca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ace:	e000      	b.n	8004ad2 <HAL_SAI_Init+0xee>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	617b      	str	r3, [r7, #20]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  switch (hsai->Init.Synchro)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	2b03      	cmp	r3, #3
 8004ada:	d811      	bhi.n	8004b00 <HAL_SAI_Init+0x11c>
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d20b      	bcs.n	8004af8 <HAL_SAI_Init+0x114>
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d002      	beq.n	8004aea <HAL_SAI_Init+0x106>
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d003      	beq.n	8004af0 <HAL_SAI_Init+0x10c>
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
    }
    break;
    default:
      break;
 8004ae8:	e00a      	b.n	8004b00 <HAL_SAI_Init+0x11c>
      syncen_bits = 0U;
 8004aea:	2300      	movs	r3, #0
 8004aec:	613b      	str	r3, [r7, #16]
    break;
 8004aee:	e008      	b.n	8004b02 <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004af0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004af4:	613b      	str	r3, [r7, #16]
    break;
 8004af6:	e004      	b.n	8004b02 <HAL_SAI_Init+0x11e>
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004af8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004afc:	613b      	str	r3, [r7, #16]
    break;
 8004afe:	e000      	b.n	8004b02 <HAL_SAI_Init+0x11e>
      break;
 8004b00:	bf00      	nop
  }

  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	6819      	ldr	r1, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	4b47      	ldr	r3, [pc, #284]	@ (8004c2c <HAL_SAI_Init+0x248>)
 8004b0e:	400b      	ands	r3, r1
 8004b10:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	6819      	ldr	r1, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b20:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004b26:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b2c:	431a      	orrs	r2, r3
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                          ckstr_bits | syncen_bits |                             \
 8004b3a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004b46:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20U));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4c:	051b      	lsls	r3, r3, #20
 8004b4e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6812      	ldr	r2, [r2, #0]
 8004b62:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8004b66:	f023 030f 	bic.w	r3, r3, #15
 8004b6a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6859      	ldr	r1, [r3, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	699a      	ldr	r2, [r3, #24]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b80:	431a      	orrs	r2, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	6899      	ldr	r1, [r3, #8]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	4b26      	ldr	r3, [pc, #152]	@ (8004c30 <HAL_SAI_Init+0x24c>)
 8004b96:	400b      	ands	r3, r1
 8004b98:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6899      	ldr	r1, [r3, #8]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ba4:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset     |
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004baa:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSOffset     |
 8004bb0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                           hsai->FrameInit.FSDefinition |
 8004bb6:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8U));
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8004bc0:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	430a      	orrs	r2, r1
 8004bc8:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= ~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ | \
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68d9      	ldr	r1, [r3, #12]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8004bd8:	400b      	ands	r3, r1
 8004bda:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN);

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68d9      	ldr	r1, [r3, #12]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bea:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bf0:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 8004bf2:	431a      	orrs	r2, r3
                            (hsai->SlotInit.SlotActive << 16U) | ((hsai->SlotInit.SlotNumber - 1U) <<  8U);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	021b      	lsls	r3, r3, #8
 8004bfc:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize  | \
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8004c1e:	2300      	movs	r3, #0
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	cccccccd 	.word	0xcccccccd
 8004c2c:	ff05c010 	.word	0xff05c010
 8004c30:	fff88000 	.word	0xfff88000

08004c34 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	80fb      	strh	r3, [r7, #6]
  if ((pData == NULL) || (Size == 0))
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d002      	beq.n	8004c4e <HAL_SAI_Receive_DMA+0x1a>
 8004c48:	88fb      	ldrh	r3, [r7, #6]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e074      	b.n	8004d3c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d16d      	bne.n	8004d3a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d101      	bne.n	8004c6c <HAL_SAI_Receive_DMA+0x38>
 8004c68:	2302      	movs	r3, #2
 8004c6a:	e067      	b.n	8004d3c <HAL_SAI_Receive_DMA+0x108>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    hsai->pBuffPtr = pData;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	669a      	str	r2, [r3, #104]	@ 0x68
    hsai->XferSize = Size;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	88fa      	ldrh	r2, [r7, #6]
 8004c7e:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
    hsai->XferCount = Size;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	88fa      	ldrh	r2, [r7, #6]
 8004c86:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2222      	movs	r2, #34	@ 0x22
 8004c96:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c9e:	4a29      	ldr	r2, [pc, #164]	@ (8004d44 <HAL_SAI_Receive_DMA+0x110>)
 8004ca0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ca6:	4a28      	ldr	r2, [pc, #160]	@ (8004d48 <HAL_SAI_Receive_DMA+0x114>)
 8004ca8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cae:	4a27      	ldr	r2, [pc, #156]	@ (8004d4c <HAL_SAI_Receive_DMA+0x118>)
 8004cb0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	331c      	adds	r3, #28
 8004cc4:	4619      	mov	r1, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cca:	461a      	mov	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 8004cd2:	f7fc fc37 	bl	8001544 <HAL_DMA_Start_IT>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d005      	beq.n	8004ce8 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
      return  HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e029      	b.n	8004d3c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004ce8:	2100      	movs	r1, #0
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f83a 	bl	8004d64 <SAI_InterruptFlag>
 8004cf0:	4601      	mov	r1, r0
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	691a      	ldr	r2, [r3, #16]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004d0e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d107      	bne.n	8004d2e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004d2c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8004d36:	2300      	movs	r3, #0
 8004d38:	e000      	b.n	8004d3c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8004d3a:	2302      	movs	r3, #2
  }
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3710      	adds	r7, #16
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	08004ea1 	.word	0x08004ea1
 8004d48:	08004e41 	.word	0x08004e41
 8004d4c:	08004ebd 	.word	0x08004ebd

08004d50 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <SAI_InterruptFlag>:
  *               the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d103      	bne.n	8004d80 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f043 0308 	orr.w	r3, r3, #8
 8004d7e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d84:	2b08      	cmp	r3, #8
 8004d86:	d10b      	bne.n	8004da0 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004d8c:	2b03      	cmp	r3, #3
 8004d8e:	d003      	beq.n	8004d98 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d103      	bne.n	8004da0 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f043 0310 	orr.w	r3, r3, #16
 8004d9e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	d003      	beq.n	8004db0 <SAI_InterruptFlag+0x4c>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d104      	bne.n	8004dba <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	e003      	b.n	8004dc2 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f043 0304 	orr.w	r3, r3, #4
 8004dc0:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3714      	adds	r7, #20
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004dd8:	4b17      	ldr	r3, [pc, #92]	@ (8004e38 <SAI_Disable+0x68>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a17      	ldr	r2, [pc, #92]	@ (8004e3c <SAI_Disable+0x6c>)
 8004dde:	fba2 2303 	umull	r2, r3, r2, r3
 8004de2:	0b1b      	lsrs	r3, r3, #12
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004de8:	2300      	movs	r3, #0
 8004dea:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004dfa:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0U)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	1e5a      	subs	r2, r3, #1
 8004e00:	60fa      	str	r2, [r7, #12]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10a      	bne.n	8004e1c <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e0c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      status = HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	72fb      	strb	r3, [r7, #11]
      break;
 8004e1a:	e006      	b.n	8004e2a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1e8      	bne.n	8004dfc <SAI_Disable+0x2c>

  return status;
 8004e2a:	7afb      	ldrb	r3, [r7, #11]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3714      	adds	r7, #20
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr
 8004e38:	20000000 	.word	0x20000000
 8004e3c:	95cbec1b 	.word	0x95cbec1b

08004e40 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e4c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e56:	d01c      	beq.n	8004e92 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004e66:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0U;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004e70:	2100      	movs	r1, #0
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	f7ff ff76 	bl	8004d64 <SAI_InterruptFlag>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	43d9      	mvns	r1, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	691a      	ldr	r2, [r3, #16]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	400a      	ands	r2, r1
 8004e88:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	f7fb fe9c 	bl	8000bd0 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8004e98:	bf00      	nop
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eac:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f7fb fe6e 	bl	8000b90 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8004eb4:	bf00      	nop
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ed0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d004      	beq.n	8004eee <SAI_DMAError+0x32>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d112      	bne.n	8004f14 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8004efc:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f7ff ff66 	bl	8004dd0 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f7ff ff1b 	bl	8004d50 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 8004f1a:	bf00      	nop
 8004f1c:	3710      	adds	r7, #16
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
	...

08004f24 <SAI_BlockSynchroConfig>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *               the configuration information for SAI module.
  * @retval SAI Clock Input
  */
void SAI_BlockSynchroConfig(const SAI_HandleTypeDef *hsai)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b085      	sub	sp, #20
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;

#if defined(STM32F446xx)
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	68db      	ldr	r3, [r3, #12]
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d00c      	beq.n	8004f4e <SAI_BlockSynchroConfig+0x2a>
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d80d      	bhi.n	8004f54 <SAI_BlockSynchroConfig+0x30>
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d002      	beq.n	8004f42 <SAI_BlockSynchroConfig+0x1e>
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d003      	beq.n	8004f48 <SAI_BlockSynchroConfig+0x24>
 8004f40:	e008      	b.n	8004f54 <SAI_BlockSynchroConfig+0x30>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0U;
 8004f42:	2300      	movs	r3, #0
 8004f44:	60fb      	str	r3, [r7, #12]
      break;
 8004f46:	e008      	b.n	8004f5a <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004f48:	2310      	movs	r3, #16
 8004f4a:	60fb      	str	r3, [r7, #12]
      break;
 8004f4c:	e005      	b.n	8004f5a <SAI_BlockSynchroConfig+0x36>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004f4e:	2320      	movs	r3, #32
 8004f50:	60fb      	str	r3, [r7, #12]
      break;
 8004f52:	e002      	b.n	8004f5a <SAI_BlockSynchroConfig+0x36>
    default:
      tmpregisterGCR = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	60fb      	str	r3, [r7, #12]
      break;
 8004f58:	bf00      	nop
  }

  if ((hsai->Init.Synchro) == SAI_SYNCHRONOUS_EXT_SAI2)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	d103      	bne.n	8004f6a <SAI_BlockSynchroConfig+0x46>
  {
    tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f043 0301 	orr.w	r3, r3, #1
 8004f68:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a0b      	ldr	r2, [pc, #44]	@ (8004f9c <SAI_BlockSynchroConfig+0x78>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d004      	beq.n	8004f7e <SAI_BlockSynchroConfig+0x5a>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a09      	ldr	r2, [pc, #36]	@ (8004fa0 <SAI_BlockSynchroConfig+0x7c>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d103      	bne.n	8004f86 <SAI_BlockSynchroConfig+0x62>
  {
    SAI1->GCR = tmpregisterGCR;
 8004f7e:	4a09      	ldr	r2, [pc, #36]	@ (8004fa4 <SAI_BlockSynchroConfig+0x80>)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6013      	str	r3, [r2, #0]
 8004f84:	e003      	b.n	8004f8e <SAI_BlockSynchroConfig+0x6a>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004f86:	4a08      	ldr	r2, [pc, #32]	@ (8004fa8 <SAI_BlockSynchroConfig+0x84>)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6013      	str	r3, [r2, #0]
      tmpregisterGCR = 0U;
      break;
  }
  SAI1->GCR = tmpregisterGCR;
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
}
 8004f8c:	bf00      	nop
 8004f8e:	bf00      	nop
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
 8004f9a:	bf00      	nop
 8004f9c:	40015804 	.word	0x40015804
 8004fa0:	40015824 	.word	0x40015824
 8004fa4:	40015800 	.word	0x40015800
 8004fa8:	40015c00 	.word	0x40015c00

08004fac <SAI_GetInputClock>:
* @param  hsai pointer to a SAI_HandleTypeDef structure that contains
*               the configuration information for SAI module.
* @retval SAI Clock Input
*/
uint32_t SAI_GetInputClock(const SAI_HandleTypeDef *hsai)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the SAI_CK_x (value in Hz) */
  uint32_t saiclocksource = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	60fb      	str	r3, [r7, #12]

#if defined(STM32F446xx)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8004fe8 <SAI_GetInputClock+0x3c>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d004      	beq.n	8004fcc <SAI_GetInputClock+0x20>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a09      	ldr	r2, [pc, #36]	@ (8004fec <SAI_GetInputClock+0x40>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d104      	bne.n	8004fd6 <SAI_GetInputClock+0x2a>
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004fcc:	2004      	movs	r0, #4
 8004fce:	f7fe fdf1 	bl	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	e003      	b.n	8004fde <SAI_GetInputClock+0x32>
  }
  else /* SAI2_Block_A || SAI2_Block_B*/
  {
    saiclocksource = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004fd6:	2008      	movs	r0, #8
 8004fd8:	f7fe fdec 	bl	8003bb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004fdc:	60f8      	str	r0, [r7, #12]
    saiclocksource = EXTERNAL_CLOCK_VALUE;
  }
#endif /* STM32F413xx || STM32F423xx */
#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F413xx || STM32F423xx */
  /* the return result is the value of SAI clock */
  return saiclocksource;
 8004fde:	68fb      	ldr	r3, [r7, #12]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	40015804 	.word	0x40015804
 8004fec:	40015824 	.word	0x40015824

08004ff0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b082      	sub	sp, #8
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e042      	b.n	8005088 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d106      	bne.n	800501c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7fb fe4a 	bl	8000cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2224      	movs	r2, #36	@ 0x24
 8005020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005032:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 f82b 	bl	8005090 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691a      	ldr	r2, [r3, #16]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005048:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695a      	ldr	r2, [r3, #20]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005058:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68da      	ldr	r2, [r3, #12]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005068:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2220      	movs	r2, #32
 8005074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005094:	b0c0      	sub	sp, #256	@ 0x100
 8005096:	af00      	add	r7, sp, #0
 8005098:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800509c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	691b      	ldr	r3, [r3, #16]
 80050a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80050a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ac:	68d9      	ldr	r1, [r3, #12]
 80050ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	ea40 0301 	orr.w	r3, r0, r1
 80050b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050be:	689a      	ldr	r2, [r3, #8]
 80050c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	431a      	orrs	r2, r3
 80050c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	431a      	orrs	r2, r3
 80050d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050d4:	69db      	ldr	r3, [r3, #28]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80050dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80050e8:	f021 010c 	bic.w	r1, r1, #12
 80050ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80050f6:	430b      	orrs	r3, r1
 80050f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	695b      	ldr	r3, [r3, #20]
 8005102:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800510a:	6999      	ldr	r1, [r3, #24]
 800510c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	ea40 0301 	orr.w	r3, r0, r1
 8005116:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	4b8f      	ldr	r3, [pc, #572]	@ (800535c <UART_SetConfig+0x2cc>)
 8005120:	429a      	cmp	r2, r3
 8005122:	d005      	beq.n	8005130 <UART_SetConfig+0xa0>
 8005124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	4b8d      	ldr	r3, [pc, #564]	@ (8005360 <UART_SetConfig+0x2d0>)
 800512c:	429a      	cmp	r2, r3
 800512e:	d104      	bne.n	800513a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005130:	f7fe fa02 	bl	8003538 <HAL_RCC_GetPCLK2Freq>
 8005134:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005138:	e003      	b.n	8005142 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800513a:	f7fe f9e9 	bl	8003510 <HAL_RCC_GetPCLK1Freq>
 800513e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005146:	69db      	ldr	r3, [r3, #28]
 8005148:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800514c:	f040 810c 	bne.w	8005368 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005150:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005154:	2200      	movs	r2, #0
 8005156:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800515a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800515e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005162:	4622      	mov	r2, r4
 8005164:	462b      	mov	r3, r5
 8005166:	1891      	adds	r1, r2, r2
 8005168:	65b9      	str	r1, [r7, #88]	@ 0x58
 800516a:	415b      	adcs	r3, r3
 800516c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800516e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005172:	4621      	mov	r1, r4
 8005174:	eb12 0801 	adds.w	r8, r2, r1
 8005178:	4629      	mov	r1, r5
 800517a:	eb43 0901 	adc.w	r9, r3, r1
 800517e:	f04f 0200 	mov.w	r2, #0
 8005182:	f04f 0300 	mov.w	r3, #0
 8005186:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800518a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800518e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005192:	4690      	mov	r8, r2
 8005194:	4699      	mov	r9, r3
 8005196:	4623      	mov	r3, r4
 8005198:	eb18 0303 	adds.w	r3, r8, r3
 800519c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051a0:	462b      	mov	r3, r5
 80051a2:	eb49 0303 	adc.w	r3, r9, r3
 80051a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80051ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051be:	460b      	mov	r3, r1
 80051c0:	18db      	adds	r3, r3, r3
 80051c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80051c4:	4613      	mov	r3, r2
 80051c6:	eb42 0303 	adc.w	r3, r2, r3
 80051ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80051cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80051d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80051d4:	f7fb f816 	bl	8000204 <__aeabi_uldivmod>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	4b61      	ldr	r3, [pc, #388]	@ (8005364 <UART_SetConfig+0x2d4>)
 80051de:	fba3 2302 	umull	r2, r3, r3, r2
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	011c      	lsls	r4, r3, #4
 80051e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051ea:	2200      	movs	r2, #0
 80051ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80051f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80051f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80051f8:	4642      	mov	r2, r8
 80051fa:	464b      	mov	r3, r9
 80051fc:	1891      	adds	r1, r2, r2
 80051fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005200:	415b      	adcs	r3, r3
 8005202:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005204:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005208:	4641      	mov	r1, r8
 800520a:	eb12 0a01 	adds.w	sl, r2, r1
 800520e:	4649      	mov	r1, r9
 8005210:	eb43 0b01 	adc.w	fp, r3, r1
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	f04f 0300 	mov.w	r3, #0
 800521c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005220:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005224:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005228:	4692      	mov	sl, r2
 800522a:	469b      	mov	fp, r3
 800522c:	4643      	mov	r3, r8
 800522e:	eb1a 0303 	adds.w	r3, sl, r3
 8005232:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005236:	464b      	mov	r3, r9
 8005238:	eb4b 0303 	adc.w	r3, fp, r3
 800523c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800524c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005250:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005254:	460b      	mov	r3, r1
 8005256:	18db      	adds	r3, r3, r3
 8005258:	643b      	str	r3, [r7, #64]	@ 0x40
 800525a:	4613      	mov	r3, r2
 800525c:	eb42 0303 	adc.w	r3, r2, r3
 8005260:	647b      	str	r3, [r7, #68]	@ 0x44
 8005262:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005266:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800526a:	f7fa ffcb 	bl	8000204 <__aeabi_uldivmod>
 800526e:	4602      	mov	r2, r0
 8005270:	460b      	mov	r3, r1
 8005272:	4611      	mov	r1, r2
 8005274:	4b3b      	ldr	r3, [pc, #236]	@ (8005364 <UART_SetConfig+0x2d4>)
 8005276:	fba3 2301 	umull	r2, r3, r3, r1
 800527a:	095b      	lsrs	r3, r3, #5
 800527c:	2264      	movs	r2, #100	@ 0x64
 800527e:	fb02 f303 	mul.w	r3, r2, r3
 8005282:	1acb      	subs	r3, r1, r3
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800528a:	4b36      	ldr	r3, [pc, #216]	@ (8005364 <UART_SetConfig+0x2d4>)
 800528c:	fba3 2302 	umull	r2, r3, r3, r2
 8005290:	095b      	lsrs	r3, r3, #5
 8005292:	005b      	lsls	r3, r3, #1
 8005294:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005298:	441c      	add	r4, r3
 800529a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800529e:	2200      	movs	r2, #0
 80052a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80052a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80052ac:	4642      	mov	r2, r8
 80052ae:	464b      	mov	r3, r9
 80052b0:	1891      	adds	r1, r2, r2
 80052b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80052b4:	415b      	adcs	r3, r3
 80052b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80052bc:	4641      	mov	r1, r8
 80052be:	1851      	adds	r1, r2, r1
 80052c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80052c2:	4649      	mov	r1, r9
 80052c4:	414b      	adcs	r3, r1
 80052c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80052c8:	f04f 0200 	mov.w	r2, #0
 80052cc:	f04f 0300 	mov.w	r3, #0
 80052d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80052d4:	4659      	mov	r1, fp
 80052d6:	00cb      	lsls	r3, r1, #3
 80052d8:	4651      	mov	r1, sl
 80052da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052de:	4651      	mov	r1, sl
 80052e0:	00ca      	lsls	r2, r1, #3
 80052e2:	4610      	mov	r0, r2
 80052e4:	4619      	mov	r1, r3
 80052e6:	4603      	mov	r3, r0
 80052e8:	4642      	mov	r2, r8
 80052ea:	189b      	adds	r3, r3, r2
 80052ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80052f0:	464b      	mov	r3, r9
 80052f2:	460a      	mov	r2, r1
 80052f4:	eb42 0303 	adc.w	r3, r2, r3
 80052f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005308:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800530c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005310:	460b      	mov	r3, r1
 8005312:	18db      	adds	r3, r3, r3
 8005314:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005316:	4613      	mov	r3, r2
 8005318:	eb42 0303 	adc.w	r3, r2, r3
 800531c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800531e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005322:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005326:	f7fa ff6d 	bl	8000204 <__aeabi_uldivmod>
 800532a:	4602      	mov	r2, r0
 800532c:	460b      	mov	r3, r1
 800532e:	4b0d      	ldr	r3, [pc, #52]	@ (8005364 <UART_SetConfig+0x2d4>)
 8005330:	fba3 1302 	umull	r1, r3, r3, r2
 8005334:	095b      	lsrs	r3, r3, #5
 8005336:	2164      	movs	r1, #100	@ 0x64
 8005338:	fb01 f303 	mul.w	r3, r1, r3
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	00db      	lsls	r3, r3, #3
 8005340:	3332      	adds	r3, #50	@ 0x32
 8005342:	4a08      	ldr	r2, [pc, #32]	@ (8005364 <UART_SetConfig+0x2d4>)
 8005344:	fba2 2303 	umull	r2, r3, r2, r3
 8005348:	095b      	lsrs	r3, r3, #5
 800534a:	f003 0207 	and.w	r2, r3, #7
 800534e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4422      	add	r2, r4
 8005356:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005358:	e106      	b.n	8005568 <UART_SetConfig+0x4d8>
 800535a:	bf00      	nop
 800535c:	40011000 	.word	0x40011000
 8005360:	40011400 	.word	0x40011400
 8005364:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005368:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800536c:	2200      	movs	r2, #0
 800536e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005372:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005376:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800537a:	4642      	mov	r2, r8
 800537c:	464b      	mov	r3, r9
 800537e:	1891      	adds	r1, r2, r2
 8005380:	6239      	str	r1, [r7, #32]
 8005382:	415b      	adcs	r3, r3
 8005384:	627b      	str	r3, [r7, #36]	@ 0x24
 8005386:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800538a:	4641      	mov	r1, r8
 800538c:	1854      	adds	r4, r2, r1
 800538e:	4649      	mov	r1, r9
 8005390:	eb43 0501 	adc.w	r5, r3, r1
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	f04f 0300 	mov.w	r3, #0
 800539c:	00eb      	lsls	r3, r5, #3
 800539e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053a2:	00e2      	lsls	r2, r4, #3
 80053a4:	4614      	mov	r4, r2
 80053a6:	461d      	mov	r5, r3
 80053a8:	4643      	mov	r3, r8
 80053aa:	18e3      	adds	r3, r4, r3
 80053ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053b0:	464b      	mov	r3, r9
 80053b2:	eb45 0303 	adc.w	r3, r5, r3
 80053b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80053c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80053ca:	f04f 0200 	mov.w	r2, #0
 80053ce:	f04f 0300 	mov.w	r3, #0
 80053d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80053d6:	4629      	mov	r1, r5
 80053d8:	008b      	lsls	r3, r1, #2
 80053da:	4621      	mov	r1, r4
 80053dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053e0:	4621      	mov	r1, r4
 80053e2:	008a      	lsls	r2, r1, #2
 80053e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80053e8:	f7fa ff0c 	bl	8000204 <__aeabi_uldivmod>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	4b60      	ldr	r3, [pc, #384]	@ (8005574 <UART_SetConfig+0x4e4>)
 80053f2:	fba3 2302 	umull	r2, r3, r3, r2
 80053f6:	095b      	lsrs	r3, r3, #5
 80053f8:	011c      	lsls	r4, r3, #4
 80053fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053fe:	2200      	movs	r2, #0
 8005400:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005404:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005408:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800540c:	4642      	mov	r2, r8
 800540e:	464b      	mov	r3, r9
 8005410:	1891      	adds	r1, r2, r2
 8005412:	61b9      	str	r1, [r7, #24]
 8005414:	415b      	adcs	r3, r3
 8005416:	61fb      	str	r3, [r7, #28]
 8005418:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800541c:	4641      	mov	r1, r8
 800541e:	1851      	adds	r1, r2, r1
 8005420:	6139      	str	r1, [r7, #16]
 8005422:	4649      	mov	r1, r9
 8005424:	414b      	adcs	r3, r1
 8005426:	617b      	str	r3, [r7, #20]
 8005428:	f04f 0200 	mov.w	r2, #0
 800542c:	f04f 0300 	mov.w	r3, #0
 8005430:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005434:	4659      	mov	r1, fp
 8005436:	00cb      	lsls	r3, r1, #3
 8005438:	4651      	mov	r1, sl
 800543a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800543e:	4651      	mov	r1, sl
 8005440:	00ca      	lsls	r2, r1, #3
 8005442:	4610      	mov	r0, r2
 8005444:	4619      	mov	r1, r3
 8005446:	4603      	mov	r3, r0
 8005448:	4642      	mov	r2, r8
 800544a:	189b      	adds	r3, r3, r2
 800544c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005450:	464b      	mov	r3, r9
 8005452:	460a      	mov	r2, r1
 8005454:	eb42 0303 	adc.w	r3, r2, r3
 8005458:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800545c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005466:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005468:	f04f 0200 	mov.w	r2, #0
 800546c:	f04f 0300 	mov.w	r3, #0
 8005470:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005474:	4649      	mov	r1, r9
 8005476:	008b      	lsls	r3, r1, #2
 8005478:	4641      	mov	r1, r8
 800547a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800547e:	4641      	mov	r1, r8
 8005480:	008a      	lsls	r2, r1, #2
 8005482:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005486:	f7fa febd 	bl	8000204 <__aeabi_uldivmod>
 800548a:	4602      	mov	r2, r0
 800548c:	460b      	mov	r3, r1
 800548e:	4611      	mov	r1, r2
 8005490:	4b38      	ldr	r3, [pc, #224]	@ (8005574 <UART_SetConfig+0x4e4>)
 8005492:	fba3 2301 	umull	r2, r3, r3, r1
 8005496:	095b      	lsrs	r3, r3, #5
 8005498:	2264      	movs	r2, #100	@ 0x64
 800549a:	fb02 f303 	mul.w	r3, r2, r3
 800549e:	1acb      	subs	r3, r1, r3
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	3332      	adds	r3, #50	@ 0x32
 80054a4:	4a33      	ldr	r2, [pc, #204]	@ (8005574 <UART_SetConfig+0x4e4>)
 80054a6:	fba2 2303 	umull	r2, r3, r2, r3
 80054aa:	095b      	lsrs	r3, r3, #5
 80054ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054b0:	441c      	add	r4, r3
 80054b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054b6:	2200      	movs	r2, #0
 80054b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80054ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80054bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80054c0:	4642      	mov	r2, r8
 80054c2:	464b      	mov	r3, r9
 80054c4:	1891      	adds	r1, r2, r2
 80054c6:	60b9      	str	r1, [r7, #8]
 80054c8:	415b      	adcs	r3, r3
 80054ca:	60fb      	str	r3, [r7, #12]
 80054cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054d0:	4641      	mov	r1, r8
 80054d2:	1851      	adds	r1, r2, r1
 80054d4:	6039      	str	r1, [r7, #0]
 80054d6:	4649      	mov	r1, r9
 80054d8:	414b      	adcs	r3, r1
 80054da:	607b      	str	r3, [r7, #4]
 80054dc:	f04f 0200 	mov.w	r2, #0
 80054e0:	f04f 0300 	mov.w	r3, #0
 80054e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80054e8:	4659      	mov	r1, fp
 80054ea:	00cb      	lsls	r3, r1, #3
 80054ec:	4651      	mov	r1, sl
 80054ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054f2:	4651      	mov	r1, sl
 80054f4:	00ca      	lsls	r2, r1, #3
 80054f6:	4610      	mov	r0, r2
 80054f8:	4619      	mov	r1, r3
 80054fa:	4603      	mov	r3, r0
 80054fc:	4642      	mov	r2, r8
 80054fe:	189b      	adds	r3, r3, r2
 8005500:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005502:	464b      	mov	r3, r9
 8005504:	460a      	mov	r2, r1
 8005506:	eb42 0303 	adc.w	r3, r2, r3
 800550a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800550c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	663b      	str	r3, [r7, #96]	@ 0x60
 8005516:	667a      	str	r2, [r7, #100]	@ 0x64
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	f04f 0300 	mov.w	r3, #0
 8005520:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005524:	4649      	mov	r1, r9
 8005526:	008b      	lsls	r3, r1, #2
 8005528:	4641      	mov	r1, r8
 800552a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800552e:	4641      	mov	r1, r8
 8005530:	008a      	lsls	r2, r1, #2
 8005532:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005536:	f7fa fe65 	bl	8000204 <__aeabi_uldivmod>
 800553a:	4602      	mov	r2, r0
 800553c:	460b      	mov	r3, r1
 800553e:	4b0d      	ldr	r3, [pc, #52]	@ (8005574 <UART_SetConfig+0x4e4>)
 8005540:	fba3 1302 	umull	r1, r3, r3, r2
 8005544:	095b      	lsrs	r3, r3, #5
 8005546:	2164      	movs	r1, #100	@ 0x64
 8005548:	fb01 f303 	mul.w	r3, r1, r3
 800554c:	1ad3      	subs	r3, r2, r3
 800554e:	011b      	lsls	r3, r3, #4
 8005550:	3332      	adds	r3, #50	@ 0x32
 8005552:	4a08      	ldr	r2, [pc, #32]	@ (8005574 <UART_SetConfig+0x4e4>)
 8005554:	fba2 2303 	umull	r2, r3, r2, r3
 8005558:	095b      	lsrs	r3, r3, #5
 800555a:	f003 020f 	and.w	r2, r3, #15
 800555e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4422      	add	r2, r4
 8005566:	609a      	str	r2, [r3, #8]
}
 8005568:	bf00      	nop
 800556a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800556e:	46bd      	mov	sp, r7
 8005570:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005574:	51eb851f 	.word	0x51eb851f

08005578 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005578:	b084      	sub	sp, #16
 800557a:	b580      	push	{r7, lr}
 800557c:	b084      	sub	sp, #16
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	f107 001c 	add.w	r0, r7, #28
 8005586:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800558a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800558e:	2b01      	cmp	r3, #1
 8005590:	d123      	bne.n	80055da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005596:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80055a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80055ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d105      	bne.n	80055ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f001 fae2 	bl	8006b98 <USB_CoreReset>
 80055d4:	4603      	mov	r3, r0
 80055d6:	73fb      	strb	r3, [r7, #15]
 80055d8:	e01b      	b.n	8005612 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f001 fad6 	bl	8006b98 <USB_CoreReset>
 80055ec:	4603      	mov	r3, r0
 80055ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80055f0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d106      	bne.n	8005606 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	639a      	str	r2, [r3, #56]	@ 0x38
 8005604:	e005      	b.n	8005612 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800560a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005612:	7fbb      	ldrb	r3, [r7, #30]
 8005614:	2b01      	cmp	r3, #1
 8005616:	d10b      	bne.n	8005630 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f043 0206 	orr.w	r2, r3, #6
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f043 0220 	orr.w	r2, r3, #32
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005630:	7bfb      	ldrb	r3, [r7, #15]
}
 8005632:	4618      	mov	r0, r3
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800563c:	b004      	add	sp, #16
 800563e:	4770      	bx	lr

08005640 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005640:	b480      	push	{r7}
 8005642:	b087      	sub	sp, #28
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	4613      	mov	r3, r2
 800564c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800564e:	79fb      	ldrb	r3, [r7, #7]
 8005650:	2b02      	cmp	r3, #2
 8005652:	d165      	bne.n	8005720 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	4a41      	ldr	r2, [pc, #260]	@ (800575c <USB_SetTurnaroundTime+0x11c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d906      	bls.n	800566a <USB_SetTurnaroundTime+0x2a>
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	4a40      	ldr	r2, [pc, #256]	@ (8005760 <USB_SetTurnaroundTime+0x120>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d202      	bcs.n	800566a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005664:	230f      	movs	r3, #15
 8005666:	617b      	str	r3, [r7, #20]
 8005668:	e062      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	4a3c      	ldr	r2, [pc, #240]	@ (8005760 <USB_SetTurnaroundTime+0x120>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d306      	bcc.n	8005680 <USB_SetTurnaroundTime+0x40>
 8005672:	68bb      	ldr	r3, [r7, #8]
 8005674:	4a3b      	ldr	r2, [pc, #236]	@ (8005764 <USB_SetTurnaroundTime+0x124>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d202      	bcs.n	8005680 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800567a:	230e      	movs	r3, #14
 800567c:	617b      	str	r3, [r7, #20]
 800567e:	e057      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	4a38      	ldr	r2, [pc, #224]	@ (8005764 <USB_SetTurnaroundTime+0x124>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d306      	bcc.n	8005696 <USB_SetTurnaroundTime+0x56>
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	4a37      	ldr	r2, [pc, #220]	@ (8005768 <USB_SetTurnaroundTime+0x128>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d202      	bcs.n	8005696 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005690:	230d      	movs	r3, #13
 8005692:	617b      	str	r3, [r7, #20]
 8005694:	e04c      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	4a33      	ldr	r2, [pc, #204]	@ (8005768 <USB_SetTurnaroundTime+0x128>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d306      	bcc.n	80056ac <USB_SetTurnaroundTime+0x6c>
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	4a32      	ldr	r2, [pc, #200]	@ (800576c <USB_SetTurnaroundTime+0x12c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d802      	bhi.n	80056ac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80056a6:	230c      	movs	r3, #12
 80056a8:	617b      	str	r3, [r7, #20]
 80056aa:	e041      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4a2f      	ldr	r2, [pc, #188]	@ (800576c <USB_SetTurnaroundTime+0x12c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d906      	bls.n	80056c2 <USB_SetTurnaroundTime+0x82>
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005770 <USB_SetTurnaroundTime+0x130>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d802      	bhi.n	80056c2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80056bc:	230b      	movs	r3, #11
 80056be:	617b      	str	r3, [r7, #20]
 80056c0:	e036      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	4a2a      	ldr	r2, [pc, #168]	@ (8005770 <USB_SetTurnaroundTime+0x130>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d906      	bls.n	80056d8 <USB_SetTurnaroundTime+0x98>
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	4a29      	ldr	r2, [pc, #164]	@ (8005774 <USB_SetTurnaroundTime+0x134>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d802      	bhi.n	80056d8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80056d2:	230a      	movs	r3, #10
 80056d4:	617b      	str	r3, [r7, #20]
 80056d6:	e02b      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4a26      	ldr	r2, [pc, #152]	@ (8005774 <USB_SetTurnaroundTime+0x134>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d906      	bls.n	80056ee <USB_SetTurnaroundTime+0xae>
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	4a25      	ldr	r2, [pc, #148]	@ (8005778 <USB_SetTurnaroundTime+0x138>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d202      	bcs.n	80056ee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80056e8:	2309      	movs	r3, #9
 80056ea:	617b      	str	r3, [r7, #20]
 80056ec:	e020      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	4a21      	ldr	r2, [pc, #132]	@ (8005778 <USB_SetTurnaroundTime+0x138>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d306      	bcc.n	8005704 <USB_SetTurnaroundTime+0xc4>
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	4a20      	ldr	r2, [pc, #128]	@ (800577c <USB_SetTurnaroundTime+0x13c>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d802      	bhi.n	8005704 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80056fe:	2308      	movs	r3, #8
 8005700:	617b      	str	r3, [r7, #20]
 8005702:	e015      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4a1d      	ldr	r2, [pc, #116]	@ (800577c <USB_SetTurnaroundTime+0x13c>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d906      	bls.n	800571a <USB_SetTurnaroundTime+0xda>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	4a1c      	ldr	r2, [pc, #112]	@ (8005780 <USB_SetTurnaroundTime+0x140>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d202      	bcs.n	800571a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005714:	2307      	movs	r3, #7
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	e00a      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800571a:	2306      	movs	r3, #6
 800571c:	617b      	str	r3, [r7, #20]
 800571e:	e007      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005720:	79fb      	ldrb	r3, [r7, #7]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d102      	bne.n	800572c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005726:	2309      	movs	r3, #9
 8005728:	617b      	str	r3, [r7, #20]
 800572a:	e001      	b.n	8005730 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800572c:	2309      	movs	r3, #9
 800572e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	68da      	ldr	r2, [r3, #12]
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	029b      	lsls	r3, r3, #10
 8005744:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005748:	431a      	orrs	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	371c      	adds	r7, #28
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr
 800575c:	00d8acbf 	.word	0x00d8acbf
 8005760:	00e4e1c0 	.word	0x00e4e1c0
 8005764:	00f42400 	.word	0x00f42400
 8005768:	01067380 	.word	0x01067380
 800576c:	011a499f 	.word	0x011a499f
 8005770:	01312cff 	.word	0x01312cff
 8005774:	014ca43f 	.word	0x014ca43f
 8005778:	016e3600 	.word	0x016e3600
 800577c:	01a6ab1f 	.word	0x01a6ab1f
 8005780:	01e84800 	.word	0x01e84800

08005784 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f043 0201 	orr.w	r2, r3, #1
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	370c      	adds	r7, #12
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b083      	sub	sp, #12
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f023 0201 	bic.w	r2, r3, #1
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	460b      	mov	r3, r1
 80057d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057e4:	78fb      	ldrb	r3, [r7, #3]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d115      	bne.n	8005816 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68db      	ldr	r3, [r3, #12]
 80057ee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057f6:	200a      	movs	r0, #10
 80057f8:	f7fb fca4 	bl	8001144 <HAL_Delay>
      ms += 10U;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	330a      	adds	r3, #10
 8005800:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f001 f939 	bl	8006a7a <USB_GetMode>
 8005808:	4603      	mov	r3, r0
 800580a:	2b01      	cmp	r3, #1
 800580c:	d01e      	beq.n	800584c <USB_SetCurrentMode+0x84>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2bc7      	cmp	r3, #199	@ 0xc7
 8005812:	d9f0      	bls.n	80057f6 <USB_SetCurrentMode+0x2e>
 8005814:	e01a      	b.n	800584c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005816:	78fb      	ldrb	r3, [r7, #3]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d115      	bne.n	8005848 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005828:	200a      	movs	r0, #10
 800582a:	f7fb fc8b 	bl	8001144 <HAL_Delay>
      ms += 10U;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	330a      	adds	r3, #10
 8005832:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f001 f920 	bl	8006a7a <USB_GetMode>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d005      	beq.n	800584c <USB_SetCurrentMode+0x84>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2bc7      	cmp	r3, #199	@ 0xc7
 8005844:	d9f0      	bls.n	8005828 <USB_SetCurrentMode+0x60>
 8005846:	e001      	b.n	800584c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e005      	b.n	8005858 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005850:	d101      	bne.n	8005856 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	e000      	b.n	8005858 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	3710      	adds	r7, #16
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005860:	b084      	sub	sp, #16
 8005862:	b580      	push	{r7, lr}
 8005864:	b086      	sub	sp, #24
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
 800586a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800586e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005872:	2300      	movs	r3, #0
 8005874:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800587a:	2300      	movs	r3, #0
 800587c:	613b      	str	r3, [r7, #16]
 800587e:	e009      	b.n	8005894 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	3340      	adds	r3, #64	@ 0x40
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	2200      	movs	r2, #0
 800588c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	3301      	adds	r3, #1
 8005892:	613b      	str	r3, [r7, #16]
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	2b0e      	cmp	r3, #14
 8005898:	d9f2      	bls.n	8005880 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800589a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d11c      	bne.n	80058dc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058b0:	f043 0302 	orr.w	r3, r3, #2
 80058b4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ba:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	601a      	str	r2, [r3, #0]
 80058da:	e005      	b.n	80058e8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80058ee:	461a      	mov	r2, r3
 80058f0:	2300      	movs	r3, #0
 80058f2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058f4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d10d      	bne.n	8005918 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80058fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005900:	2b00      	cmp	r3, #0
 8005902:	d104      	bne.n	800590e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005904:	2100      	movs	r1, #0
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 f968 	bl	8005bdc <USB_SetDevSpeed>
 800590c:	e008      	b.n	8005920 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800590e:	2101      	movs	r1, #1
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f000 f963 	bl	8005bdc <USB_SetDevSpeed>
 8005916:	e003      	b.n	8005920 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005918:	2103      	movs	r1, #3
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f95e 	bl	8005bdc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005920:	2110      	movs	r1, #16
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f8fa 	bl	8005b1c <USB_FlushTxFifo>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f924 	bl	8005b80 <USB_FlushRxFifo>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005948:	461a      	mov	r2, r3
 800594a:	2300      	movs	r3, #0
 800594c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005954:	461a      	mov	r2, r3
 8005956:	2300      	movs	r3, #0
 8005958:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005960:	461a      	mov	r2, r3
 8005962:	2300      	movs	r3, #0
 8005964:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005966:	2300      	movs	r3, #0
 8005968:	613b      	str	r3, [r7, #16]
 800596a:	e043      	b.n	80059f4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	015a      	lsls	r2, r3, #5
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	4413      	add	r3, r2
 8005974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800597e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005982:	d118      	bne.n	80059b6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10a      	bne.n	80059a0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	015a      	lsls	r2, r3, #5
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4413      	add	r3, r2
 8005992:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005996:	461a      	mov	r2, r3
 8005998:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800599c:	6013      	str	r3, [r2, #0]
 800599e:	e013      	b.n	80059c8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	015a      	lsls	r2, r3, #5
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	4413      	add	r3, r2
 80059a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059ac:	461a      	mov	r2, r3
 80059ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80059b2:	6013      	str	r3, [r2, #0]
 80059b4:	e008      	b.n	80059c8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	015a      	lsls	r2, r3, #5
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	4413      	add	r3, r2
 80059be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059c2:	461a      	mov	r2, r3
 80059c4:	2300      	movs	r3, #0
 80059c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	015a      	lsls	r2, r3, #5
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	4413      	add	r3, r2
 80059d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d4:	461a      	mov	r2, r3
 80059d6:	2300      	movs	r3, #0
 80059d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	015a      	lsls	r2, r3, #5
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	4413      	add	r3, r2
 80059e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e6:	461a      	mov	r2, r3
 80059e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80059ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	3301      	adds	r3, #1
 80059f2:	613b      	str	r3, [r7, #16]
 80059f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80059f8:	461a      	mov	r2, r3
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d3b5      	bcc.n	800596c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a00:	2300      	movs	r3, #0
 8005a02:	613b      	str	r3, [r7, #16]
 8005a04:	e043      	b.n	8005a8e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	015a      	lsls	r2, r3, #5
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	4413      	add	r3, r2
 8005a0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a1c:	d118      	bne.n	8005a50 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10a      	bne.n	8005a3a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	015a      	lsls	r2, r3, #5
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a30:	461a      	mov	r2, r3
 8005a32:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a36:	6013      	str	r3, [r2, #0]
 8005a38:	e013      	b.n	8005a62 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	015a      	lsls	r2, r3, #5
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	4413      	add	r3, r2
 8005a42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a46:	461a      	mov	r2, r3
 8005a48:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005a4c:	6013      	str	r3, [r2, #0]
 8005a4e:	e008      	b.n	8005a62 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	015a      	lsls	r2, r3, #5
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4413      	add	r3, r2
 8005a58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	2300      	movs	r3, #0
 8005a60:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	015a      	lsls	r2, r3, #5
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	4413      	add	r3, r2
 8005a6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a6e:	461a      	mov	r2, r3
 8005a70:	2300      	movs	r3, #0
 8005a72:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a80:	461a      	mov	r2, r3
 8005a82:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a86:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	613b      	str	r3, [r7, #16]
 8005a8e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a92:	461a      	mov	r2, r3
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d3b5      	bcc.n	8005a06 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005aac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005aba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005abc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d105      	bne.n	8005ad0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	699b      	ldr	r3, [r3, #24]
 8005ac8:	f043 0210 	orr.w	r2, r3, #16
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	699a      	ldr	r2, [r3, #24]
 8005ad4:	4b10      	ldr	r3, [pc, #64]	@ (8005b18 <USB_DevInit+0x2b8>)
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005adc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d005      	beq.n	8005af0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	f043 0208 	orr.w	r2, r3, #8
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005af0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d107      	bne.n	8005b08 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	699b      	ldr	r3, [r3, #24]
 8005afc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b00:	f043 0304 	orr.w	r3, r3, #4
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005b08:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3718      	adds	r7, #24
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b14:	b004      	add	sp, #16
 8005b16:	4770      	bx	lr
 8005b18:	803c3800 	.word	0x803c3800

08005b1c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b26:	2300      	movs	r3, #0
 8005b28:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	3301      	adds	r3, #1
 8005b2e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b36:	d901      	bls.n	8005b3c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b38:	2303      	movs	r3, #3
 8005b3a:	e01b      	b.n	8005b74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	daf2      	bge.n	8005b2a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	019b      	lsls	r3, r3, #6
 8005b4c:	f043 0220 	orr.w	r2, r3, #32
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	3301      	adds	r3, #1
 8005b58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b60:	d901      	bls.n	8005b66 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e006      	b.n	8005b74 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	f003 0320 	and.w	r3, r3, #32
 8005b6e:	2b20      	cmp	r3, #32
 8005b70:	d0f0      	beq.n	8005b54 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b98:	d901      	bls.n	8005b9e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e018      	b.n	8005bd0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	daf2      	bge.n	8005b8c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2210      	movs	r2, #16
 8005bae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005bbc:	d901      	bls.n	8005bc2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e006      	b.n	8005bd0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	f003 0310 	and.w	r3, r3, #16
 8005bca:	2b10      	cmp	r3, #16
 8005bcc:	d0f0      	beq.n	8005bb0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b085      	sub	sp, #20
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	460b      	mov	r3, r1
 8005be6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	78fb      	ldrb	r3, [r7, #3]
 8005bf6:	68f9      	ldr	r1, [r7, #12]
 8005bf8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr

08005c0e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b087      	sub	sp, #28
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 0306 	and.w	r3, r3, #6
 8005c26:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d102      	bne.n	8005c34 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	75fb      	strb	r3, [r7, #23]
 8005c32:	e00a      	b.n	8005c4a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d002      	beq.n	8005c40 <USB_GetDevSpeed+0x32>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2b06      	cmp	r3, #6
 8005c3e:	d102      	bne.n	8005c46 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005c40:	2302      	movs	r3, #2
 8005c42:	75fb      	strb	r3, [r7, #23]
 8005c44:	e001      	b.n	8005c4a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005c46:	230f      	movs	r3, #15
 8005c48:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005c4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	371c      	adds	r7, #28
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	785b      	ldrb	r3, [r3, #1]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d13a      	bne.n	8005cea <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c7a:	69da      	ldr	r2, [r3, #28]
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	f003 030f 	and.w	r3, r3, #15
 8005c84:	2101      	movs	r1, #1
 8005c86:	fa01 f303 	lsl.w	r3, r1, r3
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	68f9      	ldr	r1, [r7, #12]
 8005c8e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005c92:	4313      	orrs	r3, r2
 8005c94:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	015a      	lsls	r2, r3, #5
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d155      	bne.n	8005d58 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	791b      	ldrb	r3, [r3, #4]
 8005cc6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005cc8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	059b      	lsls	r3, r3, #22
 8005cce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	68ba      	ldr	r2, [r7, #8]
 8005cd4:	0151      	lsls	r1, r2, #5
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	440a      	add	r2, r1
 8005cda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ce2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ce6:	6013      	str	r3, [r2, #0]
 8005ce8:	e036      	b.n	8005d58 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cf0:	69da      	ldr	r2, [r3, #28]
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	f003 030f 	and.w	r3, r3, #15
 8005cfa:	2101      	movs	r1, #1
 8005cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8005d00:	041b      	lsls	r3, r3, #16
 8005d02:	68f9      	ldr	r1, [r7, #12]
 8005d04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	015a      	lsls	r2, r3, #5
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	4413      	add	r3, r2
 8005d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d11a      	bne.n	8005d58 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	015a      	lsls	r2, r3, #5
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	4413      	add	r3, r2
 8005d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	791b      	ldrb	r3, [r3, #4]
 8005d3c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005d3e:	430b      	orrs	r3, r1
 8005d40:	4313      	orrs	r3, r2
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	0151      	lsls	r1, r2, #5
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	440a      	add	r2, r1
 8005d4a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d56:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
	...

08005d68 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b085      	sub	sp, #20
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	785b      	ldrb	r3, [r3, #1]
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d161      	bne.n	8005e48 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d9a:	d11f      	bne.n	8005ddc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	015a      	lsls	r2, r3, #5
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4413      	add	r3, r2
 8005da4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	0151      	lsls	r1, r2, #5
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	440a      	add	r2, r1
 8005db2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005db6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005dba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	0151      	lsls	r1, r2, #5
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	440a      	add	r2, r1
 8005dd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005dd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005dda:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005de2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	f003 030f 	and.w	r3, r3, #15
 8005dec:	2101      	movs	r1, #1
 8005dee:	fa01 f303 	lsl.w	r3, r1, r3
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	43db      	mvns	r3, r3
 8005df6:	68f9      	ldr	r1, [r7, #12]
 8005df8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e06:	69da      	ldr	r2, [r3, #28]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	781b      	ldrb	r3, [r3, #0]
 8005e0c:	f003 030f 	and.w	r3, r3, #15
 8005e10:	2101      	movs	r1, #1
 8005e12:	fa01 f303 	lsl.w	r3, r1, r3
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	68f9      	ldr	r1, [r7, #12]
 8005e1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e20:	4013      	ands	r3, r2
 8005e22:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	015a      	lsls	r2, r3, #5
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	0159      	lsls	r1, r3, #5
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	440b      	add	r3, r1
 8005e3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4b35      	ldr	r3, [pc, #212]	@ (8005f18 <USB_DeactivateEndpoint+0x1b0>)
 8005e42:	4013      	ands	r3, r2
 8005e44:	600b      	str	r3, [r1, #0]
 8005e46:	e060      	b.n	8005f0a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e5e:	d11f      	bne.n	8005ea0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	015a      	lsls	r2, r3, #5
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4413      	add	r3, r2
 8005e68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	0151      	lsls	r1, r2, #5
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	440a      	add	r2, r1
 8005e76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e7a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e7e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	015a      	lsls	r2, r3, #5
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4413      	add	r3, r2
 8005e88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	0151      	lsls	r1, r2, #5
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	440a      	add	r2, r1
 8005e96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e9e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ea6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	2101      	movs	r1, #1
 8005eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb6:	041b      	lsls	r3, r3, #16
 8005eb8:	43db      	mvns	r3, r3
 8005eba:	68f9      	ldr	r1, [r7, #12]
 8005ebc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eca:	69da      	ldr	r2, [r3, #28]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	f003 030f 	and.w	r3, r3, #15
 8005ed4:	2101      	movs	r1, #1
 8005ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eda:	041b      	lsls	r3, r3, #16
 8005edc:	43db      	mvns	r3, r3
 8005ede:	68f9      	ldr	r1, [r7, #12]
 8005ee0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	015a      	lsls	r2, r3, #5
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4413      	add	r3, r2
 8005ef0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	0159      	lsls	r1, r3, #5
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	440b      	add	r3, r1
 8005efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f02:	4619      	mov	r1, r3
 8005f04:	4b05      	ldr	r3, [pc, #20]	@ (8005f1c <USB_DeactivateEndpoint+0x1b4>)
 8005f06:	4013      	ands	r3, r2
 8005f08:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3714      	adds	r7, #20
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr
 8005f18:	ec337800 	.word	0xec337800
 8005f1c:	eff37800 	.word	0xeff37800

08005f20 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b08a      	sub	sp, #40	@ 0x28
 8005f24:	af02      	add	r7, sp, #8
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	781b      	ldrb	r3, [r3, #0]
 8005f36:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	785b      	ldrb	r3, [r3, #1]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	f040 817f 	bne.w	8006240 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d132      	bne.n	8005fb0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005f4a:	69bb      	ldr	r3, [r7, #24]
 8005f4c:	015a      	lsls	r2, r3, #5
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	4413      	add	r3, r2
 8005f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	69ba      	ldr	r2, [r7, #24]
 8005f5a:	0151      	lsls	r1, r2, #5
 8005f5c:	69fa      	ldr	r2, [r7, #28]
 8005f5e:	440a      	add	r2, r1
 8005f60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f64:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005f68:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005f6c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	015a      	lsls	r2, r3, #5
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	4413      	add	r3, r2
 8005f76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f7a:	691b      	ldr	r3, [r3, #16]
 8005f7c:	69ba      	ldr	r2, [r7, #24]
 8005f7e:	0151      	lsls	r1, r2, #5
 8005f80:	69fa      	ldr	r2, [r7, #28]
 8005f82:	440a      	add	r2, r1
 8005f84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f8c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	015a      	lsls	r2, r3, #5
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	4413      	add	r3, r2
 8005f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f9a:	691b      	ldr	r3, [r3, #16]
 8005f9c:	69ba      	ldr	r2, [r7, #24]
 8005f9e:	0151      	lsls	r1, r2, #5
 8005fa0:	69fa      	ldr	r2, [r7, #28]
 8005fa2:	440a      	add	r2, r1
 8005fa4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fa8:	0cdb      	lsrs	r3, r3, #19
 8005faa:	04db      	lsls	r3, r3, #19
 8005fac:	6113      	str	r3, [r2, #16]
 8005fae:	e097      	b.n	80060e0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	015a      	lsls	r2, r3, #5
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	69ba      	ldr	r2, [r7, #24]
 8005fc0:	0151      	lsls	r1, r2, #5
 8005fc2:	69fa      	ldr	r2, [r7, #28]
 8005fc4:	440a      	add	r2, r1
 8005fc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fca:	0cdb      	lsrs	r3, r3, #19
 8005fcc:	04db      	lsls	r3, r3, #19
 8005fce:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	69ba      	ldr	r2, [r7, #24]
 8005fe0:	0151      	lsls	r1, r2, #5
 8005fe2:	69fa      	ldr	r2, [r7, #28]
 8005fe4:	440a      	add	r2, r1
 8005fe6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005fee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005ff2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d11a      	bne.n	8006030 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	691a      	ldr	r2, [r3, #16]
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	429a      	cmp	r2, r3
 8006004:	d903      	bls.n	800600e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	689a      	ldr	r2, [r3, #8]
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	015a      	lsls	r2, r3, #5
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	4413      	add	r3, r2
 8006016:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	0151      	lsls	r1, r2, #5
 8006020:	69fa      	ldr	r2, [r7, #28]
 8006022:	440a      	add	r2, r1
 8006024:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006028:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800602c:	6113      	str	r3, [r2, #16]
 800602e:	e044      	b.n	80060ba <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	691a      	ldr	r2, [r3, #16]
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	4413      	add	r3, r2
 800603a:	1e5a      	subs	r2, r3, #1
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	fbb2 f3f3 	udiv	r3, r2, r3
 8006044:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	015a      	lsls	r2, r3, #5
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	4413      	add	r3, r2
 800604e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006052:	691a      	ldr	r2, [r3, #16]
 8006054:	8afb      	ldrh	r3, [r7, #22]
 8006056:	04d9      	lsls	r1, r3, #19
 8006058:	4ba4      	ldr	r3, [pc, #656]	@ (80062ec <USB_EPStartXfer+0x3cc>)
 800605a:	400b      	ands	r3, r1
 800605c:	69b9      	ldr	r1, [r7, #24]
 800605e:	0148      	lsls	r0, r1, #5
 8006060:	69f9      	ldr	r1, [r7, #28]
 8006062:	4401      	add	r1, r0
 8006064:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006068:	4313      	orrs	r3, r2
 800606a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	791b      	ldrb	r3, [r3, #4]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d122      	bne.n	80060ba <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	015a      	lsls	r2, r3, #5
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	4413      	add	r3, r2
 800607c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	69ba      	ldr	r2, [r7, #24]
 8006084:	0151      	lsls	r1, r2, #5
 8006086:	69fa      	ldr	r2, [r7, #28]
 8006088:	440a      	add	r2, r1
 800608a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800608e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006092:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	4413      	add	r3, r2
 800609c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a0:	691a      	ldr	r2, [r3, #16]
 80060a2:	8afb      	ldrh	r3, [r7, #22]
 80060a4:	075b      	lsls	r3, r3, #29
 80060a6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80060aa:	69b9      	ldr	r1, [r7, #24]
 80060ac:	0148      	lsls	r0, r1, #5
 80060ae:	69f9      	ldr	r1, [r7, #28]
 80060b0:	4401      	add	r1, r0
 80060b2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80060b6:	4313      	orrs	r3, r2
 80060b8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	015a      	lsls	r2, r3, #5
 80060be:	69fb      	ldr	r3, [r7, #28]
 80060c0:	4413      	add	r3, r2
 80060c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c6:	691a      	ldr	r2, [r3, #16]
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060d0:	69b9      	ldr	r1, [r7, #24]
 80060d2:	0148      	lsls	r0, r1, #5
 80060d4:	69f9      	ldr	r1, [r7, #28]
 80060d6:	4401      	add	r1, r0
 80060d8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80060dc:	4313      	orrs	r3, r2
 80060de:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80060e0:	79fb      	ldrb	r3, [r7, #7]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d14b      	bne.n	800617e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	69db      	ldr	r3, [r3, #28]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d009      	beq.n	8006102 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	015a      	lsls	r2, r3, #5
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	4413      	add	r3, r2
 80060f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060fa:	461a      	mov	r2, r3
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	791b      	ldrb	r3, [r3, #4]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d128      	bne.n	800615c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006116:	2b00      	cmp	r3, #0
 8006118:	d110      	bne.n	800613c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	4413      	add	r3, r2
 8006122:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	0151      	lsls	r1, r2, #5
 800612c:	69fa      	ldr	r2, [r7, #28]
 800612e:	440a      	add	r2, r1
 8006130:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006134:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006138:	6013      	str	r3, [r2, #0]
 800613a:	e00f      	b.n	800615c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	015a      	lsls	r2, r3, #5
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	4413      	add	r3, r2
 8006144:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	69ba      	ldr	r2, [r7, #24]
 800614c:	0151      	lsls	r1, r2, #5
 800614e:	69fa      	ldr	r2, [r7, #28]
 8006150:	440a      	add	r2, r1
 8006152:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006156:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800615a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	0151      	lsls	r1, r2, #5
 800616e:	69fa      	ldr	r2, [r7, #28]
 8006170:	440a      	add	r2, r1
 8006172:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006176:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	e166      	b.n	800644c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800617e:	69bb      	ldr	r3, [r7, #24]
 8006180:	015a      	lsls	r2, r3, #5
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	4413      	add	r3, r2
 8006186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	0151      	lsls	r1, r2, #5
 8006190:	69fa      	ldr	r2, [r7, #28]
 8006192:	440a      	add	r2, r1
 8006194:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006198:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800619c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	791b      	ldrb	r3, [r3, #4]
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d015      	beq.n	80061d2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f000 814e 	beq.w	800644c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	781b      	ldrb	r3, [r3, #0]
 80061bc:	f003 030f 	and.w	r3, r3, #15
 80061c0:	2101      	movs	r1, #1
 80061c2:	fa01 f303 	lsl.w	r3, r1, r3
 80061c6:	69f9      	ldr	r1, [r7, #28]
 80061c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80061cc:	4313      	orrs	r3, r2
 80061ce:	634b      	str	r3, [r1, #52]	@ 0x34
 80061d0:	e13c      	b.n	800644c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d110      	bne.n	8006204 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	015a      	lsls	r2, r3, #5
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	4413      	add	r3, r2
 80061ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	69ba      	ldr	r2, [r7, #24]
 80061f2:	0151      	lsls	r1, r2, #5
 80061f4:	69fa      	ldr	r2, [r7, #28]
 80061f6:	440a      	add	r2, r1
 80061f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	e00f      	b.n	8006224 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	015a      	lsls	r2, r3, #5
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	4413      	add	r3, r2
 800620c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	69ba      	ldr	r2, [r7, #24]
 8006214:	0151      	lsls	r1, r2, #5
 8006216:	69fa      	ldr	r2, [r7, #28]
 8006218:	440a      	add	r2, r1
 800621a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800621e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006222:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	68d9      	ldr	r1, [r3, #12]
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	781a      	ldrb	r2, [r3, #0]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	b298      	uxth	r0, r3
 8006232:	79fb      	ldrb	r3, [r7, #7]
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	4603      	mov	r3, r0
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 f9b9 	bl	80065b0 <USB_WritePacket>
 800623e:	e105      	b.n	800644c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006240:	69bb      	ldr	r3, [r7, #24]
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	4413      	add	r3, r2
 8006248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	69ba      	ldr	r2, [r7, #24]
 8006250:	0151      	lsls	r1, r2, #5
 8006252:	69fa      	ldr	r2, [r7, #28]
 8006254:	440a      	add	r2, r1
 8006256:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800625a:	0cdb      	lsrs	r3, r3, #19
 800625c:	04db      	lsls	r3, r3, #19
 800625e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006260:	69bb      	ldr	r3, [r7, #24]
 8006262:	015a      	lsls	r2, r3, #5
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	4413      	add	r3, r2
 8006268:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	69ba      	ldr	r2, [r7, #24]
 8006270:	0151      	lsls	r1, r2, #5
 8006272:	69fa      	ldr	r2, [r7, #28]
 8006274:	440a      	add	r2, r1
 8006276:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800627a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800627e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006282:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d132      	bne.n	80062f0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d003      	beq.n	800629a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	689a      	ldr	r2, [r3, #8]
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	015a      	lsls	r2, r3, #5
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ae:	691a      	ldr	r2, [r3, #16]
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	6a1b      	ldr	r3, [r3, #32]
 80062b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062b8:	69b9      	ldr	r1, [r7, #24]
 80062ba:	0148      	lsls	r0, r1, #5
 80062bc:	69f9      	ldr	r1, [r7, #28]
 80062be:	4401      	add	r1, r0
 80062c0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80062c4:	4313      	orrs	r3, r2
 80062c6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	69ba      	ldr	r2, [r7, #24]
 80062d8:	0151      	lsls	r1, r2, #5
 80062da:	69fa      	ldr	r2, [r7, #28]
 80062dc:	440a      	add	r2, r1
 80062de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80062e6:	6113      	str	r3, [r2, #16]
 80062e8:	e062      	b.n	80063b0 <USB_EPStartXfer+0x490>
 80062ea:	bf00      	nop
 80062ec:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d123      	bne.n	8006340 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006304:	691a      	ldr	r2, [r3, #16]
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800630e:	69b9      	ldr	r1, [r7, #24]
 8006310:	0148      	lsls	r0, r1, #5
 8006312:	69f9      	ldr	r1, [r7, #28]
 8006314:	4401      	add	r1, r0
 8006316:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800631a:	4313      	orrs	r3, r2
 800631c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	4413      	add	r3, r2
 8006326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	0151      	lsls	r1, r2, #5
 8006330:	69fa      	ldr	r2, [r7, #28]
 8006332:	440a      	add	r2, r1
 8006334:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006338:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800633c:	6113      	str	r3, [r2, #16]
 800633e:	e037      	b.n	80063b0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	691a      	ldr	r2, [r3, #16]
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	4413      	add	r3, r2
 800634a:	1e5a      	subs	r2, r3, #1
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	fbb2 f3f3 	udiv	r3, r2, r3
 8006354:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	8afa      	ldrh	r2, [r7, #22]
 800635c:	fb03 f202 	mul.w	r2, r3, r2
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006370:	691a      	ldr	r2, [r3, #16]
 8006372:	8afb      	ldrh	r3, [r7, #22]
 8006374:	04d9      	lsls	r1, r3, #19
 8006376:	4b38      	ldr	r3, [pc, #224]	@ (8006458 <USB_EPStartXfer+0x538>)
 8006378:	400b      	ands	r3, r1
 800637a:	69b9      	ldr	r1, [r7, #24]
 800637c:	0148      	lsls	r0, r1, #5
 800637e:	69f9      	ldr	r1, [r7, #28]
 8006380:	4401      	add	r1, r0
 8006382:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006386:	4313      	orrs	r3, r2
 8006388:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	015a      	lsls	r2, r3, #5
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	4413      	add	r3, r2
 8006392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006396:	691a      	ldr	r2, [r3, #16]
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	6a1b      	ldr	r3, [r3, #32]
 800639c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063a0:	69b9      	ldr	r1, [r7, #24]
 80063a2:	0148      	lsls	r0, r1, #5
 80063a4:	69f9      	ldr	r1, [r7, #28]
 80063a6:	4401      	add	r1, r0
 80063a8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80063ac:	4313      	orrs	r3, r2
 80063ae:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80063b0:	79fb      	ldrb	r3, [r7, #7]
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d10d      	bne.n	80063d2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d009      	beq.n	80063d2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	68d9      	ldr	r1, [r3, #12]
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	015a      	lsls	r2, r3, #5
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	4413      	add	r3, r2
 80063ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ce:	460a      	mov	r2, r1
 80063d0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	791b      	ldrb	r3, [r3, #4]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d128      	bne.n	800642c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80063da:	69fb      	ldr	r3, [r7, #28]
 80063dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d110      	bne.n	800640c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	015a      	lsls	r2, r3, #5
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	4413      	add	r3, r2
 80063f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	0151      	lsls	r1, r2, #5
 80063fc:	69fa      	ldr	r2, [r7, #28]
 80063fe:	440a      	add	r2, r1
 8006400:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006404:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006408:	6013      	str	r3, [r2, #0]
 800640a:	e00f      	b.n	800642c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800640c:	69bb      	ldr	r3, [r7, #24]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	69fb      	ldr	r3, [r7, #28]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	0151      	lsls	r1, r2, #5
 800641e:	69fa      	ldr	r2, [r7, #28]
 8006420:	440a      	add	r2, r1
 8006422:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006426:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800642a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	69ba      	ldr	r2, [r7, #24]
 800643c:	0151      	lsls	r1, r2, #5
 800643e:	69fa      	ldr	r2, [r7, #28]
 8006440:	440a      	add	r2, r1
 8006442:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006446:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800644a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3720      	adds	r7, #32
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	1ff80000 	.word	0x1ff80000

0800645c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800645c:	b480      	push	{r7}
 800645e:	b087      	sub	sp, #28
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006466:	2300      	movs	r3, #0
 8006468:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800646a:	2300      	movs	r3, #0
 800646c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	785b      	ldrb	r3, [r3, #1]
 8006476:	2b01      	cmp	r3, #1
 8006478:	d14a      	bne.n	8006510 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	781b      	ldrb	r3, [r3, #0]
 800647e:	015a      	lsls	r2, r3, #5
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	4413      	add	r3, r2
 8006484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800648e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006492:	f040 8086 	bne.w	80065a2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	781b      	ldrb	r3, [r3, #0]
 800649a:	015a      	lsls	r2, r3, #5
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	4413      	add	r3, r2
 80064a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	683a      	ldr	r2, [r7, #0]
 80064a8:	7812      	ldrb	r2, [r2, #0]
 80064aa:	0151      	lsls	r1, r2, #5
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	440a      	add	r2, r1
 80064b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80064b8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	683a      	ldr	r2, [r7, #0]
 80064cc:	7812      	ldrb	r2, [r2, #0]
 80064ce:	0151      	lsls	r1, r2, #5
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	440a      	add	r2, r1
 80064d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064d8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064dc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	3301      	adds	r3, #1
 80064e2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d902      	bls.n	80064f4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	75fb      	strb	r3, [r7, #23]
          break;
 80064f2:	e056      	b.n	80065a2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	015a      	lsls	r2, r3, #5
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	4413      	add	r3, r2
 80064fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006508:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800650c:	d0e7      	beq.n	80064de <USB_EPStopXfer+0x82>
 800650e:	e048      	b.n	80065a2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	015a      	lsls	r2, r3, #5
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	4413      	add	r3, r2
 800651a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006524:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006528:	d13b      	bne.n	80065a2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	015a      	lsls	r2, r3, #5
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	4413      	add	r3, r2
 8006534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	7812      	ldrb	r2, [r2, #0]
 800653e:	0151      	lsls	r1, r2, #5
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	440a      	add	r2, r1
 8006544:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006548:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800654c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	4413      	add	r3, r2
 8006558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	683a      	ldr	r2, [r7, #0]
 8006560:	7812      	ldrb	r2, [r2, #0]
 8006562:	0151      	lsls	r1, r2, #5
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	440a      	add	r2, r1
 8006568:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800656c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006570:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	3301      	adds	r3, #1
 8006576:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800657e:	4293      	cmp	r3, r2
 8006580:	d902      	bls.n	8006588 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	75fb      	strb	r3, [r7, #23]
          break;
 8006586:	e00c      	b.n	80065a2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800659c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065a0:	d0e7      	beq.n	8006572 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80065a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	371c      	adds	r7, #28
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b089      	sub	sp, #36	@ 0x24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	4611      	mov	r1, r2
 80065bc:	461a      	mov	r2, r3
 80065be:	460b      	mov	r3, r1
 80065c0:	71fb      	strb	r3, [r7, #7]
 80065c2:	4613      	mov	r3, r2
 80065c4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80065ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d123      	bne.n	800661e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80065d6:	88bb      	ldrh	r3, [r7, #4]
 80065d8:	3303      	adds	r3, #3
 80065da:	089b      	lsrs	r3, r3, #2
 80065dc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80065de:	2300      	movs	r3, #0
 80065e0:	61bb      	str	r3, [r7, #24]
 80065e2:	e018      	b.n	8006616 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80065e4:	79fb      	ldrb	r3, [r7, #7]
 80065e6:	031a      	lsls	r2, r3, #12
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	4413      	add	r3, r2
 80065ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065f0:	461a      	mov	r2, r3
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	3301      	adds	r3, #1
 80065fc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	3301      	adds	r3, #1
 8006602:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	3301      	adds	r3, #1
 8006608:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	3301      	adds	r3, #1
 800660e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	3301      	adds	r3, #1
 8006614:	61bb      	str	r3, [r7, #24]
 8006616:	69ba      	ldr	r2, [r7, #24]
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	429a      	cmp	r2, r3
 800661c:	d3e2      	bcc.n	80065e4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	3724      	adds	r7, #36	@ 0x24
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800662c:	b480      	push	{r7}
 800662e:	b08b      	sub	sp, #44	@ 0x2c
 8006630:	af00      	add	r7, sp, #0
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	4613      	mov	r3, r2
 8006638:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006642:	88fb      	ldrh	r3, [r7, #6]
 8006644:	089b      	lsrs	r3, r3, #2
 8006646:	b29b      	uxth	r3, r3
 8006648:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800664a:	88fb      	ldrh	r3, [r7, #6]
 800664c:	f003 0303 	and.w	r3, r3, #3
 8006650:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006652:	2300      	movs	r3, #0
 8006654:	623b      	str	r3, [r7, #32]
 8006656:	e014      	b.n	8006682 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006662:	601a      	str	r2, [r3, #0]
    pDest++;
 8006664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006666:	3301      	adds	r3, #1
 8006668:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800666a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666c:	3301      	adds	r3, #1
 800666e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006672:	3301      	adds	r3, #1
 8006674:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	3301      	adds	r3, #1
 800667a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800667c:	6a3b      	ldr	r3, [r7, #32]
 800667e:	3301      	adds	r3, #1
 8006680:	623b      	str	r3, [r7, #32]
 8006682:	6a3a      	ldr	r2, [r7, #32]
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	429a      	cmp	r2, r3
 8006688:	d3e6      	bcc.n	8006658 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800668a:	8bfb      	ldrh	r3, [r7, #30]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d01e      	beq.n	80066ce <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006690:	2300      	movs	r3, #0
 8006692:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800669a:	461a      	mov	r2, r3
 800669c:	f107 0310 	add.w	r3, r7, #16
 80066a0:	6812      	ldr	r2, [r2, #0]
 80066a2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	6a3b      	ldr	r3, [r7, #32]
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	fa22 f303 	lsr.w	r3, r2, r3
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b4:	701a      	strb	r2, [r3, #0]
      i++;
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	3301      	adds	r3, #1
 80066ba:	623b      	str	r3, [r7, #32]
      pDest++;
 80066bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066be:	3301      	adds	r3, #1
 80066c0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80066c2:	8bfb      	ldrh	r3, [r7, #30]
 80066c4:	3b01      	subs	r3, #1
 80066c6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80066c8:	8bfb      	ldrh	r3, [r7, #30]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1ea      	bne.n	80066a4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	372c      	adds	r7, #44	@ 0x2c
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	785b      	ldrb	r3, [r3, #1]
 80066f4:	2b01      	cmp	r3, #1
 80066f6:	d12c      	bne.n	8006752 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80066f8:	68bb      	ldr	r3, [r7, #8]
 80066fa:	015a      	lsls	r2, r3, #5
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	db12      	blt.n	8006730 <USB_EPSetStall+0x54>
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d00f      	beq.n	8006730 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	015a      	lsls	r2, r3, #5
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	4413      	add	r3, r2
 8006718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68ba      	ldr	r2, [r7, #8]
 8006720:	0151      	lsls	r1, r2, #5
 8006722:	68fa      	ldr	r2, [r7, #12]
 8006724:	440a      	add	r2, r1
 8006726:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800672a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800672e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	4413      	add	r3, r2
 8006738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	0151      	lsls	r1, r2, #5
 8006742:	68fa      	ldr	r2, [r7, #12]
 8006744:	440a      	add	r2, r1
 8006746:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800674a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800674e:	6013      	str	r3, [r2, #0]
 8006750:	e02b      	b.n	80067aa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	015a      	lsls	r2, r3, #5
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	4413      	add	r3, r2
 800675a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	db12      	blt.n	800678a <USB_EPSetStall+0xae>
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00f      	beq.n	800678a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	015a      	lsls	r2, r3, #5
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	4413      	add	r3, r2
 8006772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68ba      	ldr	r2, [r7, #8]
 800677a:	0151      	lsls	r1, r2, #5
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	440a      	add	r2, r1
 8006780:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006784:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006788:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	015a      	lsls	r2, r3, #5
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	4413      	add	r3, r2
 8006792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68ba      	ldr	r2, [r7, #8]
 800679a:	0151      	lsls	r1, r2, #5
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	440a      	add	r2, r1
 80067a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067a4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80067a8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b085      	sub	sp, #20
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	785b      	ldrb	r3, [r3, #1]
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d128      	bne.n	8006826 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	015a      	lsls	r2, r3, #5
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	4413      	add	r3, r2
 80067dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	0151      	lsls	r1, r2, #5
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	440a      	add	r2, r1
 80067ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067f2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	791b      	ldrb	r3, [r3, #4]
 80067f8:	2b03      	cmp	r3, #3
 80067fa:	d003      	beq.n	8006804 <USB_EPClearStall+0x4c>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	791b      	ldrb	r3, [r3, #4]
 8006800:	2b02      	cmp	r3, #2
 8006802:	d138      	bne.n	8006876 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	015a      	lsls	r2, r3, #5
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	4413      	add	r3, r2
 800680c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68ba      	ldr	r2, [r7, #8]
 8006814:	0151      	lsls	r1, r2, #5
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	440a      	add	r2, r1
 800681a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800681e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006822:	6013      	str	r3, [r2, #0]
 8006824:	e027      	b.n	8006876 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	015a      	lsls	r2, r3, #5
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	4413      	add	r3, r2
 800682e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68ba      	ldr	r2, [r7, #8]
 8006836:	0151      	lsls	r1, r2, #5
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	440a      	add	r2, r1
 800683c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006840:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006844:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	791b      	ldrb	r3, [r3, #4]
 800684a:	2b03      	cmp	r3, #3
 800684c:	d003      	beq.n	8006856 <USB_EPClearStall+0x9e>
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	791b      	ldrb	r3, [r3, #4]
 8006852:	2b02      	cmp	r3, #2
 8006854:	d10f      	bne.n	8006876 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	015a      	lsls	r2, r3, #5
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	4413      	add	r3, r2
 800685e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68ba      	ldr	r2, [r7, #8]
 8006866:	0151      	lsls	r1, r2, #5
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	440a      	add	r2, r1
 800686c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006874:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006876:	2300      	movs	r3, #0
}
 8006878:	4618      	mov	r0, r3
 800687a:	3714      	adds	r7, #20
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	460b      	mov	r3, r1
 800688e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	68fa      	ldr	r2, [r7, #12]
 800689e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068a2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80068a6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	78fb      	ldrb	r3, [r7, #3]
 80068b2:	011b      	lsls	r3, r3, #4
 80068b4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80068b8:	68f9      	ldr	r1, [r7, #12]
 80068ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80068be:	4313      	orrs	r3, r2
 80068c0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80068ea:	f023 0303 	bic.w	r3, r3, #3
 80068ee:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068fe:	f023 0302 	bic.w	r3, r3, #2
 8006902:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006912:	b480      	push	{r7}
 8006914:	b085      	sub	sp, #20
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68fa      	ldr	r2, [r7, #12]
 8006928:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800692c:	f023 0303 	bic.w	r3, r3, #3
 8006930:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006940:	f043 0302 	orr.w	r3, r3, #2
 8006944:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006946:	2300      	movs	r3, #0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3714      	adds	r7, #20
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006954:	b480      	push	{r7}
 8006956:	b085      	sub	sp, #20
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	695b      	ldr	r3, [r3, #20]
 8006960:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	699b      	ldr	r3, [r3, #24]
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4013      	ands	r3, r2
 800696a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800696c:	68fb      	ldr	r3, [r7, #12]
}
 800696e:	4618      	mov	r0, r3
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800697a:	b480      	push	{r7}
 800697c:	b085      	sub	sp, #20
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006996:	69db      	ldr	r3, [r3, #28]
 8006998:	68ba      	ldr	r2, [r7, #8]
 800699a:	4013      	ands	r3, r2
 800699c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	0c1b      	lsrs	r3, r3, #16
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3714      	adds	r7, #20
 80069a6:	46bd      	mov	sp, r7
 80069a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ac:	4770      	bx	lr

080069ae <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80069ae:	b480      	push	{r7}
 80069b0:	b085      	sub	sp, #20
 80069b2:	af00      	add	r7, sp, #0
 80069b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069ca:	69db      	ldr	r3, [r3, #28]
 80069cc:	68ba      	ldr	r2, [r7, #8]
 80069ce:	4013      	ands	r3, r2
 80069d0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	b29b      	uxth	r3, r3
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b085      	sub	sp, #20
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
 80069ea:	460b      	mov	r3, r1
 80069ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80069f2:	78fb      	ldrb	r3, [r7, #3]
 80069f4:	015a      	lsls	r2, r3, #5
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	4413      	add	r3, r2
 80069fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a08:	695b      	ldr	r3, [r3, #20]
 8006a0a:	68ba      	ldr	r2, [r7, #8]
 8006a0c:	4013      	ands	r3, r2
 8006a0e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a10:	68bb      	ldr	r3, [r7, #8]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3714      	adds	r7, #20
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b087      	sub	sp, #28
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
 8006a26:	460b      	mov	r3, r1
 8006a28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006a2e:	697b      	ldr	r3, [r7, #20]
 8006a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a40:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006a42:	78fb      	ldrb	r3, [r7, #3]
 8006a44:	f003 030f 	and.w	r3, r3, #15
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a4e:	01db      	lsls	r3, r3, #7
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006a58:	78fb      	ldrb	r3, [r7, #3]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	4013      	ands	r3, r2
 8006a6a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	371c      	adds	r7, #28
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr

08006a7a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	b083      	sub	sp, #12
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	695b      	ldr	r3, [r3, #20]
 8006a86:	f003 0301 	and.w	r3, r3, #1
}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b085      	sub	sp, #20
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ab0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006ab4:	f023 0307 	bic.w	r3, r3, #7
 8006ab8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006acc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006ace:	2300      	movs	r3, #0
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3714      	adds	r7, #20
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b087      	sub	sp, #28
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	607a      	str	r2, [r7, #4]
 8006ae8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	333c      	adds	r3, #60	@ 0x3c
 8006af2:	3304      	adds	r3, #4
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	4a26      	ldr	r2, [pc, #152]	@ (8006b94 <USB_EP0_OutStart+0xb8>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d90a      	bls.n	8006b16 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b10:	d101      	bne.n	8006b16 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006b12:	2300      	movs	r3, #0
 8006b14:	e037      	b.n	8006b86 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	2300      	movs	r3, #0
 8006b20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b30:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b3c:	691b      	ldr	r3, [r3, #16]
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b44:	f043 0318 	orr.w	r3, r3, #24
 8006b48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	697a      	ldr	r2, [r7, #20]
 8006b54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b58:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006b5c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006b5e:	7afb      	ldrb	r3, [r7, #11]
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d10f      	bne.n	8006b84 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b7e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006b82:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	371c      	adds	r7, #28
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	4f54300a 	.word	0x4f54300a

08006b98 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b085      	sub	sp, #20
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006bb0:	d901      	bls.n	8006bb6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e022      	b.n	8006bfc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	daf2      	bge.n	8006ba4 <USB_CoreReset+0xc>

  count = 10U;
 8006bbe:	230a      	movs	r3, #10
 8006bc0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006bc2:	e002      	b.n	8006bca <USB_CoreReset+0x32>
  {
    count--;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1f9      	bne.n	8006bc4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	691b      	ldr	r3, [r3, #16]
 8006bd4:	f043 0201 	orr.w	r2, r3, #1
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	3301      	adds	r3, #1
 8006be0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006be8:	d901      	bls.n	8006bee <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e006      	b.n	8006bfc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d0f0      	beq.n	8006bdc <USB_CoreReset+0x44>

  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3714      	adds	r7, #20
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	460b      	mov	r3, r1
 8006c12:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006c14:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006c18:	f002 fdbe 	bl	8009798 <USBD_static_malloc>
 8006c1c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d109      	bne.n	8006c38 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	32b0      	adds	r2, #176	@ 0xb0
 8006c2e:	2100      	movs	r1, #0
 8006c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006c34:	2302      	movs	r3, #2
 8006c36:	e0d4      	b.n	8006de2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006c38:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	68f8      	ldr	r0, [r7, #12]
 8006c40:	f004 fcee 	bl	800b620 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	32b0      	adds	r2, #176	@ 0xb0
 8006c4e:	68f9      	ldr	r1, [r7, #12]
 8006c50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	32b0      	adds	r2, #176	@ 0xb0
 8006c5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	7c1b      	ldrb	r3, [r3, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d138      	bne.n	8006ce2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006c70:	4b5e      	ldr	r3, [pc, #376]	@ (8006dec <USBD_CDC_Init+0x1e4>)
 8006c72:	7819      	ldrb	r1, [r3, #0]
 8006c74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006c78:	2202      	movs	r2, #2
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f002 fc1b 	bl	80094b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006c80:	4b5a      	ldr	r3, [pc, #360]	@ (8006dec <USBD_CDC_Init+0x1e4>)
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	f003 020f 	and.w	r2, r3, #15
 8006c88:	6879      	ldr	r1, [r7, #4]
 8006c8a:	4613      	mov	r3, r2
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	4413      	add	r3, r2
 8006c90:	009b      	lsls	r3, r3, #2
 8006c92:	440b      	add	r3, r1
 8006c94:	3323      	adds	r3, #35	@ 0x23
 8006c96:	2201      	movs	r2, #1
 8006c98:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006c9a:	4b55      	ldr	r3, [pc, #340]	@ (8006df0 <USBD_CDC_Init+0x1e8>)
 8006c9c:	7819      	ldrb	r1, [r3, #0]
 8006c9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ca2:	2202      	movs	r2, #2
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f002 fc06 	bl	80094b6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006caa:	4b51      	ldr	r3, [pc, #324]	@ (8006df0 <USBD_CDC_Init+0x1e8>)
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	f003 020f 	and.w	r2, r3, #15
 8006cb2:	6879      	ldr	r1, [r7, #4]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	4413      	add	r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	440b      	add	r3, r1
 8006cbe:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8006df4 <USBD_CDC_Init+0x1ec>)
 8006cc8:	781b      	ldrb	r3, [r3, #0]
 8006cca:	f003 020f 	and.w	r2, r3, #15
 8006cce:	6879      	ldr	r1, [r7, #4]
 8006cd0:	4613      	mov	r3, r2
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	4413      	add	r3, r2
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	440b      	add	r3, r1
 8006cda:	331c      	adds	r3, #28
 8006cdc:	2210      	movs	r2, #16
 8006cde:	601a      	str	r2, [r3, #0]
 8006ce0:	e035      	b.n	8006d4e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006ce2:	4b42      	ldr	r3, [pc, #264]	@ (8006dec <USBD_CDC_Init+0x1e4>)
 8006ce4:	7819      	ldrb	r1, [r3, #0]
 8006ce6:	2340      	movs	r3, #64	@ 0x40
 8006ce8:	2202      	movs	r2, #2
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f002 fbe3 	bl	80094b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006cf0:	4b3e      	ldr	r3, [pc, #248]	@ (8006dec <USBD_CDC_Init+0x1e4>)
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	f003 020f 	and.w	r2, r3, #15
 8006cf8:	6879      	ldr	r1, [r7, #4]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	440b      	add	r3, r1
 8006d04:	3323      	adds	r3, #35	@ 0x23
 8006d06:	2201      	movs	r2, #1
 8006d08:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006d0a:	4b39      	ldr	r3, [pc, #228]	@ (8006df0 <USBD_CDC_Init+0x1e8>)
 8006d0c:	7819      	ldrb	r1, [r3, #0]
 8006d0e:	2340      	movs	r3, #64	@ 0x40
 8006d10:	2202      	movs	r2, #2
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f002 fbcf 	bl	80094b6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006d18:	4b35      	ldr	r3, [pc, #212]	@ (8006df0 <USBD_CDC_Init+0x1e8>)
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	f003 020f 	and.w	r2, r3, #15
 8006d20:	6879      	ldr	r1, [r7, #4]
 8006d22:	4613      	mov	r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	4413      	add	r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	440b      	add	r3, r1
 8006d2c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006d30:	2201      	movs	r2, #1
 8006d32:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006d34:	4b2f      	ldr	r3, [pc, #188]	@ (8006df4 <USBD_CDC_Init+0x1ec>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	f003 020f 	and.w	r2, r3, #15
 8006d3c:	6879      	ldr	r1, [r7, #4]
 8006d3e:	4613      	mov	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	440b      	add	r3, r1
 8006d48:	331c      	adds	r3, #28
 8006d4a:	2210      	movs	r2, #16
 8006d4c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006d4e:	4b29      	ldr	r3, [pc, #164]	@ (8006df4 <USBD_CDC_Init+0x1ec>)
 8006d50:	7819      	ldrb	r1, [r3, #0]
 8006d52:	2308      	movs	r3, #8
 8006d54:	2203      	movs	r2, #3
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f002 fbad 	bl	80094b6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006d5c:	4b25      	ldr	r3, [pc, #148]	@ (8006df4 <USBD_CDC_Init+0x1ec>)
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	f003 020f 	and.w	r2, r3, #15
 8006d64:	6879      	ldr	r1, [r7, #4]
 8006d66:	4613      	mov	r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	4413      	add	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	440b      	add	r3, r1
 8006d70:	3323      	adds	r3, #35	@ 0x23
 8006d72:	2201      	movs	r2, #1
 8006d74:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	33b0      	adds	r3, #176	@ 0xb0
 8006d88:	009b      	lsls	r3, r3, #2
 8006d8a:	4413      	add	r3, r2
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d101      	bne.n	8006db0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006dac:	2302      	movs	r3, #2
 8006dae:	e018      	b.n	8006de2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	7c1b      	ldrb	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d10a      	bne.n	8006dce <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006db8:	4b0d      	ldr	r3, [pc, #52]	@ (8006df0 <USBD_CDC_Init+0x1e8>)
 8006dba:	7819      	ldrb	r1, [r3, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006dc2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f002 fc64 	bl	8009694 <USBD_LL_PrepareReceive>
 8006dcc:	e008      	b.n	8006de0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006dce:	4b08      	ldr	r3, [pc, #32]	@ (8006df0 <USBD_CDC_Init+0x1e8>)
 8006dd0:	7819      	ldrb	r1, [r3, #0]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006dd8:	2340      	movs	r3, #64	@ 0x40
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f002 fc5a 	bl	8009694 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006de0:	2300      	movs	r3, #0
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	20000093 	.word	0x20000093
 8006df0:	20000094 	.word	0x20000094
 8006df4:	20000095 	.word	0x20000095

08006df8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b082      	sub	sp, #8
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	460b      	mov	r3, r1
 8006e02:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006e04:	4b3a      	ldr	r3, [pc, #232]	@ (8006ef0 <USBD_CDC_DeInit+0xf8>)
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	4619      	mov	r1, r3
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f002 fb79 	bl	8009502 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006e10:	4b37      	ldr	r3, [pc, #220]	@ (8006ef0 <USBD_CDC_DeInit+0xf8>)
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	f003 020f 	and.w	r2, r3, #15
 8006e18:	6879      	ldr	r1, [r7, #4]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4413      	add	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	440b      	add	r3, r1
 8006e24:	3323      	adds	r3, #35	@ 0x23
 8006e26:	2200      	movs	r2, #0
 8006e28:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006e2a:	4b32      	ldr	r3, [pc, #200]	@ (8006ef4 <USBD_CDC_DeInit+0xfc>)
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	4619      	mov	r1, r3
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f002 fb66 	bl	8009502 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006e36:	4b2f      	ldr	r3, [pc, #188]	@ (8006ef4 <USBD_CDC_DeInit+0xfc>)
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	f003 020f 	and.w	r2, r3, #15
 8006e3e:	6879      	ldr	r1, [r7, #4]
 8006e40:	4613      	mov	r3, r2
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	4413      	add	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	440b      	add	r3, r1
 8006e4a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006e4e:	2200      	movs	r2, #0
 8006e50:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006e52:	4b29      	ldr	r3, [pc, #164]	@ (8006ef8 <USBD_CDC_DeInit+0x100>)
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	4619      	mov	r1, r3
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f002 fb52 	bl	8009502 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006e5e:	4b26      	ldr	r3, [pc, #152]	@ (8006ef8 <USBD_CDC_DeInit+0x100>)
 8006e60:	781b      	ldrb	r3, [r3, #0]
 8006e62:	f003 020f 	and.w	r2, r3, #15
 8006e66:	6879      	ldr	r1, [r7, #4]
 8006e68:	4613      	mov	r3, r2
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	4413      	add	r3, r2
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	440b      	add	r3, r1
 8006e72:	3323      	adds	r3, #35	@ 0x23
 8006e74:	2200      	movs	r2, #0
 8006e76:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006e78:	4b1f      	ldr	r3, [pc, #124]	@ (8006ef8 <USBD_CDC_DeInit+0x100>)
 8006e7a:	781b      	ldrb	r3, [r3, #0]
 8006e7c:	f003 020f 	and.w	r2, r3, #15
 8006e80:	6879      	ldr	r1, [r7, #4]
 8006e82:	4613      	mov	r3, r2
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	4413      	add	r3, r2
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	440b      	add	r3, r1
 8006e8c:	331c      	adds	r3, #28
 8006e8e:	2200      	movs	r2, #0
 8006e90:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	32b0      	adds	r2, #176	@ 0xb0
 8006e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d01f      	beq.n	8006ee4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	33b0      	adds	r3, #176	@ 0xb0
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	4413      	add	r3, r2
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	32b0      	adds	r2, #176	@ 0xb0
 8006ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	f002 fc74 	bl	80097b4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	32b0      	adds	r2, #176	@ 0xb0
 8006ed6:	2100      	movs	r1, #0
 8006ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3708      	adds	r7, #8
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	20000093 	.word	0x20000093
 8006ef4:	20000094 	.word	0x20000094
 8006ef8:	20000095 	.word	0x20000095

08006efc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b086      	sub	sp, #24
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	32b0      	adds	r2, #176	@ 0xb0
 8006f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f14:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006f16:	2300      	movs	r3, #0
 8006f18:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d101      	bne.n	8006f2c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006f28:	2303      	movs	r3, #3
 8006f2a:	e0bf      	b.n	80070ac <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	781b      	ldrb	r3, [r3, #0]
 8006f30:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d050      	beq.n	8006fda <USBD_CDC_Setup+0xde>
 8006f38:	2b20      	cmp	r3, #32
 8006f3a:	f040 80af 	bne.w	800709c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	88db      	ldrh	r3, [r3, #6]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d03a      	beq.n	8006fbc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	781b      	ldrb	r3, [r3, #0]
 8006f4a:	b25b      	sxtb	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	da1b      	bge.n	8006f88 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	33b0      	adds	r3, #176	@ 0xb0
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	4413      	add	r3, r2
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	683a      	ldr	r2, [r7, #0]
 8006f64:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006f66:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006f68:	683a      	ldr	r2, [r7, #0]
 8006f6a:	88d2      	ldrh	r2, [r2, #6]
 8006f6c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	88db      	ldrh	r3, [r3, #6]
 8006f72:	2b07      	cmp	r3, #7
 8006f74:	bf28      	it	cs
 8006f76:	2307      	movcs	r3, #7
 8006f78:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	89fa      	ldrh	r2, [r7, #14]
 8006f7e:	4619      	mov	r1, r3
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f001 fdd3 	bl	8008b2c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006f86:	e090      	b.n	80070aa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	785a      	ldrb	r2, [r3, #1]
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	88db      	ldrh	r3, [r3, #6]
 8006f96:	2b3f      	cmp	r3, #63	@ 0x3f
 8006f98:	d803      	bhi.n	8006fa2 <USBD_CDC_Setup+0xa6>
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	88db      	ldrh	r3, [r3, #6]
 8006f9e:	b2da      	uxtb	r2, r3
 8006fa0:	e000      	b.n	8006fa4 <USBD_CDC_Setup+0xa8>
 8006fa2:	2240      	movs	r2, #64	@ 0x40
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006faa:	6939      	ldr	r1, [r7, #16]
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f001 fde8 	bl	8008b8a <USBD_CtlPrepareRx>
      break;
 8006fba:	e076      	b.n	80070aa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	33b0      	adds	r3, #176	@ 0xb0
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	4413      	add	r3, r2
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	683a      	ldr	r2, [r7, #0]
 8006fd0:	7850      	ldrb	r0, [r2, #1]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	6839      	ldr	r1, [r7, #0]
 8006fd6:	4798      	blx	r3
      break;
 8006fd8:	e067      	b.n	80070aa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	785b      	ldrb	r3, [r3, #1]
 8006fde:	2b0b      	cmp	r3, #11
 8006fe0:	d851      	bhi.n	8007086 <USBD_CDC_Setup+0x18a>
 8006fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fe8 <USBD_CDC_Setup+0xec>)
 8006fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fe8:	08007019 	.word	0x08007019
 8006fec:	08007095 	.word	0x08007095
 8006ff0:	08007087 	.word	0x08007087
 8006ff4:	08007087 	.word	0x08007087
 8006ff8:	08007087 	.word	0x08007087
 8006ffc:	08007087 	.word	0x08007087
 8007000:	08007087 	.word	0x08007087
 8007004:	08007087 	.word	0x08007087
 8007008:	08007087 	.word	0x08007087
 800700c:	08007087 	.word	0x08007087
 8007010:	08007043 	.word	0x08007043
 8007014:	0800706d 	.word	0x0800706d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b03      	cmp	r3, #3
 8007022:	d107      	bne.n	8007034 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007024:	f107 030a 	add.w	r3, r7, #10
 8007028:	2202      	movs	r2, #2
 800702a:	4619      	mov	r1, r3
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f001 fd7d 	bl	8008b2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007032:	e032      	b.n	800709a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007034:	6839      	ldr	r1, [r7, #0]
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f001 fcfb 	bl	8008a32 <USBD_CtlError>
            ret = USBD_FAIL;
 800703c:	2303      	movs	r3, #3
 800703e:	75fb      	strb	r3, [r7, #23]
          break;
 8007040:	e02b      	b.n	800709a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b03      	cmp	r3, #3
 800704c:	d107      	bne.n	800705e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800704e:	f107 030d 	add.w	r3, r7, #13
 8007052:	2201      	movs	r2, #1
 8007054:	4619      	mov	r1, r3
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f001 fd68 	bl	8008b2c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800705c:	e01d      	b.n	800709a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800705e:	6839      	ldr	r1, [r7, #0]
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f001 fce6 	bl	8008a32 <USBD_CtlError>
            ret = USBD_FAIL;
 8007066:	2303      	movs	r3, #3
 8007068:	75fb      	strb	r3, [r7, #23]
          break;
 800706a:	e016      	b.n	800709a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007072:	b2db      	uxtb	r3, r3
 8007074:	2b03      	cmp	r3, #3
 8007076:	d00f      	beq.n	8007098 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007078:	6839      	ldr	r1, [r7, #0]
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f001 fcd9 	bl	8008a32 <USBD_CtlError>
            ret = USBD_FAIL;
 8007080:	2303      	movs	r3, #3
 8007082:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007084:	e008      	b.n	8007098 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007086:	6839      	ldr	r1, [r7, #0]
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f001 fcd2 	bl	8008a32 <USBD_CtlError>
          ret = USBD_FAIL;
 800708e:	2303      	movs	r3, #3
 8007090:	75fb      	strb	r3, [r7, #23]
          break;
 8007092:	e002      	b.n	800709a <USBD_CDC_Setup+0x19e>
          break;
 8007094:	bf00      	nop
 8007096:	e008      	b.n	80070aa <USBD_CDC_Setup+0x1ae>
          break;
 8007098:	bf00      	nop
      }
      break;
 800709a:	e006      	b.n	80070aa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800709c:	6839      	ldr	r1, [r7, #0]
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f001 fcc7 	bl	8008a32 <USBD_CtlError>
      ret = USBD_FAIL;
 80070a4:	2303      	movs	r3, #3
 80070a6:	75fb      	strb	r3, [r7, #23]
      break;
 80070a8:	bf00      	nop
  }

  return (uint8_t)ret;
 80070aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3718      	adds	r7, #24
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	460b      	mov	r3, r1
 80070be:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80070c6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	32b0      	adds	r2, #176	@ 0xb0
 80070d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d101      	bne.n	80070de <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80070da:	2303      	movs	r3, #3
 80070dc:	e065      	b.n	80071aa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	32b0      	adds	r2, #176	@ 0xb0
 80070e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80070ee:	78fb      	ldrb	r3, [r7, #3]
 80070f0:	f003 020f 	and.w	r2, r3, #15
 80070f4:	6879      	ldr	r1, [r7, #4]
 80070f6:	4613      	mov	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4413      	add	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	440b      	add	r3, r1
 8007100:	3314      	adds	r3, #20
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d02f      	beq.n	8007168 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007108:	78fb      	ldrb	r3, [r7, #3]
 800710a:	f003 020f 	and.w	r2, r3, #15
 800710e:	6879      	ldr	r1, [r7, #4]
 8007110:	4613      	mov	r3, r2
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	4413      	add	r3, r2
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	440b      	add	r3, r1
 800711a:	3314      	adds	r3, #20
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	78fb      	ldrb	r3, [r7, #3]
 8007120:	f003 010f 	and.w	r1, r3, #15
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	460b      	mov	r3, r1
 8007128:	00db      	lsls	r3, r3, #3
 800712a:	440b      	add	r3, r1
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	4403      	add	r3, r0
 8007130:	331c      	adds	r3, #28
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	fbb2 f1f3 	udiv	r1, r2, r3
 8007138:	fb01 f303 	mul.w	r3, r1, r3
 800713c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800713e:	2b00      	cmp	r3, #0
 8007140:	d112      	bne.n	8007168 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007142:	78fb      	ldrb	r3, [r7, #3]
 8007144:	f003 020f 	and.w	r2, r3, #15
 8007148:	6879      	ldr	r1, [r7, #4]
 800714a:	4613      	mov	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	4413      	add	r3, r2
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	440b      	add	r3, r1
 8007154:	3314      	adds	r3, #20
 8007156:	2200      	movs	r2, #0
 8007158:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800715a:	78f9      	ldrb	r1, [r7, #3]
 800715c:	2300      	movs	r3, #0
 800715e:	2200      	movs	r2, #0
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f002 fa76 	bl	8009652 <USBD_LL_Transmit>
 8007166:	e01f      	b.n	80071a8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	2200      	movs	r2, #0
 800716c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	33b0      	adds	r3, #176	@ 0xb0
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	4413      	add	r3, r2
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	691b      	ldr	r3, [r3, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d010      	beq.n	80071a8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800718c:	687a      	ldr	r2, [r7, #4]
 800718e:	33b0      	adds	r3, #176	@ 0xb0
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	4413      	add	r3, r2
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	68ba      	ldr	r2, [r7, #8]
 800719a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80071a4:	78fa      	ldrb	r2, [r7, #3]
 80071a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80071a8:	2300      	movs	r3, #0
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3710      	adds	r7, #16
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}

080071b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80071b2:	b580      	push	{r7, lr}
 80071b4:	b084      	sub	sp, #16
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
 80071ba:	460b      	mov	r3, r1
 80071bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	32b0      	adds	r2, #176	@ 0xb0
 80071c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	32b0      	adds	r2, #176	@ 0xb0
 80071d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80071e0:	2303      	movs	r3, #3
 80071e2:	e01a      	b.n	800721a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80071e4:	78fb      	ldrb	r3, [r7, #3]
 80071e6:	4619      	mov	r1, r3
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f002 fa74 	bl	80096d6 <USBD_LL_GetRxDataSize>
 80071ee:	4602      	mov	r2, r0
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	33b0      	adds	r3, #176	@ 0xb0
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	4413      	add	r3, r2
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007214:	4611      	mov	r1, r2
 8007216:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b084      	sub	sp, #16
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	32b0      	adds	r2, #176	@ 0xb0
 8007234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007238:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d101      	bne.n	8007244 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007240:	2303      	movs	r3, #3
 8007242:	e024      	b.n	800728e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	33b0      	adds	r3, #176	@ 0xb0
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	4413      	add	r3, r2
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d019      	beq.n	800728c <USBD_CDC_EP0_RxReady+0x6a>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800725e:	2bff      	cmp	r3, #255	@ 0xff
 8007260:	d014      	beq.n	800728c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	33b0      	adds	r3, #176	@ 0xb0
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	4413      	add	r3, r2
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	68fa      	ldr	r2, [r7, #12]
 8007276:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800727a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007282:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	22ff      	movs	r2, #255	@ 0xff
 8007288:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3710      	adds	r7, #16
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}
	...

08007298 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80072a0:	2182      	movs	r1, #130	@ 0x82
 80072a2:	4818      	ldr	r0, [pc, #96]	@ (8007304 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80072a4:	f000 fd62 	bl	8007d6c <USBD_GetEpDesc>
 80072a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80072aa:	2101      	movs	r1, #1
 80072ac:	4815      	ldr	r0, [pc, #84]	@ (8007304 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80072ae:	f000 fd5d 	bl	8007d6c <USBD_GetEpDesc>
 80072b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80072b4:	2181      	movs	r1, #129	@ 0x81
 80072b6:	4813      	ldr	r0, [pc, #76]	@ (8007304 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80072b8:	f000 fd58 	bl	8007d6c <USBD_GetEpDesc>
 80072bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d002      	beq.n	80072ca <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	2210      	movs	r2, #16
 80072c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d006      	beq.n	80072de <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072d8:	711a      	strb	r2, [r3, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d006      	beq.n	80072f2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072ec:	711a      	strb	r2, [r3, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2243      	movs	r2, #67	@ 0x43
 80072f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80072f8:	4b02      	ldr	r3, [pc, #8]	@ (8007304 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3718      	adds	r7, #24
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
 8007302:	bf00      	nop
 8007304:	20000050 	.word	0x20000050

08007308 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b086      	sub	sp, #24
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007310:	2182      	movs	r1, #130	@ 0x82
 8007312:	4818      	ldr	r0, [pc, #96]	@ (8007374 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007314:	f000 fd2a 	bl	8007d6c <USBD_GetEpDesc>
 8007318:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800731a:	2101      	movs	r1, #1
 800731c:	4815      	ldr	r0, [pc, #84]	@ (8007374 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800731e:	f000 fd25 	bl	8007d6c <USBD_GetEpDesc>
 8007322:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007324:	2181      	movs	r1, #129	@ 0x81
 8007326:	4813      	ldr	r0, [pc, #76]	@ (8007374 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007328:	f000 fd20 	bl	8007d6c <USBD_GetEpDesc>
 800732c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d002      	beq.n	800733a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	2210      	movs	r2, #16
 8007338:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d006      	beq.n	800734e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	2200      	movs	r2, #0
 8007344:	711a      	strb	r2, [r3, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	f042 0202 	orr.w	r2, r2, #2
 800734c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d006      	beq.n	8007362 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	711a      	strb	r2, [r3, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	f042 0202 	orr.w	r2, r2, #2
 8007360:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2243      	movs	r2, #67	@ 0x43
 8007366:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007368:	4b02      	ldr	r3, [pc, #8]	@ (8007374 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800736a:	4618      	mov	r0, r3
 800736c:	3718      	adds	r7, #24
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	20000050 	.word	0x20000050

08007378 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007380:	2182      	movs	r1, #130	@ 0x82
 8007382:	4818      	ldr	r0, [pc, #96]	@ (80073e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007384:	f000 fcf2 	bl	8007d6c <USBD_GetEpDesc>
 8007388:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800738a:	2101      	movs	r1, #1
 800738c:	4815      	ldr	r0, [pc, #84]	@ (80073e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800738e:	f000 fced 	bl	8007d6c <USBD_GetEpDesc>
 8007392:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007394:	2181      	movs	r1, #129	@ 0x81
 8007396:	4813      	ldr	r0, [pc, #76]	@ (80073e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007398:	f000 fce8 	bl	8007d6c <USBD_GetEpDesc>
 800739c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d002      	beq.n	80073aa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	2210      	movs	r2, #16
 80073a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d006      	beq.n	80073be <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073b8:	711a      	strb	r2, [r3, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d006      	beq.n	80073d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073cc:	711a      	strb	r2, [r3, #4]
 80073ce:	2200      	movs	r2, #0
 80073d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2243      	movs	r2, #67	@ 0x43
 80073d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80073d8:	4b02      	ldr	r3, [pc, #8]	@ (80073e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3718      	adds	r7, #24
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	20000050 	.word	0x20000050

080073e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	220a      	movs	r2, #10
 80073f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80073f6:	4b03      	ldr	r3, [pc, #12]	@ (8007404 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	2000000c 	.word	0x2000000c

08007408 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d101      	bne.n	800741c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007418:	2303      	movs	r3, #3
 800741a:	e009      	b.n	8007430 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	33b0      	adds	r3, #176	@ 0xb0
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4413      	add	r3, r2
 800742a:	683a      	ldr	r2, [r7, #0]
 800742c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	4618      	mov	r0, r3
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800743c:	b480      	push	{r7}
 800743e:	b087      	sub	sp, #28
 8007440:	af00      	add	r7, sp, #0
 8007442:	60f8      	str	r0, [r7, #12]
 8007444:	60b9      	str	r1, [r7, #8]
 8007446:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	32b0      	adds	r2, #176	@ 0xb0
 8007452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007456:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d101      	bne.n	8007462 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800745e:	2303      	movs	r3, #3
 8007460:	e008      	b.n	8007474 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	371c      	adds	r7, #28
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007480:	b480      	push	{r7}
 8007482:	b085      	sub	sp, #20
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	32b0      	adds	r2, #176	@ 0xb0
 8007494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007498:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d101      	bne.n	80074a4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e004      	b.n	80074ae <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	683a      	ldr	r2, [r7, #0]
 80074a8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3714      	adds	r7, #20
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
	...

080074bc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	32b0      	adds	r2, #176	@ 0xb0
 80074ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074d2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80074d4:	2301      	movs	r3, #1
 80074d6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80074de:	2303      	movs	r3, #3
 80074e0:	e025      	b.n	800752e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d11f      	bne.n	800752c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80074f4:	4b10      	ldr	r3, [pc, #64]	@ (8007538 <USBD_CDC_TransmitPacket+0x7c>)
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	f003 020f 	and.w	r2, r3, #15
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	4613      	mov	r3, r2
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	4413      	add	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4403      	add	r3, r0
 800750e:	3314      	adds	r3, #20
 8007510:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007512:	4b09      	ldr	r3, [pc, #36]	@ (8007538 <USBD_CDC_TransmitPacket+0x7c>)
 8007514:	7819      	ldrb	r1, [r3, #0]
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f002 f895 	bl	8009652 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007528:	2300      	movs	r3, #0
 800752a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800752c:	7bfb      	ldrb	r3, [r7, #15]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	20000093 	.word	0x20000093

0800753c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b084      	sub	sp, #16
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	32b0      	adds	r2, #176	@ 0xb0
 800754e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007552:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	32b0      	adds	r2, #176	@ 0xb0
 800755e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d101      	bne.n	800756a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007566:	2303      	movs	r3, #3
 8007568:	e018      	b.n	800759c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	7c1b      	ldrb	r3, [r3, #16]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d10a      	bne.n	8007588 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007572:	4b0c      	ldr	r3, [pc, #48]	@ (80075a4 <USBD_CDC_ReceivePacket+0x68>)
 8007574:	7819      	ldrb	r1, [r3, #0]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800757c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f002 f887 	bl	8009694 <USBD_LL_PrepareReceive>
 8007586:	e008      	b.n	800759a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007588:	4b06      	ldr	r3, [pc, #24]	@ (80075a4 <USBD_CDC_ReceivePacket+0x68>)
 800758a:	7819      	ldrb	r1, [r3, #0]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007592:	2340      	movs	r3, #64	@ 0x40
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f002 f87d 	bl	8009694 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800759a:	2300      	movs	r3, #0
}
 800759c:	4618      	mov	r0, r3
 800759e:	3710      	adds	r7, #16
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	20000094 	.word	0x20000094

080075a8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b086      	sub	sp, #24
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	4613      	mov	r3, r2
 80075b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d101      	bne.n	80075c0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80075bc:	2303      	movs	r3, #3
 80075be:	e01f      	b.n	8007600 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d003      	beq.n	80075e6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	68ba      	ldr	r2, [r7, #8]
 80075e2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	79fa      	ldrb	r2, [r7, #7]
 80075f2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f001 fef7 	bl	80093e8 <USBD_LL_Init>
 80075fa:	4603      	mov	r3, r0
 80075fc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80075fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007600:	4618      	mov	r0, r3
 8007602:	3718      	adds	r7, #24
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d101      	bne.n	8007620 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800761c:	2303      	movs	r3, #3
 800761e:	e025      	b.n	800766c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	683a      	ldr	r2, [r7, #0]
 8007624:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	32ae      	adds	r2, #174	@ 0xae
 8007632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00f      	beq.n	800765c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	32ae      	adds	r2, #174	@ 0xae
 8007646:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800764a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800764c:	f107 020e 	add.w	r2, r7, #14
 8007650:	4610      	mov	r0, r2
 8007652:	4798      	blx	r3
 8007654:	4602      	mov	r2, r0
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007662:	1c5a      	adds	r2, r3, #1
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f001 feff 	bl	8009480 <USBD_LL_Start>
 8007682:	4603      	mov	r3, r0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3708      	adds	r7, #8
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007694:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007696:	4618      	mov	r0, r3
 8007698:	370c      	adds	r7, #12
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr

080076a2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b084      	sub	sp, #16
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
 80076aa:	460b      	mov	r3, r1
 80076ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d009      	beq.n	80076d0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	78fa      	ldrb	r2, [r7, #3]
 80076c6:	4611      	mov	r1, r2
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	4798      	blx	r3
 80076cc:	4603      	mov	r3, r0
 80076ce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80076d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b084      	sub	sp, #16
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
 80076e2:	460b      	mov	r3, r1
 80076e4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80076e6:	2300      	movs	r3, #0
 80076e8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	78fa      	ldrb	r2, [r7, #3]
 80076f4:	4611      	mov	r1, r2
 80076f6:	6878      	ldr	r0, [r7, #4]
 80076f8:	4798      	blx	r3
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d001      	beq.n	8007704 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007700:	2303      	movs	r3, #3
 8007702:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007704:	7bfb      	ldrb	r3, [r7, #15]
}
 8007706:	4618      	mov	r0, r3
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800770e:	b580      	push	{r7, lr}
 8007710:	b084      	sub	sp, #16
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800771e:	6839      	ldr	r1, [r7, #0]
 8007720:	4618      	mov	r0, r3
 8007722:	f001 f94c 	bl	80089be <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2201      	movs	r2, #1
 800772a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007734:	461a      	mov	r2, r3
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007742:	f003 031f 	and.w	r3, r3, #31
 8007746:	2b02      	cmp	r3, #2
 8007748:	d01a      	beq.n	8007780 <USBD_LL_SetupStage+0x72>
 800774a:	2b02      	cmp	r3, #2
 800774c:	d822      	bhi.n	8007794 <USBD_LL_SetupStage+0x86>
 800774e:	2b00      	cmp	r3, #0
 8007750:	d002      	beq.n	8007758 <USBD_LL_SetupStage+0x4a>
 8007752:	2b01      	cmp	r3, #1
 8007754:	d00a      	beq.n	800776c <USBD_LL_SetupStage+0x5e>
 8007756:	e01d      	b.n	8007794 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800775e:	4619      	mov	r1, r3
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 fb77 	bl	8007e54 <USBD_StdDevReq>
 8007766:	4603      	mov	r3, r0
 8007768:	73fb      	strb	r3, [r7, #15]
      break;
 800776a:	e020      	b.n	80077ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007772:	4619      	mov	r1, r3
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f000 fbdf 	bl	8007f38 <USBD_StdItfReq>
 800777a:	4603      	mov	r3, r0
 800777c:	73fb      	strb	r3, [r7, #15]
      break;
 800777e:	e016      	b.n	80077ae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007786:	4619      	mov	r1, r3
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 fc41 	bl	8008010 <USBD_StdEPReq>
 800778e:	4603      	mov	r3, r0
 8007790:	73fb      	strb	r3, [r7, #15]
      break;
 8007792:	e00c      	b.n	80077ae <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800779a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	4619      	mov	r1, r3
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f001 fecc 	bl	8009540 <USBD_LL_StallEP>
 80077a8:	4603      	mov	r3, r0
 80077aa:	73fb      	strb	r3, [r7, #15]
      break;
 80077ac:	bf00      	nop
  }

  return ret;
 80077ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3710      	adds	r7, #16
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	460b      	mov	r3, r1
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80077c6:	2300      	movs	r3, #0
 80077c8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80077ca:	7afb      	ldrb	r3, [r7, #11]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d177      	bne.n	80078c0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80077d6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80077de:	2b03      	cmp	r3, #3
 80077e0:	f040 80a1 	bne.w	8007926 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	693a      	ldr	r2, [r7, #16]
 80077ea:	8992      	ldrh	r2, [r2, #12]
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d91c      	bls.n	800782a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	693a      	ldr	r2, [r7, #16]
 80077f6:	8992      	ldrh	r2, [r2, #12]
 80077f8:	1a9a      	subs	r2, r3, r2
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	693a      	ldr	r2, [r7, #16]
 8007804:	8992      	ldrh	r2, [r2, #12]
 8007806:	441a      	add	r2, r3
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	6919      	ldr	r1, [r3, #16]
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	899b      	ldrh	r3, [r3, #12]
 8007814:	461a      	mov	r2, r3
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	4293      	cmp	r3, r2
 800781c:	bf38      	it	cc
 800781e:	4613      	movcc	r3, r2
 8007820:	461a      	mov	r2, r3
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f001 f9d2 	bl	8008bcc <USBD_CtlContinueRx>
 8007828:	e07d      	b.n	8007926 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007830:	f003 031f 	and.w	r3, r3, #31
 8007834:	2b02      	cmp	r3, #2
 8007836:	d014      	beq.n	8007862 <USBD_LL_DataOutStage+0xaa>
 8007838:	2b02      	cmp	r3, #2
 800783a:	d81d      	bhi.n	8007878 <USBD_LL_DataOutStage+0xc0>
 800783c:	2b00      	cmp	r3, #0
 800783e:	d002      	beq.n	8007846 <USBD_LL_DataOutStage+0x8e>
 8007840:	2b01      	cmp	r3, #1
 8007842:	d003      	beq.n	800784c <USBD_LL_DataOutStage+0x94>
 8007844:	e018      	b.n	8007878 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007846:	2300      	movs	r3, #0
 8007848:	75bb      	strb	r3, [r7, #22]
            break;
 800784a:	e018      	b.n	800787e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007852:	b2db      	uxtb	r3, r3
 8007854:	4619      	mov	r1, r3
 8007856:	68f8      	ldr	r0, [r7, #12]
 8007858:	f000 fa6e 	bl	8007d38 <USBD_CoreFindIF>
 800785c:	4603      	mov	r3, r0
 800785e:	75bb      	strb	r3, [r7, #22]
            break;
 8007860:	e00d      	b.n	800787e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007868:	b2db      	uxtb	r3, r3
 800786a:	4619      	mov	r1, r3
 800786c:	68f8      	ldr	r0, [r7, #12]
 800786e:	f000 fa70 	bl	8007d52 <USBD_CoreFindEP>
 8007872:	4603      	mov	r3, r0
 8007874:	75bb      	strb	r3, [r7, #22]
            break;
 8007876:	e002      	b.n	800787e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007878:	2300      	movs	r3, #0
 800787a:	75bb      	strb	r3, [r7, #22]
            break;
 800787c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800787e:	7dbb      	ldrb	r3, [r7, #22]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d119      	bne.n	80078b8 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800788a:	b2db      	uxtb	r3, r3
 800788c:	2b03      	cmp	r3, #3
 800788e:	d113      	bne.n	80078b8 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007890:	7dba      	ldrb	r2, [r7, #22]
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	32ae      	adds	r2, #174	@ 0xae
 8007896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800789a:	691b      	ldr	r3, [r3, #16]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d00b      	beq.n	80078b8 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80078a0:	7dba      	ldrb	r2, [r7, #22]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80078a8:	7dba      	ldrb	r2, [r7, #22]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	32ae      	adds	r2, #174	@ 0xae
 80078ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f001 f998 	bl	8008bee <USBD_CtlSendStatus>
 80078be:	e032      	b.n	8007926 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80078c0:	7afb      	ldrb	r3, [r7, #11]
 80078c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078c6:	b2db      	uxtb	r3, r3
 80078c8:	4619      	mov	r1, r3
 80078ca:	68f8      	ldr	r0, [r7, #12]
 80078cc:	f000 fa41 	bl	8007d52 <USBD_CoreFindEP>
 80078d0:	4603      	mov	r3, r0
 80078d2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80078d4:	7dbb      	ldrb	r3, [r7, #22]
 80078d6:	2bff      	cmp	r3, #255	@ 0xff
 80078d8:	d025      	beq.n	8007926 <USBD_LL_DataOutStage+0x16e>
 80078da:	7dbb      	ldrb	r3, [r7, #22]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d122      	bne.n	8007926 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	2b03      	cmp	r3, #3
 80078ea:	d117      	bne.n	800791c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80078ec:	7dba      	ldrb	r2, [r7, #22]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	32ae      	adds	r2, #174	@ 0xae
 80078f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078f6:	699b      	ldr	r3, [r3, #24]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d00f      	beq.n	800791c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80078fc:	7dba      	ldrb	r2, [r7, #22]
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007904:	7dba      	ldrb	r2, [r7, #22]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	32ae      	adds	r2, #174	@ 0xae
 800790a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800790e:	699b      	ldr	r3, [r3, #24]
 8007910:	7afa      	ldrb	r2, [r7, #11]
 8007912:	4611      	mov	r1, r2
 8007914:	68f8      	ldr	r0, [r7, #12]
 8007916:	4798      	blx	r3
 8007918:	4603      	mov	r3, r0
 800791a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800791c:	7dfb      	ldrb	r3, [r7, #23]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007922:	7dfb      	ldrb	r3, [r7, #23]
 8007924:	e000      	b.n	8007928 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	3718      	adds	r7, #24
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b086      	sub	sp, #24
 8007934:	af00      	add	r7, sp, #0
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	460b      	mov	r3, r1
 800793a:	607a      	str	r2, [r7, #4]
 800793c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800793e:	7afb      	ldrb	r3, [r7, #11]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d178      	bne.n	8007a36 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	3314      	adds	r3, #20
 8007948:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007950:	2b02      	cmp	r3, #2
 8007952:	d163      	bne.n	8007a1c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	8992      	ldrh	r2, [r2, #12]
 800795c:	4293      	cmp	r3, r2
 800795e:	d91c      	bls.n	800799a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	693a      	ldr	r2, [r7, #16]
 8007966:	8992      	ldrh	r2, [r2, #12]
 8007968:	1a9a      	subs	r2, r3, r2
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	8992      	ldrh	r2, [r2, #12]
 8007976:	441a      	add	r2, r3
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	6919      	ldr	r1, [r3, #16]
 8007980:	693b      	ldr	r3, [r7, #16]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	461a      	mov	r2, r3
 8007986:	68f8      	ldr	r0, [r7, #12]
 8007988:	f001 f8ee 	bl	8008b68 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800798c:	2300      	movs	r3, #0
 800798e:	2200      	movs	r2, #0
 8007990:	2100      	movs	r1, #0
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f001 fe7e 	bl	8009694 <USBD_LL_PrepareReceive>
 8007998:	e040      	b.n	8007a1c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	899b      	ldrh	r3, [r3, #12]
 800799e:	461a      	mov	r2, r3
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d11c      	bne.n	80079e2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d316      	bcc.n	80079e2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	681a      	ldr	r2, [r3, #0]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80079be:	429a      	cmp	r2, r3
 80079c0:	d20f      	bcs.n	80079e2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80079c2:	2200      	movs	r2, #0
 80079c4:	2100      	movs	r1, #0
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f001 f8ce 	bl	8008b68 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079d4:	2300      	movs	r3, #0
 80079d6:	2200      	movs	r2, #0
 80079d8:	2100      	movs	r1, #0
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f001 fe5a 	bl	8009694 <USBD_LL_PrepareReceive>
 80079e0:	e01c      	b.n	8007a1c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	2b03      	cmp	r3, #3
 80079ec:	d10f      	bne.n	8007a0e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d009      	beq.n	8007a0e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a0e:	2180      	movs	r1, #128	@ 0x80
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f001 fd95 	bl	8009540 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007a16:	68f8      	ldr	r0, [r7, #12]
 8007a18:	f001 f8fc 	bl	8008c14 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d03a      	beq.n	8007a9c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f7ff fe30 	bl	800768c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007a34:	e032      	b.n	8007a9c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007a36:	7afb      	ldrb	r3, [r7, #11]
 8007a38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	4619      	mov	r1, r3
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f000 f986 	bl	8007d52 <USBD_CoreFindEP>
 8007a46:	4603      	mov	r3, r0
 8007a48:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a4a:	7dfb      	ldrb	r3, [r7, #23]
 8007a4c:	2bff      	cmp	r3, #255	@ 0xff
 8007a4e:	d025      	beq.n	8007a9c <USBD_LL_DataInStage+0x16c>
 8007a50:	7dfb      	ldrb	r3, [r7, #23]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d122      	bne.n	8007a9c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	2b03      	cmp	r3, #3
 8007a60:	d11c      	bne.n	8007a9c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007a62:	7dfa      	ldrb	r2, [r7, #23]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	32ae      	adds	r2, #174	@ 0xae
 8007a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d014      	beq.n	8007a9c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007a72:	7dfa      	ldrb	r2, [r7, #23]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007a7a:	7dfa      	ldrb	r2, [r7, #23]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	32ae      	adds	r2, #174	@ 0xae
 8007a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	7afa      	ldrb	r2, [r7, #11]
 8007a88:	4611      	mov	r1, r2
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	4798      	blx	r3
 8007a8e:	4603      	mov	r3, r0
 8007a90:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007a92:	7dbb      	ldrb	r3, [r7, #22]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d001      	beq.n	8007a9c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007a98:	7dbb      	ldrb	r3, [r7, #22]
 8007a9a:	e000      	b.n	8007a9e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3718      	adds	r7, #24
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b084      	sub	sp, #16
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2200      	movs	r2, #0
 8007abe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d014      	beq.n	8007b0c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d00e      	beq.n	8007b0c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	6852      	ldr	r2, [r2, #4]
 8007afa:	b2d2      	uxtb	r2, r2
 8007afc:	4611      	mov	r1, r2
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	4798      	blx	r3
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d001      	beq.n	8007b0c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007b0c:	2340      	movs	r3, #64	@ 0x40
 8007b0e:	2200      	movs	r2, #0
 8007b10:	2100      	movs	r1, #0
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f001 fccf 	bl	80094b6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2240      	movs	r2, #64	@ 0x40
 8007b24:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007b28:	2340      	movs	r3, #64	@ 0x40
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	2180      	movs	r1, #128	@ 0x80
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f001 fcc1 	bl	80094b6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2240      	movs	r2, #64	@ 0x40
 8007b40:	841a      	strh	r2, [r3, #32]

  return ret;
 8007b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	460b      	mov	r3, r1
 8007b56:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	78fa      	ldrb	r2, [r7, #3]
 8007b5c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	370c      	adds	r7, #12
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b04      	cmp	r3, #4
 8007b7e:	d006      	beq.n	8007b8e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b86:	b2da      	uxtb	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2204      	movs	r2, #4
 8007b92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b04      	cmp	r3, #4
 8007bb6:	d106      	bne.n	8007bc6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007bc6:	2300      	movs	r3, #0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b082      	sub	sp, #8
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	2b03      	cmp	r3, #3
 8007be6:	d110      	bne.n	8007c0a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00b      	beq.n	8007c0a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bf8:	69db      	ldr	r3, [r3, #28]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d005      	beq.n	8007c0a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c04:	69db      	ldr	r3, [r3, #28]
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007c0a:	2300      	movs	r3, #0
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3708      	adds	r7, #8
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	32ae      	adds	r2, #174	@ 0xae
 8007c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d101      	bne.n	8007c36 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e01c      	b.n	8007c70 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b03      	cmp	r3, #3
 8007c40:	d115      	bne.n	8007c6e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	32ae      	adds	r2, #174	@ 0xae
 8007c4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00b      	beq.n	8007c6e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	32ae      	adds	r2, #174	@ 0xae
 8007c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	78fa      	ldrb	r2, [r7, #3]
 8007c68:	4611      	mov	r1, r2
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3708      	adds	r7, #8
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}

08007c78 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	460b      	mov	r3, r1
 8007c82:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	32ae      	adds	r2, #174	@ 0xae
 8007c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d101      	bne.n	8007c9a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007c96:	2303      	movs	r3, #3
 8007c98:	e01c      	b.n	8007cd4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	2b03      	cmp	r3, #3
 8007ca4:	d115      	bne.n	8007cd2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	32ae      	adds	r2, #174	@ 0xae
 8007cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d00b      	beq.n	8007cd2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	32ae      	adds	r2, #174	@ 0xae
 8007cc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cca:	78fa      	ldrb	r2, [r7, #3]
 8007ccc:	4611      	mov	r1, r2
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007cd2:	2300      	movs	r3, #0
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3708      	adds	r7, #8
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr

08007cf2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007cf2:	b580      	push	{r7, lr}
 8007cf4:	b084      	sub	sp, #16
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2201      	movs	r2, #1
 8007d02:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00e      	beq.n	8007d2e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	6852      	ldr	r2, [r2, #4]
 8007d1c:	b2d2      	uxtb	r2, r2
 8007d1e:	4611      	mov	r1, r2
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	4798      	blx	r3
 8007d24:	4603      	mov	r3, r0
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d001      	beq.n	8007d2e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}

08007d38 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	460b      	mov	r3, r1
 8007d42:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007d44:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	370c      	adds	r7, #12
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b083      	sub	sp, #12
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007d5e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b086      	sub	sp, #24
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	460b      	mov	r3, r1
 8007d76:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007d80:	2300      	movs	r3, #0
 8007d82:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	885b      	ldrh	r3, [r3, #2]
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	7812      	ldrb	r2, [r2, #0]
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d91f      	bls.n	8007dd2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007d98:	e013      	b.n	8007dc2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007d9a:	f107 030a 	add.w	r3, r7, #10
 8007d9e:	4619      	mov	r1, r3
 8007da0:	6978      	ldr	r0, [r7, #20]
 8007da2:	f000 f81b 	bl	8007ddc <USBD_GetNextDesc>
 8007da6:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	785b      	ldrb	r3, [r3, #1]
 8007dac:	2b05      	cmp	r3, #5
 8007dae:	d108      	bne.n	8007dc2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	789b      	ldrb	r3, [r3, #2]
 8007db8:	78fa      	ldrb	r2, [r7, #3]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d008      	beq.n	8007dd0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	885b      	ldrh	r3, [r3, #2]
 8007dc6:	b29a      	uxth	r2, r3
 8007dc8:	897b      	ldrh	r3, [r7, #10]
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d8e5      	bhi.n	8007d9a <USBD_GetEpDesc+0x2e>
 8007dce:	e000      	b.n	8007dd2 <USBD_GetEpDesc+0x66>
          break;
 8007dd0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007dd2:	693b      	ldr	r3, [r7, #16]
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3718      	adds	r7, #24
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b085      	sub	sp, #20
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	881b      	ldrh	r3, [r3, #0]
 8007dee:	68fa      	ldr	r2, [r7, #12]
 8007df0:	7812      	ldrb	r2, [r2, #0]
 8007df2:	4413      	add	r3, r2
 8007df4:	b29a      	uxth	r2, r3
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4413      	add	r3, r2
 8007e04:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007e06:	68fb      	ldr	r3, [r7, #12]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3714      	adds	r7, #20
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr

08007e14 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b087      	sub	sp, #28
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	781b      	ldrb	r3, [r3, #0]
 8007e24:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007e32:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007e36:	021b      	lsls	r3, r3, #8
 8007e38:	b21a      	sxth	r2, r3
 8007e3a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	b21b      	sxth	r3, r3
 8007e42:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007e44:	89fb      	ldrh	r3, [r7, #14]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	371c      	adds	r7, #28
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
	...

08007e54 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e6a:	2b40      	cmp	r3, #64	@ 0x40
 8007e6c:	d005      	beq.n	8007e7a <USBD_StdDevReq+0x26>
 8007e6e:	2b40      	cmp	r3, #64	@ 0x40
 8007e70:	d857      	bhi.n	8007f22 <USBD_StdDevReq+0xce>
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00f      	beq.n	8007e96 <USBD_StdDevReq+0x42>
 8007e76:	2b20      	cmp	r3, #32
 8007e78:	d153      	bne.n	8007f22 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	32ae      	adds	r2, #174	@ 0xae
 8007e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	6839      	ldr	r1, [r7, #0]
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	4798      	blx	r3
 8007e90:	4603      	mov	r3, r0
 8007e92:	73fb      	strb	r3, [r7, #15]
      break;
 8007e94:	e04a      	b.n	8007f2c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	785b      	ldrb	r3, [r3, #1]
 8007e9a:	2b09      	cmp	r3, #9
 8007e9c:	d83b      	bhi.n	8007f16 <USBD_StdDevReq+0xc2>
 8007e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea4 <USBD_StdDevReq+0x50>)
 8007ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea4:	08007ef9 	.word	0x08007ef9
 8007ea8:	08007f0d 	.word	0x08007f0d
 8007eac:	08007f17 	.word	0x08007f17
 8007eb0:	08007f03 	.word	0x08007f03
 8007eb4:	08007f17 	.word	0x08007f17
 8007eb8:	08007ed7 	.word	0x08007ed7
 8007ebc:	08007ecd 	.word	0x08007ecd
 8007ec0:	08007f17 	.word	0x08007f17
 8007ec4:	08007eef 	.word	0x08007eef
 8007ec8:	08007ee1 	.word	0x08007ee1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007ecc:	6839      	ldr	r1, [r7, #0]
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 fa3e 	bl	8008350 <USBD_GetDescriptor>
          break;
 8007ed4:	e024      	b.n	8007f20 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007ed6:	6839      	ldr	r1, [r7, #0]
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fbcd 	bl	8008678 <USBD_SetAddress>
          break;
 8007ede:	e01f      	b.n	8007f20 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007ee0:	6839      	ldr	r1, [r7, #0]
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fc0c 	bl	8008700 <USBD_SetConfig>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	73fb      	strb	r3, [r7, #15]
          break;
 8007eec:	e018      	b.n	8007f20 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007eee:	6839      	ldr	r1, [r7, #0]
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 fcaf 	bl	8008854 <USBD_GetConfig>
          break;
 8007ef6:	e013      	b.n	8007f20 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fce0 	bl	80088c0 <USBD_GetStatus>
          break;
 8007f00:	e00e      	b.n	8007f20 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 fd0f 	bl	8008928 <USBD_SetFeature>
          break;
 8007f0a:	e009      	b.n	8007f20 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007f0c:	6839      	ldr	r1, [r7, #0]
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 fd33 	bl	800897a <USBD_ClrFeature>
          break;
 8007f14:	e004      	b.n	8007f20 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007f16:	6839      	ldr	r1, [r7, #0]
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f000 fd8a 	bl	8008a32 <USBD_CtlError>
          break;
 8007f1e:	bf00      	nop
      }
      break;
 8007f20:	e004      	b.n	8007f2c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007f22:	6839      	ldr	r1, [r7, #0]
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 fd84 	bl	8008a32 <USBD_CtlError>
      break;
 8007f2a:	bf00      	nop
  }

  return ret;
 8007f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop

08007f38 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b084      	sub	sp, #16
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f42:	2300      	movs	r3, #0
 8007f44:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f4e:	2b40      	cmp	r3, #64	@ 0x40
 8007f50:	d005      	beq.n	8007f5e <USBD_StdItfReq+0x26>
 8007f52:	2b40      	cmp	r3, #64	@ 0x40
 8007f54:	d852      	bhi.n	8007ffc <USBD_StdItfReq+0xc4>
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d001      	beq.n	8007f5e <USBD_StdItfReq+0x26>
 8007f5a:	2b20      	cmp	r3, #32
 8007f5c:	d14e      	bne.n	8007ffc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	3b01      	subs	r3, #1
 8007f68:	2b02      	cmp	r3, #2
 8007f6a:	d840      	bhi.n	8007fee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	889b      	ldrh	r3, [r3, #4]
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d836      	bhi.n	8007fe4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	889b      	ldrh	r3, [r3, #4]
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7ff feda 	bl	8007d38 <USBD_CoreFindIF>
 8007f84:	4603      	mov	r3, r0
 8007f86:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f88:	7bbb      	ldrb	r3, [r7, #14]
 8007f8a:	2bff      	cmp	r3, #255	@ 0xff
 8007f8c:	d01d      	beq.n	8007fca <USBD_StdItfReq+0x92>
 8007f8e:	7bbb      	ldrb	r3, [r7, #14]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d11a      	bne.n	8007fca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007f94:	7bba      	ldrb	r2, [r7, #14]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	32ae      	adds	r2, #174	@ 0xae
 8007f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00f      	beq.n	8007fc4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007fa4:	7bba      	ldrb	r2, [r7, #14]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007fac:	7bba      	ldrb	r2, [r7, #14]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	32ae      	adds	r2, #174	@ 0xae
 8007fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	6839      	ldr	r1, [r7, #0]
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	4798      	blx	r3
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007fc2:	e004      	b.n	8007fce <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007fc4:	2303      	movs	r3, #3
 8007fc6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007fc8:	e001      	b.n	8007fce <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007fca:	2303      	movs	r3, #3
 8007fcc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	88db      	ldrh	r3, [r3, #6]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d110      	bne.n	8007ff8 <USBD_StdItfReq+0xc0>
 8007fd6:	7bfb      	ldrb	r3, [r7, #15]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10d      	bne.n	8007ff8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fe06 	bl	8008bee <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007fe2:	e009      	b.n	8007ff8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007fe4:	6839      	ldr	r1, [r7, #0]
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 fd23 	bl	8008a32 <USBD_CtlError>
          break;
 8007fec:	e004      	b.n	8007ff8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007fee:	6839      	ldr	r1, [r7, #0]
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 fd1e 	bl	8008a32 <USBD_CtlError>
          break;
 8007ff6:	e000      	b.n	8007ffa <USBD_StdItfReq+0xc2>
          break;
 8007ff8:	bf00      	nop
      }
      break;
 8007ffa:	e004      	b.n	8008006 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007ffc:	6839      	ldr	r1, [r7, #0]
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f000 fd17 	bl	8008a32 <USBD_CtlError>
      break;
 8008004:	bf00      	nop
  }

  return ret;
 8008006:	7bfb      	ldrb	r3, [r7, #15]
}
 8008008:	4618      	mov	r0, r3
 800800a:	3710      	adds	r7, #16
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b084      	sub	sp, #16
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800801a:	2300      	movs	r3, #0
 800801c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	889b      	ldrh	r3, [r3, #4]
 8008022:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	781b      	ldrb	r3, [r3, #0]
 8008028:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800802c:	2b40      	cmp	r3, #64	@ 0x40
 800802e:	d007      	beq.n	8008040 <USBD_StdEPReq+0x30>
 8008030:	2b40      	cmp	r3, #64	@ 0x40
 8008032:	f200 8181 	bhi.w	8008338 <USBD_StdEPReq+0x328>
 8008036:	2b00      	cmp	r3, #0
 8008038:	d02a      	beq.n	8008090 <USBD_StdEPReq+0x80>
 800803a:	2b20      	cmp	r3, #32
 800803c:	f040 817c 	bne.w	8008338 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008040:	7bbb      	ldrb	r3, [r7, #14]
 8008042:	4619      	mov	r1, r3
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f7ff fe84 	bl	8007d52 <USBD_CoreFindEP>
 800804a:	4603      	mov	r3, r0
 800804c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800804e:	7b7b      	ldrb	r3, [r7, #13]
 8008050:	2bff      	cmp	r3, #255	@ 0xff
 8008052:	f000 8176 	beq.w	8008342 <USBD_StdEPReq+0x332>
 8008056:	7b7b      	ldrb	r3, [r7, #13]
 8008058:	2b00      	cmp	r3, #0
 800805a:	f040 8172 	bne.w	8008342 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800805e:	7b7a      	ldrb	r2, [r7, #13]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008066:	7b7a      	ldrb	r2, [r7, #13]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	32ae      	adds	r2, #174	@ 0xae
 800806c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	2b00      	cmp	r3, #0
 8008074:	f000 8165 	beq.w	8008342 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008078:	7b7a      	ldrb	r2, [r7, #13]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	32ae      	adds	r2, #174	@ 0xae
 800807e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	6839      	ldr	r1, [r7, #0]
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	4798      	blx	r3
 800808a:	4603      	mov	r3, r0
 800808c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800808e:	e158      	b.n	8008342 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	785b      	ldrb	r3, [r3, #1]
 8008094:	2b03      	cmp	r3, #3
 8008096:	d008      	beq.n	80080aa <USBD_StdEPReq+0x9a>
 8008098:	2b03      	cmp	r3, #3
 800809a:	f300 8147 	bgt.w	800832c <USBD_StdEPReq+0x31c>
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f000 809b 	beq.w	80081da <USBD_StdEPReq+0x1ca>
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d03c      	beq.n	8008122 <USBD_StdEPReq+0x112>
 80080a8:	e140      	b.n	800832c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d002      	beq.n	80080bc <USBD_StdEPReq+0xac>
 80080b6:	2b03      	cmp	r3, #3
 80080b8:	d016      	beq.n	80080e8 <USBD_StdEPReq+0xd8>
 80080ba:	e02c      	b.n	8008116 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080bc:	7bbb      	ldrb	r3, [r7, #14]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00d      	beq.n	80080de <USBD_StdEPReq+0xce>
 80080c2:	7bbb      	ldrb	r3, [r7, #14]
 80080c4:	2b80      	cmp	r3, #128	@ 0x80
 80080c6:	d00a      	beq.n	80080de <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80080c8:	7bbb      	ldrb	r3, [r7, #14]
 80080ca:	4619      	mov	r1, r3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f001 fa37 	bl	8009540 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80080d2:	2180      	movs	r1, #128	@ 0x80
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f001 fa33 	bl	8009540 <USBD_LL_StallEP>
 80080da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80080dc:	e020      	b.n	8008120 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80080de:	6839      	ldr	r1, [r7, #0]
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fca6 	bl	8008a32 <USBD_CtlError>
              break;
 80080e6:	e01b      	b.n	8008120 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	885b      	ldrh	r3, [r3, #2]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10e      	bne.n	800810e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80080f0:	7bbb      	ldrb	r3, [r7, #14]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00b      	beq.n	800810e <USBD_StdEPReq+0xfe>
 80080f6:	7bbb      	ldrb	r3, [r7, #14]
 80080f8:	2b80      	cmp	r3, #128	@ 0x80
 80080fa:	d008      	beq.n	800810e <USBD_StdEPReq+0xfe>
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	88db      	ldrh	r3, [r3, #6]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d104      	bne.n	800810e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008104:	7bbb      	ldrb	r3, [r7, #14]
 8008106:	4619      	mov	r1, r3
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f001 fa19 	bl	8009540 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 fd6d 	bl	8008bee <USBD_CtlSendStatus>

              break;
 8008114:	e004      	b.n	8008120 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008116:	6839      	ldr	r1, [r7, #0]
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 fc8a 	bl	8008a32 <USBD_CtlError>
              break;
 800811e:	bf00      	nop
          }
          break;
 8008120:	e109      	b.n	8008336 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b02      	cmp	r3, #2
 800812c:	d002      	beq.n	8008134 <USBD_StdEPReq+0x124>
 800812e:	2b03      	cmp	r3, #3
 8008130:	d016      	beq.n	8008160 <USBD_StdEPReq+0x150>
 8008132:	e04b      	b.n	80081cc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008134:	7bbb      	ldrb	r3, [r7, #14]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00d      	beq.n	8008156 <USBD_StdEPReq+0x146>
 800813a:	7bbb      	ldrb	r3, [r7, #14]
 800813c:	2b80      	cmp	r3, #128	@ 0x80
 800813e:	d00a      	beq.n	8008156 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008140:	7bbb      	ldrb	r3, [r7, #14]
 8008142:	4619      	mov	r1, r3
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f001 f9fb 	bl	8009540 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800814a:	2180      	movs	r1, #128	@ 0x80
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f001 f9f7 	bl	8009540 <USBD_LL_StallEP>
 8008152:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008154:	e040      	b.n	80081d8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008156:	6839      	ldr	r1, [r7, #0]
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f000 fc6a 	bl	8008a32 <USBD_CtlError>
              break;
 800815e:	e03b      	b.n	80081d8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	885b      	ldrh	r3, [r3, #2]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d136      	bne.n	80081d6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008168:	7bbb      	ldrb	r3, [r7, #14]
 800816a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800816e:	2b00      	cmp	r3, #0
 8008170:	d004      	beq.n	800817c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008172:	7bbb      	ldrb	r3, [r7, #14]
 8008174:	4619      	mov	r1, r3
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f001 fa01 	bl	800957e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f000 fd36 	bl	8008bee <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008182:	7bbb      	ldrb	r3, [r7, #14]
 8008184:	4619      	mov	r1, r3
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f7ff fde3 	bl	8007d52 <USBD_CoreFindEP>
 800818c:	4603      	mov	r3, r0
 800818e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008190:	7b7b      	ldrb	r3, [r7, #13]
 8008192:	2bff      	cmp	r3, #255	@ 0xff
 8008194:	d01f      	beq.n	80081d6 <USBD_StdEPReq+0x1c6>
 8008196:	7b7b      	ldrb	r3, [r7, #13]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d11c      	bne.n	80081d6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800819c:	7b7a      	ldrb	r2, [r7, #13]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80081a4:	7b7a      	ldrb	r2, [r7, #13]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	32ae      	adds	r2, #174	@ 0xae
 80081aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d010      	beq.n	80081d6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80081b4:	7b7a      	ldrb	r2, [r7, #13]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	32ae      	adds	r2, #174	@ 0xae
 80081ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	6839      	ldr	r1, [r7, #0]
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	4798      	blx	r3
 80081c6:	4603      	mov	r3, r0
 80081c8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80081ca:	e004      	b.n	80081d6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80081cc:	6839      	ldr	r1, [r7, #0]
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fc2f 	bl	8008a32 <USBD_CtlError>
              break;
 80081d4:	e000      	b.n	80081d8 <USBD_StdEPReq+0x1c8>
              break;
 80081d6:	bf00      	nop
          }
          break;
 80081d8:	e0ad      	b.n	8008336 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	2b02      	cmp	r3, #2
 80081e4:	d002      	beq.n	80081ec <USBD_StdEPReq+0x1dc>
 80081e6:	2b03      	cmp	r3, #3
 80081e8:	d033      	beq.n	8008252 <USBD_StdEPReq+0x242>
 80081ea:	e099      	b.n	8008320 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80081ec:	7bbb      	ldrb	r3, [r7, #14]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d007      	beq.n	8008202 <USBD_StdEPReq+0x1f2>
 80081f2:	7bbb      	ldrb	r3, [r7, #14]
 80081f4:	2b80      	cmp	r3, #128	@ 0x80
 80081f6:	d004      	beq.n	8008202 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80081f8:	6839      	ldr	r1, [r7, #0]
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fc19 	bl	8008a32 <USBD_CtlError>
                break;
 8008200:	e093      	b.n	800832a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008202:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008206:	2b00      	cmp	r3, #0
 8008208:	da0b      	bge.n	8008222 <USBD_StdEPReq+0x212>
 800820a:	7bbb      	ldrb	r3, [r7, #14]
 800820c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008210:	4613      	mov	r3, r2
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	4413      	add	r3, r2
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	3310      	adds	r3, #16
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	4413      	add	r3, r2
 800821e:	3304      	adds	r3, #4
 8008220:	e00b      	b.n	800823a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008222:	7bbb      	ldrb	r3, [r7, #14]
 8008224:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008228:	4613      	mov	r3, r2
 800822a:	009b      	lsls	r3, r3, #2
 800822c:	4413      	add	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	4413      	add	r3, r2
 8008238:	3304      	adds	r3, #4
 800823a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	2200      	movs	r2, #0
 8008240:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	330e      	adds	r3, #14
 8008246:	2202      	movs	r2, #2
 8008248:	4619      	mov	r1, r3
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 fc6e 	bl	8008b2c <USBD_CtlSendData>
              break;
 8008250:	e06b      	b.n	800832a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008252:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008256:	2b00      	cmp	r3, #0
 8008258:	da11      	bge.n	800827e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800825a:	7bbb      	ldrb	r3, [r7, #14]
 800825c:	f003 020f 	and.w	r2, r3, #15
 8008260:	6879      	ldr	r1, [r7, #4]
 8008262:	4613      	mov	r3, r2
 8008264:	009b      	lsls	r3, r3, #2
 8008266:	4413      	add	r3, r2
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	440b      	add	r3, r1
 800826c:	3323      	adds	r3, #35	@ 0x23
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d117      	bne.n	80082a4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fbdb 	bl	8008a32 <USBD_CtlError>
                  break;
 800827c:	e055      	b.n	800832a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800827e:	7bbb      	ldrb	r3, [r7, #14]
 8008280:	f003 020f 	and.w	r2, r3, #15
 8008284:	6879      	ldr	r1, [r7, #4]
 8008286:	4613      	mov	r3, r2
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	4413      	add	r3, r2
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	440b      	add	r3, r1
 8008290:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008294:	781b      	ldrb	r3, [r3, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d104      	bne.n	80082a4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800829a:	6839      	ldr	r1, [r7, #0]
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 fbc8 	bl	8008a32 <USBD_CtlError>
                  break;
 80082a2:	e042      	b.n	800832a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	da0b      	bge.n	80082c4 <USBD_StdEPReq+0x2b4>
 80082ac:	7bbb      	ldrb	r3, [r7, #14]
 80082ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80082b2:	4613      	mov	r3, r2
 80082b4:	009b      	lsls	r3, r3, #2
 80082b6:	4413      	add	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	3310      	adds	r3, #16
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	4413      	add	r3, r2
 80082c0:	3304      	adds	r3, #4
 80082c2:	e00b      	b.n	80082dc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80082c4:	7bbb      	ldrb	r3, [r7, #14]
 80082c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082ca:	4613      	mov	r3, r2
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	4413      	add	r3, r2
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	4413      	add	r3, r2
 80082da:	3304      	adds	r3, #4
 80082dc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80082de:	7bbb      	ldrb	r3, [r7, #14]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d002      	beq.n	80082ea <USBD_StdEPReq+0x2da>
 80082e4:	7bbb      	ldrb	r3, [r7, #14]
 80082e6:	2b80      	cmp	r3, #128	@ 0x80
 80082e8:	d103      	bne.n	80082f2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	2200      	movs	r2, #0
 80082ee:	739a      	strb	r2, [r3, #14]
 80082f0:	e00e      	b.n	8008310 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80082f2:	7bbb      	ldrb	r3, [r7, #14]
 80082f4:	4619      	mov	r1, r3
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f001 f960 	bl	80095bc <USBD_LL_IsStallEP>
 80082fc:	4603      	mov	r3, r0
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d003      	beq.n	800830a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	2201      	movs	r2, #1
 8008306:	739a      	strb	r2, [r3, #14]
 8008308:	e002      	b.n	8008310 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	2200      	movs	r2, #0
 800830e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	330e      	adds	r3, #14
 8008314:	2202      	movs	r2, #2
 8008316:	4619      	mov	r1, r3
 8008318:	6878      	ldr	r0, [r7, #4]
 800831a:	f000 fc07 	bl	8008b2c <USBD_CtlSendData>
              break;
 800831e:	e004      	b.n	800832a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008320:	6839      	ldr	r1, [r7, #0]
 8008322:	6878      	ldr	r0, [r7, #4]
 8008324:	f000 fb85 	bl	8008a32 <USBD_CtlError>
              break;
 8008328:	bf00      	nop
          }
          break;
 800832a:	e004      	b.n	8008336 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800832c:	6839      	ldr	r1, [r7, #0]
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 fb7f 	bl	8008a32 <USBD_CtlError>
          break;
 8008334:	bf00      	nop
      }
      break;
 8008336:	e005      	b.n	8008344 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008338:	6839      	ldr	r1, [r7, #0]
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 fb79 	bl	8008a32 <USBD_CtlError>
      break;
 8008340:	e000      	b.n	8008344 <USBD_StdEPReq+0x334>
      break;
 8008342:	bf00      	nop
  }

  return ret;
 8008344:	7bfb      	ldrb	r3, [r7, #15]
}
 8008346:	4618      	mov	r0, r3
 8008348:	3710      	adds	r7, #16
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}
	...

08008350 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800835a:	2300      	movs	r3, #0
 800835c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800835e:	2300      	movs	r3, #0
 8008360:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008362:	2300      	movs	r3, #0
 8008364:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	885b      	ldrh	r3, [r3, #2]
 800836a:	0a1b      	lsrs	r3, r3, #8
 800836c:	b29b      	uxth	r3, r3
 800836e:	3b01      	subs	r3, #1
 8008370:	2b0e      	cmp	r3, #14
 8008372:	f200 8152 	bhi.w	800861a <USBD_GetDescriptor+0x2ca>
 8008376:	a201      	add	r2, pc, #4	@ (adr r2, 800837c <USBD_GetDescriptor+0x2c>)
 8008378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800837c:	080083ed 	.word	0x080083ed
 8008380:	08008405 	.word	0x08008405
 8008384:	08008445 	.word	0x08008445
 8008388:	0800861b 	.word	0x0800861b
 800838c:	0800861b 	.word	0x0800861b
 8008390:	080085bb 	.word	0x080085bb
 8008394:	080085e7 	.word	0x080085e7
 8008398:	0800861b 	.word	0x0800861b
 800839c:	0800861b 	.word	0x0800861b
 80083a0:	0800861b 	.word	0x0800861b
 80083a4:	0800861b 	.word	0x0800861b
 80083a8:	0800861b 	.word	0x0800861b
 80083ac:	0800861b 	.word	0x0800861b
 80083b0:	0800861b 	.word	0x0800861b
 80083b4:	080083b9 	.word	0x080083b9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00b      	beq.n	80083dc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083ca:	69db      	ldr	r3, [r3, #28]
 80083cc:	687a      	ldr	r2, [r7, #4]
 80083ce:	7c12      	ldrb	r2, [r2, #16]
 80083d0:	f107 0108 	add.w	r1, r7, #8
 80083d4:	4610      	mov	r0, r2
 80083d6:	4798      	blx	r3
 80083d8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083da:	e126      	b.n	800862a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80083dc:	6839      	ldr	r1, [r7, #0]
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fb27 	bl	8008a32 <USBD_CtlError>
        err++;
 80083e4:	7afb      	ldrb	r3, [r7, #11]
 80083e6:	3301      	adds	r3, #1
 80083e8:	72fb      	strb	r3, [r7, #11]
      break;
 80083ea:	e11e      	b.n	800862a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	687a      	ldr	r2, [r7, #4]
 80083f6:	7c12      	ldrb	r2, [r2, #16]
 80083f8:	f107 0108 	add.w	r1, r7, #8
 80083fc:	4610      	mov	r0, r2
 80083fe:	4798      	blx	r3
 8008400:	60f8      	str	r0, [r7, #12]
      break;
 8008402:	e112      	b.n	800862a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	7c1b      	ldrb	r3, [r3, #16]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d10d      	bne.n	8008428 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008414:	f107 0208 	add.w	r2, r7, #8
 8008418:	4610      	mov	r0, r2
 800841a:	4798      	blx	r3
 800841c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	3301      	adds	r3, #1
 8008422:	2202      	movs	r2, #2
 8008424:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008426:	e100      	b.n	800862a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800842e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008430:	f107 0208 	add.w	r2, r7, #8
 8008434:	4610      	mov	r0, r2
 8008436:	4798      	blx	r3
 8008438:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	3301      	adds	r3, #1
 800843e:	2202      	movs	r2, #2
 8008440:	701a      	strb	r2, [r3, #0]
      break;
 8008442:	e0f2      	b.n	800862a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	885b      	ldrh	r3, [r3, #2]
 8008448:	b2db      	uxtb	r3, r3
 800844a:	2b05      	cmp	r3, #5
 800844c:	f200 80ac 	bhi.w	80085a8 <USBD_GetDescriptor+0x258>
 8008450:	a201      	add	r2, pc, #4	@ (adr r2, 8008458 <USBD_GetDescriptor+0x108>)
 8008452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008456:	bf00      	nop
 8008458:	08008471 	.word	0x08008471
 800845c:	080084a5 	.word	0x080084a5
 8008460:	080084d9 	.word	0x080084d9
 8008464:	0800850d 	.word	0x0800850d
 8008468:	08008541 	.word	0x08008541
 800846c:	08008575 	.word	0x08008575
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d00b      	beq.n	8008494 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	7c12      	ldrb	r2, [r2, #16]
 8008488:	f107 0108 	add.w	r1, r7, #8
 800848c:	4610      	mov	r0, r2
 800848e:	4798      	blx	r3
 8008490:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008492:	e091      	b.n	80085b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 facb 	bl	8008a32 <USBD_CtlError>
            err++;
 800849c:	7afb      	ldrb	r3, [r7, #11]
 800849e:	3301      	adds	r3, #1
 80084a0:	72fb      	strb	r3, [r7, #11]
          break;
 80084a2:	e089      	b.n	80085b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00b      	beq.n	80084c8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	7c12      	ldrb	r2, [r2, #16]
 80084bc:	f107 0108 	add.w	r1, r7, #8
 80084c0:	4610      	mov	r0, r2
 80084c2:	4798      	blx	r3
 80084c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084c6:	e077      	b.n	80085b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084c8:	6839      	ldr	r1, [r7, #0]
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 fab1 	bl	8008a32 <USBD_CtlError>
            err++;
 80084d0:	7afb      	ldrb	r3, [r7, #11]
 80084d2:	3301      	adds	r3, #1
 80084d4:	72fb      	strb	r3, [r7, #11]
          break;
 80084d6:	e06f      	b.n	80085b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084de:	68db      	ldr	r3, [r3, #12]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00b      	beq.n	80084fc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	7c12      	ldrb	r2, [r2, #16]
 80084f0:	f107 0108 	add.w	r1, r7, #8
 80084f4:	4610      	mov	r0, r2
 80084f6:	4798      	blx	r3
 80084f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084fa:	e05d      	b.n	80085b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084fc:	6839      	ldr	r1, [r7, #0]
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 fa97 	bl	8008a32 <USBD_CtlError>
            err++;
 8008504:	7afb      	ldrb	r3, [r7, #11]
 8008506:	3301      	adds	r3, #1
 8008508:	72fb      	strb	r3, [r7, #11]
          break;
 800850a:	e055      	b.n	80085b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008512:	691b      	ldr	r3, [r3, #16]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00b      	beq.n	8008530 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800851e:	691b      	ldr	r3, [r3, #16]
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	7c12      	ldrb	r2, [r2, #16]
 8008524:	f107 0108 	add.w	r1, r7, #8
 8008528:	4610      	mov	r0, r2
 800852a:	4798      	blx	r3
 800852c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800852e:	e043      	b.n	80085b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008530:	6839      	ldr	r1, [r7, #0]
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fa7d 	bl	8008a32 <USBD_CtlError>
            err++;
 8008538:	7afb      	ldrb	r3, [r7, #11]
 800853a:	3301      	adds	r3, #1
 800853c:	72fb      	strb	r3, [r7, #11]
          break;
 800853e:	e03b      	b.n	80085b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008546:	695b      	ldr	r3, [r3, #20]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d00b      	beq.n	8008564 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008552:	695b      	ldr	r3, [r3, #20]
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	7c12      	ldrb	r2, [r2, #16]
 8008558:	f107 0108 	add.w	r1, r7, #8
 800855c:	4610      	mov	r0, r2
 800855e:	4798      	blx	r3
 8008560:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008562:	e029      	b.n	80085b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008564:	6839      	ldr	r1, [r7, #0]
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 fa63 	bl	8008a32 <USBD_CtlError>
            err++;
 800856c:	7afb      	ldrb	r3, [r7, #11]
 800856e:	3301      	adds	r3, #1
 8008570:	72fb      	strb	r3, [r7, #11]
          break;
 8008572:	e021      	b.n	80085b8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800857a:	699b      	ldr	r3, [r3, #24]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00b      	beq.n	8008598 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008586:	699b      	ldr	r3, [r3, #24]
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	7c12      	ldrb	r2, [r2, #16]
 800858c:	f107 0108 	add.w	r1, r7, #8
 8008590:	4610      	mov	r0, r2
 8008592:	4798      	blx	r3
 8008594:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008596:	e00f      	b.n	80085b8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008598:	6839      	ldr	r1, [r7, #0]
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f000 fa49 	bl	8008a32 <USBD_CtlError>
            err++;
 80085a0:	7afb      	ldrb	r3, [r7, #11]
 80085a2:	3301      	adds	r3, #1
 80085a4:	72fb      	strb	r3, [r7, #11]
          break;
 80085a6:	e007      	b.n	80085b8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80085a8:	6839      	ldr	r1, [r7, #0]
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 fa41 	bl	8008a32 <USBD_CtlError>
          err++;
 80085b0:	7afb      	ldrb	r3, [r7, #11]
 80085b2:	3301      	adds	r3, #1
 80085b4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80085b6:	bf00      	nop
      }
      break;
 80085b8:	e037      	b.n	800862a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	7c1b      	ldrb	r3, [r3, #16]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d109      	bne.n	80085d6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085ca:	f107 0208 	add.w	r2, r7, #8
 80085ce:	4610      	mov	r0, r2
 80085d0:	4798      	blx	r3
 80085d2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085d4:	e029      	b.n	800862a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80085d6:	6839      	ldr	r1, [r7, #0]
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 fa2a 	bl	8008a32 <USBD_CtlError>
        err++;
 80085de:	7afb      	ldrb	r3, [r7, #11]
 80085e0:	3301      	adds	r3, #1
 80085e2:	72fb      	strb	r3, [r7, #11]
      break;
 80085e4:	e021      	b.n	800862a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	7c1b      	ldrb	r3, [r3, #16]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d10d      	bne.n	800860a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80085f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085f6:	f107 0208 	add.w	r2, r7, #8
 80085fa:	4610      	mov	r0, r2
 80085fc:	4798      	blx	r3
 80085fe:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	3301      	adds	r3, #1
 8008604:	2207      	movs	r2, #7
 8008606:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008608:	e00f      	b.n	800862a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800860a:	6839      	ldr	r1, [r7, #0]
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 fa10 	bl	8008a32 <USBD_CtlError>
        err++;
 8008612:	7afb      	ldrb	r3, [r7, #11]
 8008614:	3301      	adds	r3, #1
 8008616:	72fb      	strb	r3, [r7, #11]
      break;
 8008618:	e007      	b.n	800862a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800861a:	6839      	ldr	r1, [r7, #0]
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f000 fa08 	bl	8008a32 <USBD_CtlError>
      err++;
 8008622:	7afb      	ldrb	r3, [r7, #11]
 8008624:	3301      	adds	r3, #1
 8008626:	72fb      	strb	r3, [r7, #11]
      break;
 8008628:	bf00      	nop
  }

  if (err != 0U)
 800862a:	7afb      	ldrb	r3, [r7, #11]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d11e      	bne.n	800866e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	88db      	ldrh	r3, [r3, #6]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d016      	beq.n	8008666 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008638:	893b      	ldrh	r3, [r7, #8]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00e      	beq.n	800865c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	88da      	ldrh	r2, [r3, #6]
 8008642:	893b      	ldrh	r3, [r7, #8]
 8008644:	4293      	cmp	r3, r2
 8008646:	bf28      	it	cs
 8008648:	4613      	movcs	r3, r2
 800864a:	b29b      	uxth	r3, r3
 800864c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800864e:	893b      	ldrh	r3, [r7, #8]
 8008650:	461a      	mov	r2, r3
 8008652:	68f9      	ldr	r1, [r7, #12]
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 fa69 	bl	8008b2c <USBD_CtlSendData>
 800865a:	e009      	b.n	8008670 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800865c:	6839      	ldr	r1, [r7, #0]
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 f9e7 	bl	8008a32 <USBD_CtlError>
 8008664:	e004      	b.n	8008670 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fac1 	bl	8008bee <USBD_CtlSendStatus>
 800866c:	e000      	b.n	8008670 <USBD_GetDescriptor+0x320>
    return;
 800866e:	bf00      	nop
  }
}
 8008670:	3710      	adds	r7, #16
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop

08008678 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	889b      	ldrh	r3, [r3, #4]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d131      	bne.n	80086ee <USBD_SetAddress+0x76>
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	88db      	ldrh	r3, [r3, #6]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d12d      	bne.n	80086ee <USBD_SetAddress+0x76>
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	885b      	ldrh	r3, [r3, #2]
 8008696:	2b7f      	cmp	r3, #127	@ 0x7f
 8008698:	d829      	bhi.n	80086ee <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	885b      	ldrh	r3, [r3, #2]
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086a4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	2b03      	cmp	r3, #3
 80086b0:	d104      	bne.n	80086bc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80086b2:	6839      	ldr	r1, [r7, #0]
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 f9bc 	bl	8008a32 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086ba:	e01d      	b.n	80086f8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	7bfa      	ldrb	r2, [r7, #15]
 80086c0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80086c4:	7bfb      	ldrb	r3, [r7, #15]
 80086c6:	4619      	mov	r1, r3
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 ffa3 	bl	8009614 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 fa8d 	bl	8008bee <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d004      	beq.n	80086e4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2202      	movs	r2, #2
 80086de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086e2:	e009      	b.n	80086f8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086ec:	e004      	b.n	80086f8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80086ee:	6839      	ldr	r1, [r7, #0]
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f000 f99e 	bl	8008a32 <USBD_CtlError>
  }
}
 80086f6:	bf00      	nop
 80086f8:	bf00      	nop
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
 8008708:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800870a:	2300      	movs	r3, #0
 800870c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	885b      	ldrh	r3, [r3, #2]
 8008712:	b2da      	uxtb	r2, r3
 8008714:	4b4e      	ldr	r3, [pc, #312]	@ (8008850 <USBD_SetConfig+0x150>)
 8008716:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008718:	4b4d      	ldr	r3, [pc, #308]	@ (8008850 <USBD_SetConfig+0x150>)
 800871a:	781b      	ldrb	r3, [r3, #0]
 800871c:	2b01      	cmp	r3, #1
 800871e:	d905      	bls.n	800872c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008720:	6839      	ldr	r1, [r7, #0]
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 f985 	bl	8008a32 <USBD_CtlError>
    return USBD_FAIL;
 8008728:	2303      	movs	r3, #3
 800872a:	e08c      	b.n	8008846 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008732:	b2db      	uxtb	r3, r3
 8008734:	2b02      	cmp	r3, #2
 8008736:	d002      	beq.n	800873e <USBD_SetConfig+0x3e>
 8008738:	2b03      	cmp	r3, #3
 800873a:	d029      	beq.n	8008790 <USBD_SetConfig+0x90>
 800873c:	e075      	b.n	800882a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800873e:	4b44      	ldr	r3, [pc, #272]	@ (8008850 <USBD_SetConfig+0x150>)
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d020      	beq.n	8008788 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008746:	4b42      	ldr	r3, [pc, #264]	@ (8008850 <USBD_SetConfig+0x150>)
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	461a      	mov	r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008750:	4b3f      	ldr	r3, [pc, #252]	@ (8008850 <USBD_SetConfig+0x150>)
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	4619      	mov	r1, r3
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f7fe ffa3 	bl	80076a2 <USBD_SetClassConfig>
 800875c:	4603      	mov	r3, r0
 800875e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008760:	7bfb      	ldrb	r3, [r7, #15]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d008      	beq.n	8008778 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008766:	6839      	ldr	r1, [r7, #0]
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 f962 	bl	8008a32 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2202      	movs	r2, #2
 8008772:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008776:	e065      	b.n	8008844 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008778:	6878      	ldr	r0, [r7, #4]
 800877a:	f000 fa38 	bl	8008bee <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2203      	movs	r2, #3
 8008782:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008786:	e05d      	b.n	8008844 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 fa30 	bl	8008bee <USBD_CtlSendStatus>
      break;
 800878e:	e059      	b.n	8008844 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008790:	4b2f      	ldr	r3, [pc, #188]	@ (8008850 <USBD_SetConfig+0x150>)
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d112      	bne.n	80087be <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2202      	movs	r2, #2
 800879c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80087a0:	4b2b      	ldr	r3, [pc, #172]	@ (8008850 <USBD_SetConfig+0x150>)
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	461a      	mov	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80087aa:	4b29      	ldr	r3, [pc, #164]	@ (8008850 <USBD_SetConfig+0x150>)
 80087ac:	781b      	ldrb	r3, [r3, #0]
 80087ae:	4619      	mov	r1, r3
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f7fe ff92 	bl	80076da <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 fa19 	bl	8008bee <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80087bc:	e042      	b.n	8008844 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80087be:	4b24      	ldr	r3, [pc, #144]	@ (8008850 <USBD_SetConfig+0x150>)
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	461a      	mov	r2, r3
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d02a      	beq.n	8008822 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	4619      	mov	r1, r3
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7fe ff80 	bl	80076da <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80087da:	4b1d      	ldr	r3, [pc, #116]	@ (8008850 <USBD_SetConfig+0x150>)
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	461a      	mov	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80087e4:	4b1a      	ldr	r3, [pc, #104]	@ (8008850 <USBD_SetConfig+0x150>)
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	4619      	mov	r1, r3
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7fe ff59 	bl	80076a2 <USBD_SetClassConfig>
 80087f0:	4603      	mov	r3, r0
 80087f2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d00f      	beq.n	800881a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80087fa:	6839      	ldr	r1, [r7, #0]
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f918 	bl	8008a32 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	b2db      	uxtb	r3, r3
 8008808:	4619      	mov	r1, r3
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f7fe ff65 	bl	80076da <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2202      	movs	r2, #2
 8008814:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008818:	e014      	b.n	8008844 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 f9e7 	bl	8008bee <USBD_CtlSendStatus>
      break;
 8008820:	e010      	b.n	8008844 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 f9e3 	bl	8008bee <USBD_CtlSendStatus>
      break;
 8008828:	e00c      	b.n	8008844 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800882a:	6839      	ldr	r1, [r7, #0]
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f900 	bl	8008a32 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008832:	4b07      	ldr	r3, [pc, #28]	@ (8008850 <USBD_SetConfig+0x150>)
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	4619      	mov	r1, r3
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f7fe ff4e 	bl	80076da <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800883e:	2303      	movs	r3, #3
 8008840:	73fb      	strb	r3, [r7, #15]
      break;
 8008842:	bf00      	nop
  }

  return ret;
 8008844:	7bfb      	ldrb	r3, [r7, #15]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	200010d8 	.word	0x200010d8

08008854 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	88db      	ldrh	r3, [r3, #6]
 8008862:	2b01      	cmp	r3, #1
 8008864:	d004      	beq.n	8008870 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008866:	6839      	ldr	r1, [r7, #0]
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 f8e2 	bl	8008a32 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800886e:	e023      	b.n	80088b8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008876:	b2db      	uxtb	r3, r3
 8008878:	2b02      	cmp	r3, #2
 800887a:	dc02      	bgt.n	8008882 <USBD_GetConfig+0x2e>
 800887c:	2b00      	cmp	r3, #0
 800887e:	dc03      	bgt.n	8008888 <USBD_GetConfig+0x34>
 8008880:	e015      	b.n	80088ae <USBD_GetConfig+0x5a>
 8008882:	2b03      	cmp	r3, #3
 8008884:	d00b      	beq.n	800889e <USBD_GetConfig+0x4a>
 8008886:	e012      	b.n	80088ae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	3308      	adds	r3, #8
 8008892:	2201      	movs	r2, #1
 8008894:	4619      	mov	r1, r3
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 f948 	bl	8008b2c <USBD_CtlSendData>
        break;
 800889c:	e00c      	b.n	80088b8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	3304      	adds	r3, #4
 80088a2:	2201      	movs	r2, #1
 80088a4:	4619      	mov	r1, r3
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 f940 	bl	8008b2c <USBD_CtlSendData>
        break;
 80088ac:	e004      	b.n	80088b8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80088ae:	6839      	ldr	r1, [r7, #0]
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 f8be 	bl	8008a32 <USBD_CtlError>
        break;
 80088b6:	bf00      	nop
}
 80088b8:	bf00      	nop
 80088ba:	3708      	adds	r7, #8
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	3b01      	subs	r3, #1
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	d81e      	bhi.n	8008916 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	88db      	ldrh	r3, [r3, #6]
 80088dc:	2b02      	cmp	r3, #2
 80088de:	d004      	beq.n	80088ea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80088e0:	6839      	ldr	r1, [r7, #0]
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 f8a5 	bl	8008a32 <USBD_CtlError>
        break;
 80088e8:	e01a      	b.n	8008920 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2201      	movs	r2, #1
 80088ee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d005      	beq.n	8008906 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	f043 0202 	orr.w	r2, r3, #2
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	330c      	adds	r3, #12
 800890a:	2202      	movs	r2, #2
 800890c:	4619      	mov	r1, r3
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 f90c 	bl	8008b2c <USBD_CtlSendData>
      break;
 8008914:	e004      	b.n	8008920 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008916:	6839      	ldr	r1, [r7, #0]
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 f88a 	bl	8008a32 <USBD_CtlError>
      break;
 800891e:	bf00      	nop
  }
}
 8008920:	bf00      	nop
 8008922:	3708      	adds	r7, #8
 8008924:	46bd      	mov	sp, r7
 8008926:	bd80      	pop	{r7, pc}

08008928 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	885b      	ldrh	r3, [r3, #2]
 8008936:	2b01      	cmp	r3, #1
 8008938:	d107      	bne.n	800894a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2201      	movs	r2, #1
 800893e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 f953 	bl	8008bee <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008948:	e013      	b.n	8008972 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	885b      	ldrh	r3, [r3, #2]
 800894e:	2b02      	cmp	r3, #2
 8008950:	d10b      	bne.n	800896a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	889b      	ldrh	r3, [r3, #4]
 8008956:	0a1b      	lsrs	r3, r3, #8
 8008958:	b29b      	uxth	r3, r3
 800895a:	b2da      	uxtb	r2, r3
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 f943 	bl	8008bee <USBD_CtlSendStatus>
}
 8008968:	e003      	b.n	8008972 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800896a:	6839      	ldr	r1, [r7, #0]
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 f860 	bl	8008a32 <USBD_CtlError>
}
 8008972:	bf00      	nop
 8008974:	3708      	adds	r7, #8
 8008976:	46bd      	mov	sp, r7
 8008978:	bd80      	pop	{r7, pc}

0800897a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800897a:	b580      	push	{r7, lr}
 800897c:	b082      	sub	sp, #8
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
 8008982:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800898a:	b2db      	uxtb	r3, r3
 800898c:	3b01      	subs	r3, #1
 800898e:	2b02      	cmp	r3, #2
 8008990:	d80b      	bhi.n	80089aa <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	885b      	ldrh	r3, [r3, #2]
 8008996:	2b01      	cmp	r3, #1
 8008998:	d10c      	bne.n	80089b4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f923 	bl	8008bee <USBD_CtlSendStatus>
      }
      break;
 80089a8:	e004      	b.n	80089b4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80089aa:	6839      	ldr	r1, [r7, #0]
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f000 f840 	bl	8008a32 <USBD_CtlError>
      break;
 80089b2:	e000      	b.n	80089b6 <USBD_ClrFeature+0x3c>
      break;
 80089b4:	bf00      	nop
  }
}
 80089b6:	bf00      	nop
 80089b8:	3708      	adds	r7, #8
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}

080089be <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80089be:	b580      	push	{r7, lr}
 80089c0:	b084      	sub	sp, #16
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	781a      	ldrb	r2, [r3, #0]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	3301      	adds	r3, #1
 80089d8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	781a      	ldrb	r2, [r3, #0]
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	3301      	adds	r3, #1
 80089e6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80089e8:	68f8      	ldr	r0, [r7, #12]
 80089ea:	f7ff fa13 	bl	8007e14 <SWAPBYTE>
 80089ee:	4603      	mov	r3, r0
 80089f0:	461a      	mov	r2, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	3301      	adds	r3, #1
 80089fa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	3301      	adds	r3, #1
 8008a00:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008a02:	68f8      	ldr	r0, [r7, #12]
 8008a04:	f7ff fa06 	bl	8007e14 <SWAPBYTE>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	3301      	adds	r3, #1
 8008a14:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008a1c:	68f8      	ldr	r0, [r7, #12]
 8008a1e:	f7ff f9f9 	bl	8007e14 <SWAPBYTE>
 8008a22:	4603      	mov	r3, r0
 8008a24:	461a      	mov	r2, r3
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	80da      	strh	r2, [r3, #6]
}
 8008a2a:	bf00      	nop
 8008a2c:	3710      	adds	r7, #16
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}

08008a32 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a32:	b580      	push	{r7, lr}
 8008a34:	b082      	sub	sp, #8
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
 8008a3a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a3c:	2180      	movs	r1, #128	@ 0x80
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 fd7e 	bl	8009540 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008a44:	2100      	movs	r1, #0
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 fd7a 	bl	8009540 <USBD_LL_StallEP>
}
 8008a4c:	bf00      	nop
 8008a4e:	3708      	adds	r7, #8
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b086      	sub	sp, #24
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008a60:	2300      	movs	r3, #0
 8008a62:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d042      	beq.n	8008af0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008a6e:	6938      	ldr	r0, [r7, #16]
 8008a70:	f000 f842 	bl	8008af8 <USBD_GetLen>
 8008a74:	4603      	mov	r3, r0
 8008a76:	3301      	adds	r3, #1
 8008a78:	005b      	lsls	r3, r3, #1
 8008a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a7e:	d808      	bhi.n	8008a92 <USBD_GetString+0x3e>
 8008a80:	6938      	ldr	r0, [r7, #16]
 8008a82:	f000 f839 	bl	8008af8 <USBD_GetLen>
 8008a86:	4603      	mov	r3, r0
 8008a88:	3301      	adds	r3, #1
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	005b      	lsls	r3, r3, #1
 8008a8e:	b29a      	uxth	r2, r3
 8008a90:	e001      	b.n	8008a96 <USBD_GetString+0x42>
 8008a92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008a9a:	7dfb      	ldrb	r3, [r7, #23]
 8008a9c:	68ba      	ldr	r2, [r7, #8]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	7812      	ldrb	r2, [r2, #0]
 8008aa4:	701a      	strb	r2, [r3, #0]
  idx++;
 8008aa6:	7dfb      	ldrb	r3, [r7, #23]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008aac:	7dfb      	ldrb	r3, [r7, #23]
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	4413      	add	r3, r2
 8008ab2:	2203      	movs	r2, #3
 8008ab4:	701a      	strb	r2, [r3, #0]
  idx++;
 8008ab6:	7dfb      	ldrb	r3, [r7, #23]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008abc:	e013      	b.n	8008ae6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008abe:	7dfb      	ldrb	r3, [r7, #23]
 8008ac0:	68ba      	ldr	r2, [r7, #8]
 8008ac2:	4413      	add	r3, r2
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	7812      	ldrb	r2, [r2, #0]
 8008ac8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	3301      	adds	r3, #1
 8008ace:	613b      	str	r3, [r7, #16]
    idx++;
 8008ad0:	7dfb      	ldrb	r3, [r7, #23]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008ad6:	7dfb      	ldrb	r3, [r7, #23]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	4413      	add	r3, r2
 8008adc:	2200      	movs	r2, #0
 8008ade:	701a      	strb	r2, [r3, #0]
    idx++;
 8008ae0:	7dfb      	ldrb	r3, [r7, #23]
 8008ae2:	3301      	adds	r3, #1
 8008ae4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008ae6:	693b      	ldr	r3, [r7, #16]
 8008ae8:	781b      	ldrb	r3, [r3, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1e7      	bne.n	8008abe <USBD_GetString+0x6a>
 8008aee:	e000      	b.n	8008af2 <USBD_GetString+0x9e>
    return;
 8008af0:	bf00      	nop
  }
}
 8008af2:	3718      	adds	r7, #24
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}

08008af8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008b00:	2300      	movs	r3, #0
 8008b02:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008b08:	e005      	b.n	8008b16 <USBD_GetLen+0x1e>
  {
    len++;
 8008b0a:	7bfb      	ldrb	r3, [r7, #15]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	3301      	adds	r3, #1
 8008b14:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008b16:	68bb      	ldr	r3, [r7, #8]
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d1f5      	bne.n	8008b0a <USBD_GetLen+0x12>
  }

  return len;
 8008b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3714      	adds	r7, #20
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	60b9      	str	r1, [r7, #8]
 8008b36:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	68ba      	ldr	r2, [r7, #8]
 8008b4a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	68ba      	ldr	r2, [r7, #8]
 8008b56:	2100      	movs	r1, #0
 8008b58:	68f8      	ldr	r0, [r7, #12]
 8008b5a:	f000 fd7a 	bl	8009652 <USBD_LL_Transmit>

  return USBD_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3710      	adds	r7, #16
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	60f8      	str	r0, [r7, #12]
 8008b70:	60b9      	str	r1, [r7, #8]
 8008b72:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	68ba      	ldr	r2, [r7, #8]
 8008b78:	2100      	movs	r1, #0
 8008b7a:	68f8      	ldr	r0, [r7, #12]
 8008b7c:	f000 fd69 	bl	8009652 <USBD_LL_Transmit>

  return USBD_OK;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}

08008b8a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b084      	sub	sp, #16
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	60f8      	str	r0, [r7, #12]
 8008b92:	60b9      	str	r1, [r7, #8]
 8008b94:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	2203      	movs	r2, #3
 8008b9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	687a      	ldr	r2, [r7, #4]
 8008ba2:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	68ba      	ldr	r2, [r7, #8]
 8008baa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	68ba      	ldr	r2, [r7, #8]
 8008bba:	2100      	movs	r1, #0
 8008bbc:	68f8      	ldr	r0, [r7, #12]
 8008bbe:	f000 fd69 	bl	8009694 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3710      	adds	r7, #16
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	bd80      	pop	{r7, pc}

08008bcc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	68ba      	ldr	r2, [r7, #8]
 8008bdc:	2100      	movs	r1, #0
 8008bde:	68f8      	ldr	r0, [r7, #12]
 8008be0:	f000 fd58 	bl	8009694 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008be4:	2300      	movs	r3, #0
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3710      	adds	r7, #16
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}

08008bee <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b082      	sub	sp, #8
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2204      	movs	r2, #4
 8008bfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008bfe:	2300      	movs	r3, #0
 8008c00:	2200      	movs	r2, #0
 8008c02:	2100      	movs	r1, #0
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f000 fd24 	bl	8009652 <USBD_LL_Transmit>

  return USBD_OK;
 8008c0a:	2300      	movs	r3, #0
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3708      	adds	r7, #8
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2205      	movs	r2, #5
 8008c20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c24:	2300      	movs	r3, #0
 8008c26:	2200      	movs	r2, #0
 8008c28:	2100      	movs	r1, #0
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 fd32 	bl	8009694 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3708      	adds	r7, #8
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
	...

08008c3c <MX_PDM2PCM_Init>:

/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
	for(int i = 0; i<4; i++){
 8008c42:	2300      	movs	r3, #0
 8008c44:	607b      	str	r3, [r7, #4]
 8008c46:	e045      	b.n	8008cd4 <MX_PDM2PCM_Init+0x98>
		  handlers[i]->bit_order = PDM_FILTER_BIT_ORDER_MSB;
 8008c48:	4a26      	ldr	r2, [pc, #152]	@ (8008ce4 <MX_PDM2PCM_Init+0xa8>)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c50:	2201      	movs	r2, #1
 8008c52:	801a      	strh	r2, [r3, #0]
		  handlers[i]->endianness = PDM_FILTER_ENDIANNESS_BE;
 8008c54:	4a23      	ldr	r2, [pc, #140]	@ (8008ce4 <MX_PDM2PCM_Init+0xa8>)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	805a      	strh	r2, [r3, #2]
		  handlers[i]->high_pass_tap = 2104533974;
 8008c60:	4a20      	ldr	r2, [pc, #128]	@ (8008ce4 <MX_PDM2PCM_Init+0xa8>)
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c68:	4a1f      	ldr	r2, [pc, #124]	@ (8008ce8 <MX_PDM2PCM_Init+0xac>)
 8008c6a:	605a      	str	r2, [r3, #4]
		  handlers[i]->in_ptr_channels= 2;
 8008c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ce4 <MX_PDM2PCM_Init+0xa8>)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c74:	2202      	movs	r2, #2
 8008c76:	811a      	strh	r2, [r3, #8]
		  handlers[i]->out_ptr_channels = 1;
 8008c78:	4a1a      	ldr	r2, [pc, #104]	@ (8008ce4 <MX_PDM2PCM_Init+0xa8>)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c80:	2201      	movs	r2, #1
 8008c82:	815a      	strh	r2, [r3, #10]
		  PDM_Filter_Init(handlers[i]);
 8008c84:	4a17      	ldr	r2, [pc, #92]	@ (8008ce4 <MX_PDM2PCM_Init+0xa8>)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f002 fad7 	bl	800b240 <PDM_Filter_Init>

		  configs[i]->decimation_factor= PDM_FILTER_DEC_FACTOR_128;
 8008c92:	4a16      	ldr	r2, [pc, #88]	@ (8008cec <MX_PDM2PCM_Init+0xb0>)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c9a:	2204      	movs	r2, #4
 8008c9c:	801a      	strh	r2, [r3, #0]
		  configs[i]->output_samples_number = 16;
 8008c9e:	4a13      	ldr	r2, [pc, #76]	@ (8008cec <MX_PDM2PCM_Init+0xb0>)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ca6:	2210      	movs	r2, #16
 8008ca8:	805a      	strh	r2, [r3, #2]
		  configs[i]->mic_gain = 12; // 0
 8008caa:	4a10      	ldr	r2, [pc, #64]	@ (8008cec <MX_PDM2PCM_Init+0xb0>)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cb2:	220c      	movs	r2, #12
 8008cb4:	809a      	strh	r2, [r3, #4]

		  PDM_Filter_setConfig(handlers[i], configs[i]);
 8008cb6:	4a0b      	ldr	r2, [pc, #44]	@ (8008ce4 <MX_PDM2PCM_Init+0xa8>)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008cbe:	490b      	ldr	r1, [pc, #44]	@ (8008cec <MX_PDM2PCM_Init+0xb0>)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	4610      	mov	r0, r2
 8008cca:	f002 fb89 	bl	800b3e0 <PDM_Filter_setConfig>
	for(int i = 0; i<4; i++){
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	607b      	str	r3, [r7, #4]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2b03      	cmp	r3, #3
 8008cd8:	ddb6      	ble.n	8008c48 <MX_PDM2PCM_Init+0xc>


  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8008cda:	bf00      	nop
 8008cdc:	bf00      	nop
 8008cde:	3708      	adds	r7, #8
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	bd80      	pop	{r7, pc}
 8008ce4:	20000098 	.word	0x20000098
 8008ce8:	7d70a3d6 	.word	0x7d70a3d6
 8008cec:	200000a8 	.word	0x200000a8

08008cf0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	4912      	ldr	r1, [pc, #72]	@ (8008d40 <MX_USB_DEVICE_Init+0x50>)
 8008cf8:	4812      	ldr	r0, [pc, #72]	@ (8008d44 <MX_USB_DEVICE_Init+0x54>)
 8008cfa:	f7fe fc55 	bl	80075a8 <USBD_Init>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d001      	beq.n	8008d08 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008d04:	f7f7 ff84 	bl	8000c10 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008d08:	490f      	ldr	r1, [pc, #60]	@ (8008d48 <MX_USB_DEVICE_Init+0x58>)
 8008d0a:	480e      	ldr	r0, [pc, #56]	@ (8008d44 <MX_USB_DEVICE_Init+0x54>)
 8008d0c:	f7fe fc7c 	bl	8007608 <USBD_RegisterClass>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d001      	beq.n	8008d1a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008d16:	f7f7 ff7b 	bl	8000c10 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008d1a:	490c      	ldr	r1, [pc, #48]	@ (8008d4c <MX_USB_DEVICE_Init+0x5c>)
 8008d1c:	4809      	ldr	r0, [pc, #36]	@ (8008d44 <MX_USB_DEVICE_Init+0x54>)
 8008d1e:	f7fe fb73 	bl	8007408 <USBD_CDC_RegisterInterface>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d001      	beq.n	8008d2c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008d28:	f7f7 ff72 	bl	8000c10 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008d2c:	4805      	ldr	r0, [pc, #20]	@ (8008d44 <MX_USB_DEVICE_Init+0x54>)
 8008d2e:	f7fe fca1 	bl	8007674 <USBD_Start>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d001      	beq.n	8008d3c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008d38:	f7f7 ff6a 	bl	8000c10 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008d3c:	bf00      	nop
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	200000d0 	.word	0x200000d0
 8008d44:	2000122c 	.word	0x2000122c
 8008d48:	20000018 	.word	0x20000018
 8008d4c:	200000bc 	.word	0x200000bc

08008d50 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008d54:	2200      	movs	r2, #0
 8008d56:	4905      	ldr	r1, [pc, #20]	@ (8008d6c <CDC_Init_FS+0x1c>)
 8008d58:	4805      	ldr	r0, [pc, #20]	@ (8008d70 <CDC_Init_FS+0x20>)
 8008d5a:	f7fe fb6f 	bl	800743c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008d5e:	4905      	ldr	r1, [pc, #20]	@ (8008d74 <CDC_Init_FS+0x24>)
 8008d60:	4803      	ldr	r0, [pc, #12]	@ (8008d70 <CDC_Init_FS+0x20>)
 8008d62:	f7fe fb8d 	bl	8007480 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008d66:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	bd80      	pop	{r7, pc}
 8008d6c:	20001d08 	.word	0x20001d08
 8008d70:	2000122c 	.word	0x2000122c
 8008d74:	20001508 	.word	0x20001508

08008d78 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008d7c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	4603      	mov	r3, r0
 8008d90:	6039      	str	r1, [r7, #0]
 8008d92:	71fb      	strb	r3, [r7, #7]
 8008d94:	4613      	mov	r3, r2
 8008d96:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008d98:	79fb      	ldrb	r3, [r7, #7]
 8008d9a:	2b23      	cmp	r3, #35	@ 0x23
 8008d9c:	d84a      	bhi.n	8008e34 <CDC_Control_FS+0xac>
 8008d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8008da4 <CDC_Control_FS+0x1c>)
 8008da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da4:	08008e35 	.word	0x08008e35
 8008da8:	08008e35 	.word	0x08008e35
 8008dac:	08008e35 	.word	0x08008e35
 8008db0:	08008e35 	.word	0x08008e35
 8008db4:	08008e35 	.word	0x08008e35
 8008db8:	08008e35 	.word	0x08008e35
 8008dbc:	08008e35 	.word	0x08008e35
 8008dc0:	08008e35 	.word	0x08008e35
 8008dc4:	08008e35 	.word	0x08008e35
 8008dc8:	08008e35 	.word	0x08008e35
 8008dcc:	08008e35 	.word	0x08008e35
 8008dd0:	08008e35 	.word	0x08008e35
 8008dd4:	08008e35 	.word	0x08008e35
 8008dd8:	08008e35 	.word	0x08008e35
 8008ddc:	08008e35 	.word	0x08008e35
 8008de0:	08008e35 	.word	0x08008e35
 8008de4:	08008e35 	.word	0x08008e35
 8008de8:	08008e35 	.word	0x08008e35
 8008dec:	08008e35 	.word	0x08008e35
 8008df0:	08008e35 	.word	0x08008e35
 8008df4:	08008e35 	.word	0x08008e35
 8008df8:	08008e35 	.word	0x08008e35
 8008dfc:	08008e35 	.word	0x08008e35
 8008e00:	08008e35 	.word	0x08008e35
 8008e04:	08008e35 	.word	0x08008e35
 8008e08:	08008e35 	.word	0x08008e35
 8008e0c:	08008e35 	.word	0x08008e35
 8008e10:	08008e35 	.word	0x08008e35
 8008e14:	08008e35 	.word	0x08008e35
 8008e18:	08008e35 	.word	0x08008e35
 8008e1c:	08008e35 	.word	0x08008e35
 8008e20:	08008e35 	.word	0x08008e35
 8008e24:	08008e35 	.word	0x08008e35
 8008e28:	08008e35 	.word	0x08008e35
 8008e2c:	08008e35 	.word	0x08008e35
 8008e30:	08008e35 	.word	0x08008e35
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008e34:	bf00      	nop
  }

  return (USBD_OK);
 8008e36:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr

08008e44 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008e4e:	6879      	ldr	r1, [r7, #4]
 8008e50:	4805      	ldr	r0, [pc, #20]	@ (8008e68 <CDC_Receive_FS+0x24>)
 8008e52:	f7fe fb15 	bl	8007480 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008e56:	4804      	ldr	r0, [pc, #16]	@ (8008e68 <CDC_Receive_FS+0x24>)
 8008e58:	f7fe fb70 	bl	800753c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008e5c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3708      	adds	r7, #8
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	2000122c 	.word	0x2000122c

08008e6c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b084      	sub	sp, #16
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
 8008e74:	460b      	mov	r3, r1
 8008e76:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8008eb8 <CDC_Transmit_FS+0x4c>)
 8008e7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008e82:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d001      	beq.n	8008e92 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	e00e      	b.n	8008eb0 <CDC_Transmit_FS+0x44>
  }
  CDC_Ready = 0;
 8008e92:	4b0a      	ldr	r3, [pc, #40]	@ (8008ebc <CDC_Transmit_FS+0x50>)
 8008e94:	2200      	movs	r2, #0
 8008e96:	701a      	strb	r2, [r3, #0]
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008e98:	887b      	ldrh	r3, [r7, #2]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	6879      	ldr	r1, [r7, #4]
 8008e9e:	4806      	ldr	r0, [pc, #24]	@ (8008eb8 <CDC_Transmit_FS+0x4c>)
 8008ea0:	f7fe facc 	bl	800743c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008ea4:	4804      	ldr	r0, [pc, #16]	@ (8008eb8 <CDC_Transmit_FS+0x4c>)
 8008ea6:	f7fe fb09 	bl	80074bc <USBD_CDC_TransmitPacket>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3710      	adds	r7, #16
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}
 8008eb8:	2000122c 	.word	0x2000122c
 8008ebc:	200000b8 	.word	0x200000b8

08008ec0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b087      	sub	sp, #28
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	4613      	mov	r3, r2
 8008ecc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_Ready = 1;
 8008ed2:	4b05      	ldr	r3, [pc, #20]	@ (8008ee8 <CDC_TransmitCplt_FS+0x28>)
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 13 */
  return result;
 8008ed8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	371c      	adds	r7, #28
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr
 8008ee8:	200000b8 	.word	0x200000b8

08008eec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	6039      	str	r1, [r7, #0]
 8008ef6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	2212      	movs	r2, #18
 8008efc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008efe:	4b03      	ldr	r3, [pc, #12]	@ (8008f0c <USBD_FS_DeviceDescriptor+0x20>)
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	370c      	adds	r7, #12
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr
 8008f0c:	200000f0 	.word	0x200000f0

08008f10 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	4603      	mov	r3, r0
 8008f18:	6039      	str	r1, [r7, #0]
 8008f1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2204      	movs	r2, #4
 8008f20:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008f22:	4b03      	ldr	r3, [pc, #12]	@ (8008f30 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr
 8008f30:	20000110 	.word	0x20000110

08008f34 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	6039      	str	r1, [r7, #0]
 8008f3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f40:	79fb      	ldrb	r3, [r7, #7]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d105      	bne.n	8008f52 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f46:	683a      	ldr	r2, [r7, #0]
 8008f48:	4907      	ldr	r1, [pc, #28]	@ (8008f68 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f4a:	4808      	ldr	r0, [pc, #32]	@ (8008f6c <USBD_FS_ProductStrDescriptor+0x38>)
 8008f4c:	f7ff fd82 	bl	8008a54 <USBD_GetString>
 8008f50:	e004      	b.n	8008f5c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f52:	683a      	ldr	r2, [r7, #0]
 8008f54:	4904      	ldr	r1, [pc, #16]	@ (8008f68 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f56:	4805      	ldr	r0, [pc, #20]	@ (8008f6c <USBD_FS_ProductStrDescriptor+0x38>)
 8008f58:	f7ff fd7c 	bl	8008a54 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f5c:	4b02      	ldr	r3, [pc, #8]	@ (8008f68 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3708      	adds	r7, #8
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	20002508 	.word	0x20002508
 8008f6c:	0800be74 	.word	0x0800be74

08008f70 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b082      	sub	sp, #8
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	4603      	mov	r3, r0
 8008f78:	6039      	str	r1, [r7, #0]
 8008f7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008f7c:	683a      	ldr	r2, [r7, #0]
 8008f7e:	4904      	ldr	r1, [pc, #16]	@ (8008f90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008f80:	4804      	ldr	r0, [pc, #16]	@ (8008f94 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008f82:	f7ff fd67 	bl	8008a54 <USBD_GetString>
  return USBD_StrDesc;
 8008f86:	4b02      	ldr	r3, [pc, #8]	@ (8008f90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3708      	adds	r7, #8
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bd80      	pop	{r7, pc}
 8008f90:	20002508 	.word	0x20002508
 8008f94:	0800be8c 	.word	0x0800be8c

08008f98 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	6039      	str	r1, [r7, #0]
 8008fa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	221a      	movs	r2, #26
 8008fa8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008faa:	f000 f855 	bl	8009058 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008fae:	4b02      	ldr	r3, [pc, #8]	@ (8008fb8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3708      	adds	r7, #8
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}
 8008fb8:	20000114 	.word	0x20000114

08008fbc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	6039      	str	r1, [r7, #0]
 8008fc6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008fc8:	79fb      	ldrb	r3, [r7, #7]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d105      	bne.n	8008fda <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008fce:	683a      	ldr	r2, [r7, #0]
 8008fd0:	4907      	ldr	r1, [pc, #28]	@ (8008ff0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008fd2:	4808      	ldr	r0, [pc, #32]	@ (8008ff4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008fd4:	f7ff fd3e 	bl	8008a54 <USBD_GetString>
 8008fd8:	e004      	b.n	8008fe4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008fda:	683a      	ldr	r2, [r7, #0]
 8008fdc:	4904      	ldr	r1, [pc, #16]	@ (8008ff0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008fde:	4805      	ldr	r0, [pc, #20]	@ (8008ff4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008fe0:	f7ff fd38 	bl	8008a54 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fe4:	4b02      	ldr	r3, [pc, #8]	@ (8008ff0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3708      	adds	r7, #8
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	20002508 	.word	0x20002508
 8008ff4:	0800bea0 	.word	0x0800bea0

08008ff8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	4603      	mov	r3, r0
 8009000:	6039      	str	r1, [r7, #0]
 8009002:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009004:	79fb      	ldrb	r3, [r7, #7]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d105      	bne.n	8009016 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800900a:	683a      	ldr	r2, [r7, #0]
 800900c:	4907      	ldr	r1, [pc, #28]	@ (800902c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800900e:	4808      	ldr	r0, [pc, #32]	@ (8009030 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009010:	f7ff fd20 	bl	8008a54 <USBD_GetString>
 8009014:	e004      	b.n	8009020 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009016:	683a      	ldr	r2, [r7, #0]
 8009018:	4904      	ldr	r1, [pc, #16]	@ (800902c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800901a:	4805      	ldr	r0, [pc, #20]	@ (8009030 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800901c:	f7ff fd1a 	bl	8008a54 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009020:	4b02      	ldr	r3, [pc, #8]	@ (800902c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009022:	4618      	mov	r0, r3
 8009024:	3708      	adds	r7, #8
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	20002508 	.word	0x20002508
 8009030:	0800beac 	.word	0x0800beac

08009034 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009034:	b480      	push	{r7}
 8009036:	b083      	sub	sp, #12
 8009038:	af00      	add	r7, sp, #0
 800903a:	4603      	mov	r3, r0
 800903c:	6039      	str	r1, [r7, #0]
 800903e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	220c      	movs	r2, #12
 8009044:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8009046:	4b03      	ldr	r3, [pc, #12]	@ (8009054 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8009048:	4618      	mov	r0, r3
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr
 8009054:	20000104 	.word	0x20000104

08009058 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800905e:	4b0f      	ldr	r3, [pc, #60]	@ (800909c <Get_SerialNum+0x44>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009064:	4b0e      	ldr	r3, [pc, #56]	@ (80090a0 <Get_SerialNum+0x48>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800906a:	4b0e      	ldr	r3, [pc, #56]	@ (80090a4 <Get_SerialNum+0x4c>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4413      	add	r3, r2
 8009076:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d009      	beq.n	8009092 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800907e:	2208      	movs	r2, #8
 8009080:	4909      	ldr	r1, [pc, #36]	@ (80090a8 <Get_SerialNum+0x50>)
 8009082:	68f8      	ldr	r0, [r7, #12]
 8009084:	f000 f814 	bl	80090b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009088:	2204      	movs	r2, #4
 800908a:	4908      	ldr	r1, [pc, #32]	@ (80090ac <Get_SerialNum+0x54>)
 800908c:	68b8      	ldr	r0, [r7, #8]
 800908e:	f000 f80f 	bl	80090b0 <IntToUnicode>
  }
}
 8009092:	bf00      	nop
 8009094:	3710      	adds	r7, #16
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	1fff7a10 	.word	0x1fff7a10
 80090a0:	1fff7a14 	.word	0x1fff7a14
 80090a4:	1fff7a18 	.word	0x1fff7a18
 80090a8:	20000116 	.word	0x20000116
 80090ac:	20000126 	.word	0x20000126

080090b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b087      	sub	sp, #28
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	4613      	mov	r3, r2
 80090bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80090be:	2300      	movs	r3, #0
 80090c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80090c2:	2300      	movs	r3, #0
 80090c4:	75fb      	strb	r3, [r7, #23]
 80090c6:	e027      	b.n	8009118 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	0f1b      	lsrs	r3, r3, #28
 80090cc:	2b09      	cmp	r3, #9
 80090ce:	d80b      	bhi.n	80090e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	0f1b      	lsrs	r3, r3, #28
 80090d4:	b2da      	uxtb	r2, r3
 80090d6:	7dfb      	ldrb	r3, [r7, #23]
 80090d8:	005b      	lsls	r3, r3, #1
 80090da:	4619      	mov	r1, r3
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	440b      	add	r3, r1
 80090e0:	3230      	adds	r2, #48	@ 0x30
 80090e2:	b2d2      	uxtb	r2, r2
 80090e4:	701a      	strb	r2, [r3, #0]
 80090e6:	e00a      	b.n	80090fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	0f1b      	lsrs	r3, r3, #28
 80090ec:	b2da      	uxtb	r2, r3
 80090ee:	7dfb      	ldrb	r3, [r7, #23]
 80090f0:	005b      	lsls	r3, r3, #1
 80090f2:	4619      	mov	r1, r3
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	440b      	add	r3, r1
 80090f8:	3237      	adds	r2, #55	@ 0x37
 80090fa:	b2d2      	uxtb	r2, r2
 80090fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	011b      	lsls	r3, r3, #4
 8009102:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009104:	7dfb      	ldrb	r3, [r7, #23]
 8009106:	005b      	lsls	r3, r3, #1
 8009108:	3301      	adds	r3, #1
 800910a:	68ba      	ldr	r2, [r7, #8]
 800910c:	4413      	add	r3, r2
 800910e:	2200      	movs	r2, #0
 8009110:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009112:	7dfb      	ldrb	r3, [r7, #23]
 8009114:	3301      	adds	r3, #1
 8009116:	75fb      	strb	r3, [r7, #23]
 8009118:	7dfa      	ldrb	r2, [r7, #23]
 800911a:	79fb      	ldrb	r3, [r7, #7]
 800911c:	429a      	cmp	r2, r3
 800911e:	d3d3      	bcc.n	80090c8 <IntToUnicode+0x18>
  }
}
 8009120:	bf00      	nop
 8009122:	bf00      	nop
 8009124:	371c      	adds	r7, #28
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
	...

08009130 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b0a0      	sub	sp, #128	@ 0x80
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009138:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800913c:	2200      	movs	r2, #0
 800913e:	601a      	str	r2, [r3, #0]
 8009140:	605a      	str	r2, [r3, #4]
 8009142:	609a      	str	r2, [r3, #8]
 8009144:	60da      	str	r2, [r3, #12]
 8009146:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009148:	f107 0310 	add.w	r3, r7, #16
 800914c:	225c      	movs	r2, #92	@ 0x5c
 800914e:	2100      	movs	r1, #0
 8009150:	4618      	mov	r0, r3
 8009152:	f002 fa65 	bl	800b620 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800915e:	d149      	bne.n	80091f4 <HAL_PCD_MspInit+0xc4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8009160:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009164:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8009166:	2300      	movs	r3, #0
 8009168:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800916a:	f107 0310 	add.w	r3, r7, #16
 800916e:	4618      	mov	r0, r3
 8009170:	f7fa f9f6 	bl	8003560 <HAL_RCCEx_PeriphCLKConfig>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d001      	beq.n	800917e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800917a:	f7f7 fd49 	bl	8000c10 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800917e:	2300      	movs	r3, #0
 8009180:	60fb      	str	r3, [r7, #12]
 8009182:	4b1e      	ldr	r3, [pc, #120]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 8009184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009186:	4a1d      	ldr	r2, [pc, #116]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 8009188:	f043 0301 	orr.w	r3, r3, #1
 800918c:	6313      	str	r3, [r2, #48]	@ 0x30
 800918e:	4b1b      	ldr	r3, [pc, #108]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 8009190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009192:	f003 0301 	and.w	r3, r3, #1
 8009196:	60fb      	str	r3, [r7, #12]
 8009198:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800919a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800919e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091a0:	2302      	movs	r3, #2
 80091a2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091a4:	2300      	movs	r3, #0
 80091a6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091a8:	2303      	movs	r3, #3
 80091aa:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80091ac:	230a      	movs	r3, #10
 80091ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091b0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80091b4:	4619      	mov	r1, r3
 80091b6:	4812      	ldr	r0, [pc, #72]	@ (8009200 <HAL_PCD_MspInit+0xd0>)
 80091b8:	f7f8 fc86 	bl	8001ac8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80091bc:	4b0f      	ldr	r3, [pc, #60]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 80091be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091c0:	4a0e      	ldr	r2, [pc, #56]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 80091c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091c6:	6353      	str	r3, [r2, #52]	@ 0x34
 80091c8:	2300      	movs	r3, #0
 80091ca:	60bb      	str	r3, [r7, #8]
 80091cc:	4b0b      	ldr	r3, [pc, #44]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 80091ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091d0:	4a0a      	ldr	r2, [pc, #40]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 80091d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80091d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80091d8:	4b08      	ldr	r3, [pc, #32]	@ (80091fc <HAL_PCD_MspInit+0xcc>)
 80091da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091e0:	60bb      	str	r3, [r7, #8]
 80091e2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80091e4:	2200      	movs	r2, #0
 80091e6:	2100      	movs	r1, #0
 80091e8:	2043      	movs	r0, #67	@ 0x43
 80091ea:	f7f8 f8aa 	bl	8001342 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80091ee:	2043      	movs	r0, #67	@ 0x43
 80091f0:	f7f8 f8c3 	bl	800137a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80091f4:	bf00      	nop
 80091f6:	3780      	adds	r7, #128	@ 0x80
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}
 80091fc:	40023800 	.word	0x40023800
 8009200:	40020000 	.word	0x40020000

08009204 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009218:	4619      	mov	r1, r3
 800921a:	4610      	mov	r0, r2
 800921c:	f7fe fa77 	bl	800770e <USBD_LL_SetupStage>
}
 8009220:	bf00      	nop
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	460b      	mov	r3, r1
 8009232:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800923a:	78fa      	ldrb	r2, [r7, #3]
 800923c:	6879      	ldr	r1, [r7, #4]
 800923e:	4613      	mov	r3, r2
 8009240:	00db      	lsls	r3, r3, #3
 8009242:	4413      	add	r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	440b      	add	r3, r1
 8009248:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800924c:	681a      	ldr	r2, [r3, #0]
 800924e:	78fb      	ldrb	r3, [r7, #3]
 8009250:	4619      	mov	r1, r3
 8009252:	f7fe fab1 	bl	80077b8 <USBD_LL_DataOutStage>
}
 8009256:	bf00      	nop
 8009258:	3708      	adds	r7, #8
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b082      	sub	sp, #8
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
 8009266:	460b      	mov	r3, r1
 8009268:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009270:	78fa      	ldrb	r2, [r7, #3]
 8009272:	6879      	ldr	r1, [r7, #4]
 8009274:	4613      	mov	r3, r2
 8009276:	00db      	lsls	r3, r3, #3
 8009278:	4413      	add	r3, r2
 800927a:	009b      	lsls	r3, r3, #2
 800927c:	440b      	add	r3, r1
 800927e:	3320      	adds	r3, #32
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	78fb      	ldrb	r3, [r7, #3]
 8009284:	4619      	mov	r1, r3
 8009286:	f7fe fb53 	bl	8007930 <USBD_LL_DataInStage>
}
 800928a:	bf00      	nop
 800928c:	3708      	adds	r7, #8
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}

08009292 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009292:	b580      	push	{r7, lr}
 8009294:	b082      	sub	sp, #8
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80092a0:	4618      	mov	r0, r3
 80092a2:	f7fe fc97 	bl	8007bd4 <USBD_LL_SOF>
}
 80092a6:	bf00      	nop
 80092a8:	3708      	adds	r7, #8
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}

080092ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b084      	sub	sp, #16
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80092b6:	2301      	movs	r3, #1
 80092b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	79db      	ldrb	r3, [r3, #7]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d102      	bne.n	80092c8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80092c2:	2300      	movs	r3, #0
 80092c4:	73fb      	strb	r3, [r7, #15]
 80092c6:	e008      	b.n	80092da <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	79db      	ldrb	r3, [r3, #7]
 80092cc:	2b02      	cmp	r3, #2
 80092ce:	d102      	bne.n	80092d6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80092d0:	2301      	movs	r3, #1
 80092d2:	73fb      	strb	r3, [r7, #15]
 80092d4:	e001      	b.n	80092da <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80092d6:	f7f7 fc9b 	bl	8000c10 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80092e0:	7bfa      	ldrb	r2, [r7, #15]
 80092e2:	4611      	mov	r1, r2
 80092e4:	4618      	mov	r0, r3
 80092e6:	f7fe fc31 	bl	8007b4c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80092f0:	4618      	mov	r0, r3
 80092f2:	f7fe fbd8 	bl	8007aa6 <USBD_LL_Reset>
}
 80092f6:	bf00      	nop
 80092f8:	3710      	adds	r7, #16
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}
	...

08009300 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b082      	sub	sp, #8
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800930e:	4618      	mov	r0, r3
 8009310:	f7fe fc2c 	bl	8007b6c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	6812      	ldr	r2, [r2, #0]
 8009322:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009326:	f043 0301 	orr.w	r3, r3, #1
 800932a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	7adb      	ldrb	r3, [r3, #11]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d005      	beq.n	8009340 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009334:	4b04      	ldr	r3, [pc, #16]	@ (8009348 <HAL_PCD_SuspendCallback+0x48>)
 8009336:	691b      	ldr	r3, [r3, #16]
 8009338:	4a03      	ldr	r2, [pc, #12]	@ (8009348 <HAL_PCD_SuspendCallback+0x48>)
 800933a:	f043 0306 	orr.w	r3, r3, #6
 800933e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009340:	bf00      	nop
 8009342:	3708      	adds	r7, #8
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	e000ed00 	.word	0xe000ed00

0800934c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800935a:	4618      	mov	r0, r3
 800935c:	f7fe fc22 	bl	8007ba4 <USBD_LL_Resume>
}
 8009360:	bf00      	nop
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	460b      	mov	r3, r1
 8009372:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800937a:	78fa      	ldrb	r2, [r7, #3]
 800937c:	4611      	mov	r1, r2
 800937e:	4618      	mov	r0, r3
 8009380:	f7fe fc7a 	bl	8007c78 <USBD_LL_IsoOUTIncomplete>
}
 8009384:	bf00      	nop
 8009386:	3708      	adds	r7, #8
 8009388:	46bd      	mov	sp, r7
 800938a:	bd80      	pop	{r7, pc}

0800938c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
 8009394:	460b      	mov	r3, r1
 8009396:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800939e:	78fa      	ldrb	r2, [r7, #3]
 80093a0:	4611      	mov	r1, r2
 80093a2:	4618      	mov	r0, r3
 80093a4:	f7fe fc36 	bl	8007c14 <USBD_LL_IsoINIncomplete>
}
 80093a8:	bf00      	nop
 80093aa:	3708      	adds	r7, #8
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093be:	4618      	mov	r0, r3
 80093c0:	f7fe fc8c 	bl	8007cdc <USBD_LL_DevConnected>
}
 80093c4:	bf00      	nop
 80093c6:	3708      	adds	r7, #8
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b082      	sub	sp, #8
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093da:	4618      	mov	r0, r3
 80093dc:	f7fe fc89 	bl	8007cf2 <USBD_LL_DevDisconnected>
}
 80093e0:	bf00      	nop
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d13c      	bne.n	8009472 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80093f8:	4a20      	ldr	r2, [pc, #128]	@ (800947c <USBD_LL_Init+0x94>)
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a1e      	ldr	r2, [pc, #120]	@ (800947c <USBD_LL_Init+0x94>)
 8009404:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009408:	4b1c      	ldr	r3, [pc, #112]	@ (800947c <USBD_LL_Init+0x94>)
 800940a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800940e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009410:	4b1a      	ldr	r3, [pc, #104]	@ (800947c <USBD_LL_Init+0x94>)
 8009412:	2206      	movs	r2, #6
 8009414:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009416:	4b19      	ldr	r3, [pc, #100]	@ (800947c <USBD_LL_Init+0x94>)
 8009418:	2202      	movs	r2, #2
 800941a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800941c:	4b17      	ldr	r3, [pc, #92]	@ (800947c <USBD_LL_Init+0x94>)
 800941e:	2200      	movs	r2, #0
 8009420:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009422:	4b16      	ldr	r3, [pc, #88]	@ (800947c <USBD_LL_Init+0x94>)
 8009424:	2202      	movs	r2, #2
 8009426:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009428:	4b14      	ldr	r3, [pc, #80]	@ (800947c <USBD_LL_Init+0x94>)
 800942a:	2200      	movs	r2, #0
 800942c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800942e:	4b13      	ldr	r3, [pc, #76]	@ (800947c <USBD_LL_Init+0x94>)
 8009430:	2200      	movs	r2, #0
 8009432:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009434:	4b11      	ldr	r3, [pc, #68]	@ (800947c <USBD_LL_Init+0x94>)
 8009436:	2200      	movs	r2, #0
 8009438:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800943a:	4b10      	ldr	r3, [pc, #64]	@ (800947c <USBD_LL_Init+0x94>)
 800943c:	2200      	movs	r2, #0
 800943e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009440:	4b0e      	ldr	r3, [pc, #56]	@ (800947c <USBD_LL_Init+0x94>)
 8009442:	2200      	movs	r2, #0
 8009444:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009446:	480d      	ldr	r0, [pc, #52]	@ (800947c <USBD_LL_Init+0x94>)
 8009448:	f7f8 fcd2 	bl	8001df0 <HAL_PCD_Init>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d001      	beq.n	8009456 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009452:	f7f7 fbdd 	bl	8000c10 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009456:	2180      	movs	r1, #128	@ 0x80
 8009458:	4808      	ldr	r0, [pc, #32]	@ (800947c <USBD_LL_Init+0x94>)
 800945a:	f7f9 ff32 	bl	80032c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800945e:	2240      	movs	r2, #64	@ 0x40
 8009460:	2100      	movs	r1, #0
 8009462:	4806      	ldr	r0, [pc, #24]	@ (800947c <USBD_LL_Init+0x94>)
 8009464:	f7f9 fee6 	bl	8003234 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009468:	2280      	movs	r2, #128	@ 0x80
 800946a:	2101      	movs	r1, #1
 800946c:	4803      	ldr	r0, [pc, #12]	@ (800947c <USBD_LL_Init+0x94>)
 800946e:	f7f9 fee1 	bl	8003234 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009472:	2300      	movs	r3, #0
}
 8009474:	4618      	mov	r0, r3
 8009476:	3708      	adds	r7, #8
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}
 800947c:	20002708 	.word	0x20002708

08009480 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009488:	2300      	movs	r3, #0
 800948a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800948c:	2300      	movs	r3, #0
 800948e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009496:	4618      	mov	r0, r3
 8009498:	f7f8 fdc0 	bl	800201c <HAL_PCD_Start>
 800949c:	4603      	mov	r3, r0
 800949e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094a0:	7bfb      	ldrb	r3, [r7, #15]
 80094a2:	4618      	mov	r0, r3
 80094a4:	f000 f990 	bl	80097c8 <USBD_Get_USB_Status>
 80094a8:	4603      	mov	r3, r0
 80094aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3710      	adds	r7, #16
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}

080094b6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80094b6:	b580      	push	{r7, lr}
 80094b8:	b084      	sub	sp, #16
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
 80094be:	4608      	mov	r0, r1
 80094c0:	4611      	mov	r1, r2
 80094c2:	461a      	mov	r2, r3
 80094c4:	4603      	mov	r3, r0
 80094c6:	70fb      	strb	r3, [r7, #3]
 80094c8:	460b      	mov	r3, r1
 80094ca:	70bb      	strb	r3, [r7, #2]
 80094cc:	4613      	mov	r3, r2
 80094ce:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094d4:	2300      	movs	r3, #0
 80094d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80094de:	78bb      	ldrb	r3, [r7, #2]
 80094e0:	883a      	ldrh	r2, [r7, #0]
 80094e2:	78f9      	ldrb	r1, [r7, #3]
 80094e4:	f7f9 fac1 	bl	8002a6a <HAL_PCD_EP_Open>
 80094e8:	4603      	mov	r3, r0
 80094ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094ec:	7bfb      	ldrb	r3, [r7, #15]
 80094ee:	4618      	mov	r0, r3
 80094f0:	f000 f96a 	bl	80097c8 <USBD_Get_USB_Status>
 80094f4:	4603      	mov	r3, r0
 80094f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3710      	adds	r7, #16
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}

08009502 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009502:	b580      	push	{r7, lr}
 8009504:	b084      	sub	sp, #16
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
 800950a:	460b      	mov	r3, r1
 800950c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800951c:	78fa      	ldrb	r2, [r7, #3]
 800951e:	4611      	mov	r1, r2
 8009520:	4618      	mov	r0, r3
 8009522:	f7f9 fb0c 	bl	8002b3e <HAL_PCD_EP_Close>
 8009526:	4603      	mov	r3, r0
 8009528:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800952a:	7bfb      	ldrb	r3, [r7, #15]
 800952c:	4618      	mov	r0, r3
 800952e:	f000 f94b 	bl	80097c8 <USBD_Get_USB_Status>
 8009532:	4603      	mov	r3, r0
 8009534:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009536:	7bbb      	ldrb	r3, [r7, #14]
}
 8009538:	4618      	mov	r0, r3
 800953a:	3710      	adds	r7, #16
 800953c:	46bd      	mov	sp, r7
 800953e:	bd80      	pop	{r7, pc}

08009540 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	460b      	mov	r3, r1
 800954a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800954c:	2300      	movs	r3, #0
 800954e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009550:	2300      	movs	r3, #0
 8009552:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800955a:	78fa      	ldrb	r2, [r7, #3]
 800955c:	4611      	mov	r1, r2
 800955e:	4618      	mov	r0, r3
 8009560:	f7f9 fbc4 	bl	8002cec <HAL_PCD_EP_SetStall>
 8009564:	4603      	mov	r3, r0
 8009566:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009568:	7bfb      	ldrb	r3, [r7, #15]
 800956a:	4618      	mov	r0, r3
 800956c:	f000 f92c 	bl	80097c8 <USBD_Get_USB_Status>
 8009570:	4603      	mov	r3, r0
 8009572:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009574:	7bbb      	ldrb	r3, [r7, #14]
}
 8009576:	4618      	mov	r0, r3
 8009578:	3710      	adds	r7, #16
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}

0800957e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800957e:	b580      	push	{r7, lr}
 8009580:	b084      	sub	sp, #16
 8009582:	af00      	add	r7, sp, #0
 8009584:	6078      	str	r0, [r7, #4]
 8009586:	460b      	mov	r3, r1
 8009588:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800958a:	2300      	movs	r3, #0
 800958c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800958e:	2300      	movs	r3, #0
 8009590:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009598:	78fa      	ldrb	r2, [r7, #3]
 800959a:	4611      	mov	r1, r2
 800959c:	4618      	mov	r0, r3
 800959e:	f7f9 fc08 	bl	8002db2 <HAL_PCD_EP_ClrStall>
 80095a2:	4603      	mov	r3, r0
 80095a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095a6:	7bfb      	ldrb	r3, [r7, #15]
 80095a8:	4618      	mov	r0, r3
 80095aa:	f000 f90d 	bl	80097c8 <USBD_Get_USB_Status>
 80095ae:	4603      	mov	r3, r0
 80095b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80095b4:	4618      	mov	r0, r3
 80095b6:	3710      	adds	r7, #16
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095bc:	b480      	push	{r7}
 80095be:	b085      	sub	sp, #20
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
 80095c4:	460b      	mov	r3, r1
 80095c6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80095ce:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80095d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	da0b      	bge.n	80095f0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80095d8:	78fb      	ldrb	r3, [r7, #3]
 80095da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80095de:	68f9      	ldr	r1, [r7, #12]
 80095e0:	4613      	mov	r3, r2
 80095e2:	00db      	lsls	r3, r3, #3
 80095e4:	4413      	add	r3, r2
 80095e6:	009b      	lsls	r3, r3, #2
 80095e8:	440b      	add	r3, r1
 80095ea:	3316      	adds	r3, #22
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	e00b      	b.n	8009608 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80095f0:	78fb      	ldrb	r3, [r7, #3]
 80095f2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80095f6:	68f9      	ldr	r1, [r7, #12]
 80095f8:	4613      	mov	r3, r2
 80095fa:	00db      	lsls	r3, r3, #3
 80095fc:	4413      	add	r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	440b      	add	r3, r1
 8009602:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009606:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009608:	4618      	mov	r0, r3
 800960a:	3714      	adds	r7, #20
 800960c:	46bd      	mov	sp, r7
 800960e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009612:	4770      	bx	lr

08009614 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b084      	sub	sp, #16
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	460b      	mov	r3, r1
 800961e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009620:	2300      	movs	r3, #0
 8009622:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009624:	2300      	movs	r3, #0
 8009626:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800962e:	78fa      	ldrb	r2, [r7, #3]
 8009630:	4611      	mov	r1, r2
 8009632:	4618      	mov	r0, r3
 8009634:	f7f9 f9f5 	bl	8002a22 <HAL_PCD_SetAddress>
 8009638:	4603      	mov	r3, r0
 800963a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800963c:	7bfb      	ldrb	r3, [r7, #15]
 800963e:	4618      	mov	r0, r3
 8009640:	f000 f8c2 	bl	80097c8 <USBD_Get_USB_Status>
 8009644:	4603      	mov	r3, r0
 8009646:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009648:	7bbb      	ldrb	r3, [r7, #14]
}
 800964a:	4618      	mov	r0, r3
 800964c:	3710      	adds	r7, #16
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}

08009652 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009652:	b580      	push	{r7, lr}
 8009654:	b086      	sub	sp, #24
 8009656:	af00      	add	r7, sp, #0
 8009658:	60f8      	str	r0, [r7, #12]
 800965a:	607a      	str	r2, [r7, #4]
 800965c:	603b      	str	r3, [r7, #0]
 800965e:	460b      	mov	r3, r1
 8009660:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009662:	2300      	movs	r3, #0
 8009664:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009666:	2300      	movs	r3, #0
 8009668:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009670:	7af9      	ldrb	r1, [r7, #11]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	f7f9 faff 	bl	8002c78 <HAL_PCD_EP_Transmit>
 800967a:	4603      	mov	r3, r0
 800967c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800967e:	7dfb      	ldrb	r3, [r7, #23]
 8009680:	4618      	mov	r0, r3
 8009682:	f000 f8a1 	bl	80097c8 <USBD_Get_USB_Status>
 8009686:	4603      	mov	r3, r0
 8009688:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800968a:	7dbb      	ldrb	r3, [r7, #22]
}
 800968c:	4618      	mov	r0, r3
 800968e:	3718      	adds	r7, #24
 8009690:	46bd      	mov	sp, r7
 8009692:	bd80      	pop	{r7, pc}

08009694 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b086      	sub	sp, #24
 8009698:	af00      	add	r7, sp, #0
 800969a:	60f8      	str	r0, [r7, #12]
 800969c:	607a      	str	r2, [r7, #4]
 800969e:	603b      	str	r3, [r7, #0]
 80096a0:	460b      	mov	r3, r1
 80096a2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096a4:	2300      	movs	r3, #0
 80096a6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096a8:	2300      	movs	r3, #0
 80096aa:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80096b2:	7af9      	ldrb	r1, [r7, #11]
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	687a      	ldr	r2, [r7, #4]
 80096b8:	f7f9 fa8b 	bl	8002bd2 <HAL_PCD_EP_Receive>
 80096bc:	4603      	mov	r3, r0
 80096be:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096c0:	7dfb      	ldrb	r3, [r7, #23]
 80096c2:	4618      	mov	r0, r3
 80096c4:	f000 f880 	bl	80097c8 <USBD_Get_USB_Status>
 80096c8:	4603      	mov	r3, r0
 80096ca:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80096cc:	7dbb      	ldrb	r3, [r7, #22]
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	3718      	adds	r7, #24
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}

080096d6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096d6:	b580      	push	{r7, lr}
 80096d8:	b082      	sub	sp, #8
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
 80096de:	460b      	mov	r3, r1
 80096e0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80096e8:	78fa      	ldrb	r2, [r7, #3]
 80096ea:	4611      	mov	r1, r2
 80096ec:	4618      	mov	r0, r3
 80096ee:	f7f9 faab 	bl	8002c48 <HAL_PCD_EP_GetRxCount>
 80096f2:	4603      	mov	r3, r0
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3708      	adds	r7, #8
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b082      	sub	sp, #8
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	460b      	mov	r3, r1
 8009706:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009708:	78fb      	ldrb	r3, [r7, #3]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d002      	beq.n	8009714 <HAL_PCDEx_LPM_Callback+0x18>
 800970e:	2b01      	cmp	r3, #1
 8009710:	d01f      	beq.n	8009752 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8009712:	e03b      	b.n	800978c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	7adb      	ldrb	r3, [r3, #11]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d007      	beq.n	800972c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800971c:	f7f7 f834 	bl	8000788 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009720:	4b1c      	ldr	r3, [pc, #112]	@ (8009794 <HAL_PCDEx_LPM_Callback+0x98>)
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	4a1b      	ldr	r2, [pc, #108]	@ (8009794 <HAL_PCDEx_LPM_Callback+0x98>)
 8009726:	f023 0306 	bic.w	r3, r3, #6
 800972a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	687a      	ldr	r2, [r7, #4]
 8009738:	6812      	ldr	r2, [r2, #0]
 800973a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800973e:	f023 0301 	bic.w	r3, r3, #1
 8009742:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800974a:	4618      	mov	r0, r3
 800974c:	f7fe fa2a 	bl	8007ba4 <USBD_LL_Resume>
    break;
 8009750:	e01c      	b.n	800978c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	6812      	ldr	r2, [r2, #0]
 8009760:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009764:	f043 0301 	orr.w	r3, r3, #1
 8009768:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009770:	4618      	mov	r0, r3
 8009772:	f7fe f9fb 	bl	8007b6c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	7adb      	ldrb	r3, [r3, #11]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d005      	beq.n	800978a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800977e:	4b05      	ldr	r3, [pc, #20]	@ (8009794 <HAL_PCDEx_LPM_Callback+0x98>)
 8009780:	691b      	ldr	r3, [r3, #16]
 8009782:	4a04      	ldr	r2, [pc, #16]	@ (8009794 <HAL_PCDEx_LPM_Callback+0x98>)
 8009784:	f043 0306 	orr.w	r3, r3, #6
 8009788:	6113      	str	r3, [r2, #16]
    break;
 800978a:	bf00      	nop
}
 800978c:	bf00      	nop
 800978e:	3708      	adds	r7, #8
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	e000ed00 	.word	0xe000ed00

08009798 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80097a0:	4b03      	ldr	r3, [pc, #12]	@ (80097b0 <USBD_static_malloc+0x18>)
}
 80097a2:	4618      	mov	r0, r3
 80097a4:	370c      	adds	r7, #12
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop
 80097b0:	20002bec 	.word	0x20002bec

080097b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]

}
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b085      	sub	sp, #20
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	4603      	mov	r3, r0
 80097d0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097d2:	2300      	movs	r3, #0
 80097d4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80097d6:	79fb      	ldrb	r3, [r7, #7]
 80097d8:	2b03      	cmp	r3, #3
 80097da:	d817      	bhi.n	800980c <USBD_Get_USB_Status+0x44>
 80097dc:	a201      	add	r2, pc, #4	@ (adr r2, 80097e4 <USBD_Get_USB_Status+0x1c>)
 80097de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e2:	bf00      	nop
 80097e4:	080097f5 	.word	0x080097f5
 80097e8:	080097fb 	.word	0x080097fb
 80097ec:	08009801 	.word	0x08009801
 80097f0:	08009807 	.word	0x08009807
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80097f4:	2300      	movs	r3, #0
 80097f6:	73fb      	strb	r3, [r7, #15]
    break;
 80097f8:	e00b      	b.n	8009812 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80097fa:	2303      	movs	r3, #3
 80097fc:	73fb      	strb	r3, [r7, #15]
    break;
 80097fe:	e008      	b.n	8009812 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009800:	2301      	movs	r3, #1
 8009802:	73fb      	strb	r3, [r7, #15]
    break;
 8009804:	e005      	b.n	8009812 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009806:	2303      	movs	r3, #3
 8009808:	73fb      	strb	r3, [r7, #15]
    break;
 800980a:	e002      	b.n	8009812 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800980c:	2303      	movs	r3, #3
 800980e:	73fb      	strb	r3, [r7, #15]
    break;
 8009810:	bf00      	nop
  }
  return usb_status;
 8009812:	7bfb      	ldrb	r3, [r7, #15]
}
 8009814:	4618      	mov	r0, r3
 8009816:	3714      	adds	r7, #20
 8009818:	46bd      	mov	sp, r7
 800981a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800981e:	4770      	bx	lr

08009820 <D16_GENERIC>:
 8009820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009824:	e9d2 6402 	ldrd	r6, r4, [r2, #8]
 8009828:	b089      	sub	sp, #36	@ 0x24
 800982a:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800982c:	6993      	ldr	r3, [r2, #24]
 800982e:	9406      	str	r4, [sp, #24]
 8009830:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8009832:	9307      	str	r3, [sp, #28]
 8009834:	9402      	str	r4, [sp, #8]
 8009836:	e9d2 ab04 	ldrd	sl, fp, [r2, #16]
 800983a:	69d3      	ldr	r3, [r2, #28]
 800983c:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 800983e:	9103      	str	r1, [sp, #12]
 8009840:	2d00      	cmp	r5, #0
 8009842:	d066      	beq.n	8009912 <D16_GENERIC+0xf2>
 8009844:	f004 0520 	and.w	r5, r4, #32
 8009848:	f004 0410 	and.w	r4, r4, #16
 800984c:	9505      	str	r5, [sp, #20]
 800984e:	4937      	ldr	r1, [pc, #220]	@ (800992c <D16_GENERIC+0x10c>)
 8009850:	9404      	str	r4, [sp, #16]
 8009852:	f04f 0c00 	mov.w	ip, #0
 8009856:	4635      	mov	r5, r6
 8009858:	e04f      	b.n	80098fa <D16_GENERIC+0xda>
 800985a:	5d87      	ldrb	r7, [r0, r6]
 800985c:	7804      	ldrb	r4, [r0, #0]
 800985e:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8009862:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8009866:	b2e6      	uxtb	r6, r4
 8009868:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800986c:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009870:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009874:	4433      	add	r3, r6
 8009876:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800987a:	f3c4 0609 	ubfx	r6, r4, #0, #10
 800987e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009882:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8009886:	0aa3      	lsrs	r3, r4, #10
 8009888:	4c29      	ldr	r4, [pc, #164]	@ (8009930 <D16_GENERIC+0x110>)
 800988a:	fb26 5404 	smlad	r4, r6, r4, r5
 800988e:	4d29      	ldr	r5, [pc, #164]	@ (8009934 <D16_GENERIC+0x114>)
 8009890:	fb26 f505 	smuad	r5, r6, r5
 8009894:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 8009898:	eb04 080a 	add.w	r8, r4, sl
 800989c:	eba8 080b 	sub.w	r8, r8, fp
 80098a0:	4646      	mov	r6, r8
 80098a2:	17f7      	asrs	r7, r6, #31
 80098a4:	e9cd 6700 	strd	r6, r7, [sp]
 80098a8:	9e04      	ldr	r6, [sp, #16]
 80098aa:	f10c 0e01 	add.w	lr, ip, #1
 80098ae:	b16e      	cbz	r6, 80098cc <D16_GENERIC+0xac>
 80098b0:	6a16      	ldr	r6, [r2, #32]
 80098b2:	9f01      	ldr	r7, [sp, #4]
 80098b4:	fba8 ab06 	umull	sl, fp, r8, r6
 80098b8:	fb06 bb07 	mla	fp, r6, r7, fp
 80098bc:	f11a 4800 	adds.w	r8, sl, #2147483648	@ 0x80000000
 80098c0:	f14b 0900 	adc.w	r9, fp, #0
 80098c4:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 80098c8:	46a3      	mov	fp, r4
 80098ca:	4654      	mov	r4, sl
 80098cc:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 80098ce:	9f02      	ldr	r7, [sp, #8]
 80098d0:	0424      	lsls	r4, r4, #16
 80098d2:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 80098d6:	f04f 0900 	mov.w	r9, #0
 80098da:	fb0c fc06 	mul.w	ip, ip, r6
 80098de:	fbc7 8904 	smlal	r8, r9, r7, r4
 80098e2:	9e03      	ldr	r6, [sp, #12]
 80098e4:	464f      	mov	r7, r9
 80098e6:	10bc      	asrs	r4, r7, #2
 80098e8:	f304 040f 	ssat	r4, #16, r4
 80098ec:	f826 401c 	strh.w	r4, [r6, ip, lsl #1]
 80098f0:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 80098f2:	fa1f fc8e 	uxth.w	ip, lr
 80098f6:	4564      	cmp	r4, ip
 80098f8:	d90a      	bls.n	8009910 <D16_GENERIC+0xf0>
 80098fa:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 80098fc:	2c01      	cmp	r4, #1
 80098fe:	b2e6      	uxtb	r6, r4
 8009900:	d1ab      	bne.n	800985a <D16_GENERIC+0x3a>
 8009902:	9e05      	ldr	r6, [sp, #20]
 8009904:	f850 4b02 	ldr.w	r4, [r0], #2
 8009908:	2e00      	cmp	r6, #0
 800990a:	d0ac      	beq.n	8009866 <D16_GENERIC+0x46>
 800990c:	ba64      	rev16	r4, r4
 800990e:	e7aa      	b.n	8009866 <D16_GENERIC+0x46>
 8009910:	462e      	mov	r6, r5
 8009912:	9906      	ldr	r1, [sp, #24]
 8009914:	61d3      	str	r3, [r2, #28]
 8009916:	9b07      	ldr	r3, [sp, #28]
 8009918:	6096      	str	r6, [r2, #8]
 800991a:	2000      	movs	r0, #0
 800991c:	60d1      	str	r1, [r2, #12]
 800991e:	e9c2 ab04 	strd	sl, fp, [r2, #16]
 8009922:	6193      	str	r3, [r2, #24]
 8009924:	b009      	add	sp, #36	@ 0x24
 8009926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800992a:	bf00      	nop
 800992c:	20000130 	.word	0x20000130
 8009930:	00030001 	.word	0x00030001
 8009934:	00010003 	.word	0x00010003

08009938 <D24_GENERIC>:
 8009938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800993c:	8cd6      	ldrh	r6, [r2, #38]	@ 0x26
 800993e:	6993      	ldr	r3, [r2, #24]
 8009940:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 8009942:	b089      	sub	sp, #36	@ 0x24
 8009944:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 8009948:	9307      	str	r3, [sp, #28]
 800994a:	9503      	str	r5, [sp, #12]
 800994c:	69d3      	ldr	r3, [r2, #28]
 800994e:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8009950:	9104      	str	r1, [sp, #16]
 8009952:	e9d2 4b02 	ldrd	r4, fp, [r2, #8]
 8009956:	2e00      	cmp	r6, #0
 8009958:	f000 808f 	beq.w	8009a7a <D24_GENERIC+0x142>
 800995c:	f005 0620 	and.w	r6, r5, #32
 8009960:	f005 0510 	and.w	r5, r5, #16
 8009964:	4953      	ldr	r1, [pc, #332]	@ (8009ab4 <D24_GENERIC+0x17c>)
 8009966:	9606      	str	r6, [sp, #24]
 8009968:	9505      	str	r5, [sp, #20]
 800996a:	f04f 0c00 	mov.w	ip, #0
 800996e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009972:	e068      	b.n	8009a46 <D24_GENERIC+0x10e>
 8009974:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8009978:	f810 8007 	ldrb.w	r8, [r0, r7]
 800997c:	042d      	lsls	r5, r5, #16
 800997e:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8009982:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8009986:	44ae      	add	lr, r5
 8009988:	4438      	add	r0, r7
 800998a:	fa5f f68e 	uxtb.w	r6, lr
 800998e:	f3ce 2507 	ubfx	r5, lr, #8, #8
 8009992:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009996:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 800999a:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 800999e:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 80099a2:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 80099a6:	f851 302e 	ldr.w	r3, [r1, lr, lsl #2]
 80099aa:	f3c7 0509 	ubfx	r5, r7, #0, #10
 80099ae:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80099b2:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80099b6:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80099ba:	4d3f      	ldr	r5, [pc, #252]	@ (8009ab8 <D24_GENERIC+0x180>)
 80099bc:	fb26 b705 	smlad	r7, r6, r5, fp
 80099c0:	4d3e      	ldr	r5, [pc, #248]	@ (8009abc <D24_GENERIC+0x184>)
 80099c2:	fb26 4b05 	smlad	fp, r6, r5, r4
 80099c6:	f3c3 0409 	ubfx	r4, r3, #0, #10
 80099ca:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 80099ce:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 80099d2:	2401      	movs	r4, #1
 80099d4:	fb26 f604 	smuad	r6, r6, r4
 80099d8:	f5a7 55d8 	sub.w	r5, r7, #6912	@ 0x1b00
 80099dc:	9f02      	ldr	r7, [sp, #8]
 80099de:	eb0c 0e04 	add.w	lr, ip, r4
 80099e2:	eb08 0406 	add.w	r4, r8, r6
 80099e6:	eb05 060a 	add.w	r6, r5, sl
 80099ea:	1bf6      	subs	r6, r6, r7
 80099ec:	4637      	mov	r7, r6
 80099ee:	ea4f 78e6 	mov.w	r8, r6, asr #31
 80099f2:	e9cd 7800 	strd	r7, r8, [sp]
 80099f6:	9f05      	ldr	r7, [sp, #20]
 80099f8:	b177      	cbz	r7, 8009a18 <D24_GENERIC+0xe0>
 80099fa:	f8d2 8020 	ldr.w	r8, [r2, #32]
 80099fe:	9502      	str	r5, [sp, #8]
 8009a00:	fba6 9a08 	umull	r9, sl, r6, r8
 8009a04:	9e01      	ldr	r6, [sp, #4]
 8009a06:	fb08 aa06 	mla	sl, r8, r6, sl
 8009a0a:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 8009a0e:	f14a 0700 	adc.w	r7, sl, #0
 8009a12:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8009a16:	4655      	mov	r5, sl
 8009a18:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8009a1a:	9f03      	ldr	r7, [sp, #12]
 8009a1c:	03ad      	lsls	r5, r5, #14
 8009a1e:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8009a22:	f04f 0900 	mov.w	r9, #0
 8009a26:	fb0c fc06 	mul.w	ip, ip, r6
 8009a2a:	fbc7 8905 	smlal	r8, r9, r7, r5
 8009a2e:	9e04      	ldr	r6, [sp, #16]
 8009a30:	464f      	mov	r7, r9
 8009a32:	10bd      	asrs	r5, r7, #2
 8009a34:	f305 050f 	ssat	r5, #16, r5
 8009a38:	f826 501c 	strh.w	r5, [r6, ip, lsl #1]
 8009a3c:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8009a3e:	fa1f fc8e 	uxth.w	ip, lr
 8009a42:	4565      	cmp	r5, ip
 8009a44:	d917      	bls.n	8009a76 <D24_GENERIC+0x13e>
 8009a46:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8009a48:	f890 e000 	ldrb.w	lr, [r0]
 8009a4c:	b2ef      	uxtb	r7, r5
 8009a4e:	2d01      	cmp	r5, #1
 8009a50:	b23e      	sxth	r6, r7
 8009a52:	d18f      	bne.n	8009974 <D24_GENERIC+0x3c>
 8009a54:	9d06      	ldr	r5, [sp, #24]
 8009a56:	b1dd      	cbz	r5, 8009a90 <D24_GENERIC+0x158>
 8009a58:	78c5      	ldrb	r5, [r0, #3]
 8009a5a:	ea4f 280e 	mov.w	r8, lr, lsl #8
 8009a5e:	f01c 0f01 	tst.w	ip, #1
 8009a62:	ea4f 2605 	mov.w	r6, r5, lsl #8
 8009a66:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 8009a6a:	d11b      	bne.n	8009aa4 <D24_GENERIC+0x16c>
 8009a6c:	f890 e001 	ldrb.w	lr, [r0, #1]
 8009a70:	3002      	adds	r0, #2
 8009a72:	44c6      	add	lr, r8
 8009a74:	e789      	b.n	800998a <D24_GENERIC+0x52>
 8009a76:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009a7a:	61d3      	str	r3, [r2, #28]
 8009a7c:	9b07      	ldr	r3, [sp, #28]
 8009a7e:	6193      	str	r3, [r2, #24]
 8009a80:	2000      	movs	r0, #0
 8009a82:	e9c2 4b02 	strd	r4, fp, [r2, #8]
 8009a86:	e9c2 a904 	strd	sl, r9, [r2, #16]
 8009a8a:	b009      	add	sp, #36	@ 0x24
 8009a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a90:	f890 8001 	ldrb.w	r8, [r0, #1]
 8009a94:	7885      	ldrb	r5, [r0, #2]
 8009a96:	ea4f 2808 	mov.w	r8, r8, lsl #8
 8009a9a:	eb08 4805 	add.w	r8, r8, r5, lsl #16
 8009a9e:	44c6      	add	lr, r8
 8009aa0:	3003      	adds	r0, #3
 8009aa2:	e772      	b.n	800998a <D24_GENERIC+0x52>
 8009aa4:	f890 8002 	ldrb.w	r8, [r0, #2]
 8009aa8:	eb06 4808 	add.w	r8, r6, r8, lsl #16
 8009aac:	44c6      	add	lr, r8
 8009aae:	3004      	adds	r0, #4
 8009ab0:	e76b      	b.n	800998a <D24_GENERIC+0x52>
 8009ab2:	bf00      	nop
 8009ab4:	20000130 	.word	0x20000130
 8009ab8:	00030001 	.word	0x00030001
 8009abc:	00060007 	.word	0x00060007

08009ac0 <D32_GENERIC>:
 8009ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac4:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8009ac6:	6993      	ldr	r3, [r2, #24]
 8009ac8:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8009aca:	69d6      	ldr	r6, [r2, #28]
 8009acc:	b089      	sub	sp, #36	@ 0x24
 8009ace:	e9d2 a904 	ldrd	sl, r9, [r2, #16]
 8009ad2:	9307      	str	r3, [sp, #28]
 8009ad4:	9403      	str	r4, [sp, #12]
 8009ad6:	e9d2 3b02 	ldrd	r3, fp, [r2, #8]
 8009ada:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8009adc:	9104      	str	r1, [sp, #16]
 8009ade:	2d00      	cmp	r5, #0
 8009ae0:	f000 809a 	beq.w	8009c18 <D32_GENERIC+0x158>
 8009ae4:	f004 0520 	and.w	r5, r4, #32
 8009ae8:	f004 0410 	and.w	r4, r4, #16
 8009aec:	9506      	str	r5, [sp, #24]
 8009aee:	4951      	ldr	r1, [pc, #324]	@ (8009c34 <D32_GENERIC+0x174>)
 8009af0:	9405      	str	r4, [sp, #20]
 8009af2:	f04f 0e00 	mov.w	lr, #0
 8009af6:	f8cd 9008 	str.w	r9, [sp, #8]
 8009afa:	461d      	mov	r5, r3
 8009afc:	4617      	mov	r7, r2
 8009afe:	e077      	b.n	8009bf0 <D32_GENERIC+0x130>
 8009b00:	7823      	ldrb	r3, [r4, #0]
 8009b02:	f810 800c 	ldrb.w	r8, [r0, ip]
 8009b06:	f810 c002 	ldrb.w	ip, [r0, r2]
 8009b0a:	7800      	ldrb	r0, [r0, #0]
 8009b0c:	041b      	lsls	r3, r3, #16
 8009b0e:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8009b12:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 8009b16:	4403      	add	r3, r0
 8009b18:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8009b1c:	b2dc      	uxtb	r4, r3
 8009b1e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009b22:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8009b26:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009b2a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009b2e:	0e1b      	lsrs	r3, r3, #24
 8009b30:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8009b34:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8009b38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009b3c:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8009b40:	eb06 2c92 	add.w	ip, r6, r2, lsr #10
 8009b44:	eb03 269c 	add.w	r6, r3, ip, lsr #10
 8009b48:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8009b4c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009b50:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009b54:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009b58:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
 8009b5c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009b60:	4b35      	ldr	r3, [pc, #212]	@ (8009c38 <D32_GENERIC+0x178>)
 8009b62:	fb22 b403 	smlad	r4, r2, r3, fp
 8009b66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009b6a:	fb2c 4803 	smlad	r8, ip, r3, r4
 8009b6e:	4b33      	ldr	r3, [pc, #204]	@ (8009c3c <D32_GENERIC+0x17c>)
 8009b70:	fb22 5503 	smlad	r5, r2, r3, r5
 8009b74:	4b32      	ldr	r3, [pc, #200]	@ (8009c40 <D32_GENERIC+0x180>)
 8009b76:	fb2c 5b03 	smlad	fp, ip, r3, r5
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	fb22 f203 	smuad	r2, r2, r3
 8009b80:	4b30      	ldr	r3, [pc, #192]	@ (8009c44 <D32_GENERIC+0x184>)
 8009b82:	fb2c 2503 	smlad	r5, ip, r3, r2
 8009b86:	9b02      	ldr	r3, [sp, #8]
 8009b88:	f5a8 4480 	sub.w	r4, r8, #16384	@ 0x4000
 8009b8c:	eb04 080a 	add.w	r8, r4, sl
 8009b90:	eba8 0803 	sub.w	r8, r8, r3
 8009b94:	4642      	mov	r2, r8
 8009b96:	17d3      	asrs	r3, r2, #31
 8009b98:	e9cd 2300 	strd	r2, r3, [sp]
 8009b9c:	9b05      	ldr	r3, [sp, #20]
 8009b9e:	f10e 0c01 	add.w	ip, lr, #1
 8009ba2:	b173      	cbz	r3, 8009bc2 <D32_GENERIC+0x102>
 8009ba4:	6a3a      	ldr	r2, [r7, #32]
 8009ba6:	9b01      	ldr	r3, [sp, #4]
 8009ba8:	9402      	str	r4, [sp, #8]
 8009baa:	fba8 8902 	umull	r8, r9, r8, r2
 8009bae:	469a      	mov	sl, r3
 8009bb0:	fb02 930a 	mla	r3, r2, sl, r9
 8009bb4:	f118 4800 	adds.w	r8, r8, #2147483648	@ 0x80000000
 8009bb8:	f143 0900 	adc.w	r9, r3, #0
 8009bbc:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8009bc0:	4654      	mov	r4, sl
 8009bc2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009bc4:	9a04      	ldr	r2, [sp, #16]
 8009bc6:	fb0e fe03 	mul.w	lr, lr, r3
 8009bca:	9b03      	ldr	r3, [sp, #12]
 8009bcc:	0364      	lsls	r4, r4, #13
 8009bce:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 8009bd2:	f04f 0900 	mov.w	r9, #0
 8009bd6:	fbc3 8904 	smlal	r8, r9, r3, r4
 8009bda:	464b      	mov	r3, r9
 8009bdc:	109b      	asrs	r3, r3, #2
 8009bde:	f303 030f 	ssat	r3, #16, r3
 8009be2:	f822 301e 	strh.w	r3, [r2, lr, lsl #1]
 8009be6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009be8:	fa1f fe8c 	uxth.w	lr, ip
 8009bec:	4573      	cmp	r3, lr
 8009bee:	d90f      	bls.n	8009c10 <D32_GENERIC+0x150>
 8009bf0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009bf2:	b2da      	uxtb	r2, r3
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	eb00 0442 	add.w	r4, r0, r2, lsl #1
 8009bfa:	eb02 0c42 	add.w	ip, r2, r2, lsl #1
 8009bfe:	f47f af7f 	bne.w	8009b00 <D32_GENERIC+0x40>
 8009c02:	1d02      	adds	r2, r0, #4
 8009c04:	6803      	ldr	r3, [r0, #0]
 8009c06:	9806      	ldr	r0, [sp, #24]
 8009c08:	b188      	cbz	r0, 8009c2e <D32_GENERIC+0x16e>
 8009c0a:	ba5b      	rev16	r3, r3
 8009c0c:	4610      	mov	r0, r2
 8009c0e:	e785      	b.n	8009b1c <D32_GENERIC+0x5c>
 8009c10:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009c14:	462b      	mov	r3, r5
 8009c16:	463a      	mov	r2, r7
 8009c18:	e9c2 3b02 	strd	r3, fp, [r2, #8]
 8009c1c:	9b07      	ldr	r3, [sp, #28]
 8009c1e:	61d6      	str	r6, [r2, #28]
 8009c20:	2000      	movs	r0, #0
 8009c22:	e9c2 a904 	strd	sl, r9, [r2, #16]
 8009c26:	6193      	str	r3, [r2, #24]
 8009c28:	b009      	add	sp, #36	@ 0x24
 8009c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2e:	4610      	mov	r0, r2
 8009c30:	e774      	b.n	8009b1c <D32_GENERIC+0x5c>
 8009c32:	bf00      	nop
 8009c34:	20000130 	.word	0x20000130
 8009c38:	00060003 	.word	0x00060003
 8009c3c:	000a000c 	.word	0x000a000c
 8009c40:	000c000a 	.word	0x000c000a
 8009c44:	00030006 	.word	0x00030006

08009c48 <D48_GENERIC>:
 8009c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c4c:	e9d2 a304 	ldrd	sl, r3, [r2, #16]
 8009c50:	b08b      	sub	sp, #44	@ 0x2c
 8009c52:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 8009c54:	9304      	str	r3, [sp, #16]
 8009c56:	6993      	ldr	r3, [r2, #24]
 8009c58:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c5a:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 8009c5e:	9401      	str	r4, [sp, #4]
 8009c60:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 8009c62:	9405      	str	r4, [sp, #20]
 8009c64:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 8009c68:	6b54      	ldr	r4, [r2, #52]	@ 0x34
 8009c6a:	9106      	str	r1, [sp, #24]
 8009c6c:	2d00      	cmp	r5, #0
 8009c6e:	f000 80c2 	beq.w	8009df6 <D48_GENERIC+0x1ae>
 8009c72:	f004 0520 	and.w	r5, r4, #32
 8009c76:	f04f 0900 	mov.w	r9, #0
 8009c7a:	f004 0410 	and.w	r4, r4, #16
 8009c7e:	9508      	str	r5, [sp, #32]
 8009c80:	4964      	ldr	r1, [pc, #400]	@ (8009e14 <D48_GENERIC+0x1cc>)
 8009c82:	9407      	str	r4, [sp, #28]
 8009c84:	464d      	mov	r5, r9
 8009c86:	e09e      	b.n	8009dc6 <D48_GENERIC+0x17e>
 8009c88:	f81b 4007 	ldrb.w	r4, [fp, r7]
 8009c8c:	f810 b008 	ldrb.w	fp, [r0, r8]
 8009c90:	f819 8008 	ldrb.w	r8, [r9, r8]
 8009c94:	f810 9006 	ldrb.w	r9, [r0, r6]
 8009c98:	7800      	ldrb	r0, [r0, #0]
 8009c9a:	0424      	lsls	r4, r4, #16
 8009c9c:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 8009ca0:	f81e 4007 	ldrb.w	r4, [lr, r7]
 8009ca4:	eb0b 2b09 	add.w	fp, fp, r9, lsl #8
 8009ca8:	44be      	add	lr, r7
 8009caa:	eb04 2408 	add.w	r4, r4, r8, lsl #8
 8009cae:	eb0b 0700 	add.w	r7, fp, r0
 8009cb2:	eb0e 0046 	add.w	r0, lr, r6, lsl #1
 8009cb6:	fa5f fe87 	uxtb.w	lr, r7
 8009cba:	f3c7 2607 	ubfx	r6, r7, #8, #8
 8009cbe:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8009cc2:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009cc6:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 8009cca:	0e3f      	lsrs	r7, r7, #24
 8009ccc:	eb09 299c 	add.w	r9, r9, ip, lsr #10
 8009cd0:	f851 b027 	ldr.w	fp, [r1, r7, lsl #2]
 8009cd4:	f851 e02e 	ldr.w	lr, [r1, lr, lsl #2]
 8009cd8:	b2e7      	uxtb	r7, r4
 8009cda:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8009cde:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8009ce2:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8009ce6:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 8009cea:	f851 c024 	ldr.w	ip, [r1, r4, lsl #2]
 8009cee:	eb0b 249e 	add.w	r4, fp, lr, lsr #10
 8009cf2:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8009cf6:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 8009cfa:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009cfe:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009d02:	f3cc 0809 	ubfx	r8, ip, #0, #10
 8009d06:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8009d0a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009d0e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009d12:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 8009d16:	ea44 4e0e 	orr.w	lr, r4, lr, lsl #16
 8009d1a:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8009d1e:	4c3e      	ldr	r4, [pc, #248]	@ (8009e18 <D48_GENERIC+0x1d0>)
 8009d20:	9e01      	ldr	r6, [sp, #4]
 8009d22:	fb29 6404 	smlad	r4, r9, r4, r6
 8009d26:	4e3d      	ldr	r6, [pc, #244]	@ (8009e1c <D48_GENERIC+0x1d4>)
 8009d28:	fb2e 4406 	smlad	r4, lr, r6, r4
 8009d2c:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8009d30:	fb27 4b06 	smlad	fp, r7, r6, r4
 8009d34:	4c3a      	ldr	r4, [pc, #232]	@ (8009e20 <D48_GENERIC+0x1d8>)
 8009d36:	fb29 3304 	smlad	r3, r9, r4, r3
 8009d3a:	f04f 141b 	mov.w	r4, #1769499	@ 0x1b001b
 8009d3e:	fb2e 3304 	smlad	r3, lr, r4, r3
 8009d42:	4c38      	ldr	r4, [pc, #224]	@ (8009e24 <D48_GENERIC+0x1dc>)
 8009d44:	fb27 3304 	smlad	r3, r7, r4, r3
 8009d48:	2601      	movs	r6, #1
 8009d4a:	9301      	str	r3, [sp, #4]
 8009d4c:	fb29 f906 	smuad	r9, r9, r6
 8009d50:	4b35      	ldr	r3, [pc, #212]	@ (8009e28 <D48_GENERIC+0x1e0>)
 8009d52:	fb2e 9e03 	smlad	lr, lr, r3, r9
 8009d56:	4b35      	ldr	r3, [pc, #212]	@ (8009e2c <D48_GENERIC+0x1e4>)
 8009d58:	fb27 e303 	smlad	r3, r7, r3, lr
 8009d5c:	9f04      	ldr	r7, [sp, #16]
 8009d5e:	f5ab 4458 	sub.w	r4, fp, #55296	@ 0xd800
 8009d62:	eb05 0e06 	add.w	lr, r5, r6
 8009d66:	eb04 060a 	add.w	r6, r4, sl
 8009d6a:	1bf6      	subs	r6, r6, r7
 8009d6c:	4637      	mov	r7, r6
 8009d6e:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8009d72:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8009d76:	9f07      	ldr	r7, [sp, #28]
 8009d78:	b177      	cbz	r7, 8009d98 <D48_GENERIC+0x150>
 8009d7a:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8009d7e:	9404      	str	r4, [sp, #16]
 8009d80:	fba6 9a08 	umull	r9, sl, r6, r8
 8009d84:	9e03      	ldr	r6, [sp, #12]
 8009d86:	fb08 aa06 	mla	sl, r8, r6, sl
 8009d8a:	f119 4600 	adds.w	r6, r9, #2147483648	@ 0x80000000
 8009d8e:	f14a 0700 	adc.w	r7, sl, #0
 8009d92:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8009d96:	4654      	mov	r4, sl
 8009d98:	8d16      	ldrh	r6, [r2, #40]	@ 0x28
 8009d9a:	fb05 f606 	mul.w	r6, r5, r6
 8009d9e:	9d05      	ldr	r5, [sp, #20]
 8009da0:	02e4      	lsls	r4, r4, #11
 8009da2:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8009da6:	f04f 0800 	mov.w	r8, #0
 8009daa:	fbc5 7804 	smlal	r7, r8, r5, r4
 8009dae:	4645      	mov	r5, r8
 8009db0:	10ac      	asrs	r4, r5, #2
 8009db2:	9d06      	ldr	r5, [sp, #24]
 8009db4:	f304 040f 	ssat	r4, #16, r4
 8009db8:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 8009dbc:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8009dbe:	fa1f f58e 	uxth.w	r5, lr
 8009dc2:	42ac      	cmp	r4, r5
 8009dc4:	d917      	bls.n	8009df6 <D48_GENERIC+0x1ae>
 8009dc6:	8d54      	ldrh	r4, [r2, #42]	@ 0x2a
 8009dc8:	b2e6      	uxtb	r6, r4
 8009dca:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8009dce:	4277      	negs	r7, r6
 8009dd0:	eb00 0b08 	add.w	fp, r0, r8
 8009dd4:	eb0b 0907 	add.w	r9, fp, r7
 8009dd8:	2c01      	cmp	r4, #1
 8009dda:	eb09 0e08 	add.w	lr, r9, r8
 8009dde:	f47f af53 	bne.w	8009c88 <D48_GENERIC+0x40>
 8009de2:	9e08      	ldr	r6, [sp, #32]
 8009de4:	e9d0 7400 	ldrd	r7, r4, [r0]
 8009de8:	3006      	adds	r0, #6
 8009dea:	2e00      	cmp	r6, #0
 8009dec:	f43f af63 	beq.w	8009cb6 <D48_GENERIC+0x6e>
 8009df0:	ba7f      	rev16	r7, r7
 8009df2:	ba64      	rev16	r4, r4
 8009df4:	e75f      	b.n	8009cb6 <D48_GENERIC+0x6e>
 8009df6:	6093      	str	r3, [r2, #8]
 8009df8:	9b01      	ldr	r3, [sp, #4]
 8009dfa:	60d3      	str	r3, [r2, #12]
 8009dfc:	9b04      	ldr	r3, [sp, #16]
 8009dfe:	6153      	str	r3, [r2, #20]
 8009e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e02:	f8c2 c01c 	str.w	ip, [r2, #28]
 8009e06:	2000      	movs	r0, #0
 8009e08:	f8c2 a010 	str.w	sl, [r2, #16]
 8009e0c:	6193      	str	r3, [r2, #24]
 8009e0e:	b00b      	add	sp, #44	@ 0x2c
 8009e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e14:	20000130 	.word	0x20000130
 8009e18:	000f000a 	.word	0x000f000a
 8009e1c:	00060003 	.word	0x00060003
 8009e20:	00150019 	.word	0x00150019
 8009e24:	00190015 	.word	0x00190015
 8009e28:	00030006 	.word	0x00030006
 8009e2c:	000a000f 	.word	0x000a000f

08009e30 <D64_GENERIC>:
 8009e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e34:	b089      	sub	sp, #36	@ 0x24
 8009e36:	6895      	ldr	r5, [r2, #8]
 8009e38:	6913      	ldr	r3, [r2, #16]
 8009e3a:	9501      	str	r5, [sp, #4]
 8009e3c:	68d5      	ldr	r5, [r2, #12]
 8009e3e:	9302      	str	r3, [sp, #8]
 8009e40:	9500      	str	r5, [sp, #0]
 8009e42:	6953      	ldr	r3, [r2, #20]
 8009e44:	6b15      	ldr	r5, [r2, #48]	@ 0x30
 8009e46:	8cd4      	ldrh	r4, [r2, #38]	@ 0x26
 8009e48:	9303      	str	r3, [sp, #12]
 8009e4a:	6993      	ldr	r3, [r2, #24]
 8009e4c:	9307      	str	r3, [sp, #28]
 8009e4e:	e9cd 5104 	strd	r5, r1, [sp, #16]
 8009e52:	69d3      	ldr	r3, [r2, #28]
 8009e54:	2c00      	cmp	r4, #0
 8009e56:	f000 80d7 	beq.w	800a008 <D64_GENERIC+0x1d8>
 8009e5a:	6a11      	ldr	r1, [r2, #32]
 8009e5c:	9106      	str	r1, [sp, #24]
 8009e5e:	f04f 0e00 	mov.w	lr, #0
 8009e62:	f8df c1e4 	ldr.w	ip, [pc, #484]	@ 800a048 <D64_GENERIC+0x218>
 8009e66:	4681      	mov	r9, r0
 8009e68:	e0bf      	b.n	8009fea <D64_GENERIC+0x1ba>
 8009e6a:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 8009e6e:	426c      	negs	r4, r5
 8009e70:	eb09 0708 	add.w	r7, r9, r8
 8009e74:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8009e78:	eb0a 0648 	add.w	r6, sl, r8, lsl #1
 8009e7c:	5d38      	ldrb	r0, [r7, r4]
 8009e7e:	5d31      	ldrb	r1, [r6, r4]
 8009e80:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8009e84:	f819 a008 	ldrb.w	sl, [r9, r8]
 8009e88:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8009e8c:	f899 7000 	ldrb.w	r7, [r9]
 8009e90:	f816 9014 	ldrb.w	r9, [r6, r4, lsl #1]
 8009e94:	4426      	add	r6, r4
 8009e96:	0409      	lsls	r1, r1, #16
 8009e98:	0400      	lsls	r0, r0, #16
 8009e9a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8009e9e:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8009ea2:	f816 b014 	ldrb.w	fp, [r6, r4, lsl #1]
 8009ea6:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8009eaa:	eb06 0444 	add.w	r4, r6, r4, lsl #1
 8009eae:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8009eb2:	4459      	add	r1, fp
 8009eb4:	eb04 0985 	add.w	r9, r4, r5, lsl #2
 8009eb8:	4438      	add	r0, r7
 8009eba:	b2c5      	uxtb	r5, r0
 8009ebc:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8009ec0:	f85c 6025 	ldr.w	r6, [ip, r5, lsl #2]
 8009ec4:	f85c 5024 	ldr.w	r5, [ip, r4, lsl #2]
 8009ec8:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8009ecc:	0e00      	lsrs	r0, r0, #24
 8009ece:	eb03 0806 	add.w	r8, r3, r6
 8009ed2:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8009ed6:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 8009eda:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8009ede:	b2c8      	uxtb	r0, r1
 8009ee0:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8009ee4:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8009ee8:	f85c 6020 	ldr.w	r6, [ip, r0, lsl #2]
 8009eec:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 8009ef0:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8009ef4:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8009ef8:	0e09      	lsrs	r1, r1, #24
 8009efa:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8009efe:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 8009f02:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009f06:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8009f0a:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8009f0e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8009f12:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8009f16:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009f1a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009f1e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009f22:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8009f26:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009f2a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009f2e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009f32:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8009f36:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8009f3a:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8009f3e:	0a8b      	lsrs	r3, r1, #10
 8009f40:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8009f44:	4938      	ldr	r1, [pc, #224]	@ (800a028 <D64_GENERIC+0x1f8>)
 8009f46:	9c00      	ldr	r4, [sp, #0]
 8009f48:	fb28 4101 	smlad	r1, r8, r1, r4
 8009f4c:	4c37      	ldr	r4, [pc, #220]	@ (800a02c <D64_GENERIC+0x1fc>)
 8009f4e:	fb27 1104 	smlad	r1, r7, r4, r1
 8009f52:	4c37      	ldr	r4, [pc, #220]	@ (800a030 <D64_GENERIC+0x200>)
 8009f54:	fb20 1104 	smlad	r1, r0, r4, r1
 8009f58:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 8009f5c:	fb2a 1106 	smlad	r1, sl, r6, r1
 8009f60:	4d34      	ldr	r5, [pc, #208]	@ (800a034 <D64_GENERIC+0x204>)
 8009f62:	9c01      	ldr	r4, [sp, #4]
 8009f64:	fb28 4405 	smlad	r4, r8, r5, r4
 8009f68:	fb2a 4415 	smladx	r4, sl, r5, r4
 8009f6c:	4d32      	ldr	r5, [pc, #200]	@ (800a038 <D64_GENERIC+0x208>)
 8009f6e:	fb27 4405 	smlad	r4, r7, r5, r4
 8009f72:	fb20 4415 	smladx	r4, r0, r5, r4
 8009f76:	2501      	movs	r5, #1
 8009f78:	9400      	str	r4, [sp, #0]
 8009f7a:	fb28 f805 	smuad	r8, r8, r5
 8009f7e:	4c2f      	ldr	r4, [pc, #188]	@ (800a03c <D64_GENERIC+0x20c>)
 8009f80:	fb27 8704 	smlad	r7, r7, r4, r8
 8009f84:	4c2e      	ldr	r4, [pc, #184]	@ (800a040 <D64_GENERIC+0x210>)
 8009f86:	fb20 7004 	smlad	r0, r0, r4, r7
 8009f8a:	4c2e      	ldr	r4, [pc, #184]	@ (800a044 <D64_GENERIC+0x214>)
 8009f8c:	fb2a 0004 	smlad	r0, sl, r4, r0
 8009f90:	f5a1 3600 	sub.w	r6, r1, #131072	@ 0x20000
 8009f94:	9906      	ldr	r1, [sp, #24]
 8009f96:	9001      	str	r0, [sp, #4]
 8009f98:	b181      	cbz	r1, 8009fbc <D64_GENERIC+0x18c>
 8009f9a:	9802      	ldr	r0, [sp, #8]
 8009f9c:	9c03      	ldr	r4, [sp, #12]
 8009f9e:	4430      	add	r0, r6
 8009fa0:	1b00      	subs	r0, r0, r4
 8009fa2:	fba0 7801 	umull	r7, r8, r0, r1
 8009fa6:	17c5      	asrs	r5, r0, #31
 8009fa8:	fb01 8805 	mla	r8, r1, r5, r8
 8009fac:	f117 4000 	adds.w	r0, r7, #2147483648	@ 0x80000000
 8009fb0:	f148 0100 	adc.w	r1, r8, #0
 8009fb4:	0049      	lsls	r1, r1, #1
 8009fb6:	e9cd 1602 	strd	r1, r6, [sp, #8]
 8009fba:	460e      	mov	r6, r1
 8009fbc:	8d14      	ldrh	r4, [r2, #40]	@ 0x28
 8009fbe:	9904      	ldr	r1, [sp, #16]
 8009fc0:	9805      	ldr	r0, [sp, #20]
 8009fc2:	02b6      	lsls	r6, r6, #10
 8009fc4:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
 8009fc8:	f04f 0800 	mov.w	r8, #0
 8009fcc:	fb0e f404 	mul.w	r4, lr, r4
 8009fd0:	fbc1 7806 	smlal	r7, r8, r1, r6
 8009fd4:	4641      	mov	r1, r8
 8009fd6:	1089      	asrs	r1, r1, #2
 8009fd8:	f301 010f 	ssat	r1, #16, r1
 8009fdc:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8009fe0:	8cd1      	ldrh	r1, [r2, #38]	@ 0x26
 8009fe2:	f10e 0e01 	add.w	lr, lr, #1
 8009fe6:	4571      	cmp	r1, lr
 8009fe8:	dd0e      	ble.n	800a008 <D64_GENERIC+0x1d8>
 8009fea:	8d55      	ldrh	r5, [r2, #42]	@ 0x2a
 8009fec:	2d01      	cmp	r5, #1
 8009fee:	f47f af3c 	bne.w	8009e6a <D64_GENERIC+0x3a>
 8009ff2:	6b55      	ldr	r5, [r2, #52]	@ 0x34
 8009ff4:	06ac      	lsls	r4, r5, #26
 8009ff6:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009ffa:	f109 0908 	add.w	r9, r9, #8
 8009ffe:	f57f af5c 	bpl.w	8009eba <D64_GENERIC+0x8a>
 800a002:	ba40      	rev16	r0, r0
 800a004:	ba49      	rev16	r1, r1
 800a006:	e758      	b.n	8009eba <D64_GENERIC+0x8a>
 800a008:	61d3      	str	r3, [r2, #28]
 800a00a:	9b02      	ldr	r3, [sp, #8]
 800a00c:	9901      	ldr	r1, [sp, #4]
 800a00e:	6113      	str	r3, [r2, #16]
 800a010:	9b03      	ldr	r3, [sp, #12]
 800a012:	6091      	str	r1, [r2, #8]
 800a014:	6153      	str	r3, [r2, #20]
 800a016:	9900      	ldr	r1, [sp, #0]
 800a018:	9b07      	ldr	r3, [sp, #28]
 800a01a:	60d1      	str	r1, [r2, #12]
 800a01c:	2000      	movs	r0, #0
 800a01e:	6193      	str	r3, [r2, #24]
 800a020:	b009      	add	sp, #36	@ 0x24
 800a022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a026:	bf00      	nop
 800a028:	001c0015 	.word	0x001c0015
 800a02c:	000f000a 	.word	0x000f000a
 800a030:	00060003 	.word	0x00060003
 800a034:	0024002a 	.word	0x0024002a
 800a038:	002e0030 	.word	0x002e0030
 800a03c:	00030006 	.word	0x00030006
 800a040:	000a000f 	.word	0x000a000f
 800a044:	0015001c 	.word	0x0015001c
 800a048:	20000130 	.word	0x20000130

0800a04c <D80_GENERIC>:
 800a04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a050:	b08b      	sub	sp, #44	@ 0x2c
 800a052:	6914      	ldr	r4, [r2, #16]
 800a054:	9405      	str	r4, [sp, #20]
 800a056:	6954      	ldr	r4, [r2, #20]
 800a058:	9406      	str	r4, [sp, #24]
 800a05a:	6994      	ldr	r4, [r2, #24]
 800a05c:	9409      	str	r4, [sp, #36]	@ 0x24
 800a05e:	6894      	ldr	r4, [r2, #8]
 800a060:	9402      	str	r4, [sp, #8]
 800a062:	68d4      	ldr	r4, [r2, #12]
 800a064:	9401      	str	r4, [sp, #4]
 800a066:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800a068:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800a06a:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 800a06e:	e9cd 4107 	strd	r4, r1, [sp, #28]
 800a072:	2b00      	cmp	r3, #0
 800a074:	f000 810a 	beq.w	800a28c <D80_GENERIC+0x240>
 800a078:	2300      	movs	r3, #0
 800a07a:	f8df 9260 	ldr.w	r9, [pc, #608]	@ 800a2dc <D80_GENERIC+0x290>
 800a07e:	e9cd b303 	strd	fp, r3, [sp, #12]
 800a082:	e0ee      	b.n	800a262 <D80_GENERIC+0x216>
 800a084:	fa5f fe8e 	uxtb.w	lr, lr
 800a088:	fa0f f48e 	sxth.w	r4, lr
 800a08c:	0066      	lsls	r6, r4, #1
 800a08e:	eb06 0804 	add.w	r8, r6, r4
 800a092:	f1ce 0500 	rsb	r5, lr, #0
 800a096:	eb00 0108 	add.w	r1, r0, r8
 800a09a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800a09e:	194b      	adds	r3, r1, r5
 800a0a0:	5d49      	ldrb	r1, [r1, r5]
 800a0a2:	f810 a008 	ldrb.w	sl, [r0, r8]
 800a0a6:	f813 b004 	ldrb.w	fp, [r3, r4]
 800a0aa:	f810 e00e 	ldrb.w	lr, [r0, lr]
 800a0ae:	f890 8000 	ldrb.w	r8, [r0]
 800a0b2:	eb03 0c04 	add.w	ip, r3, r4
 800a0b6:	eb0c 0705 	add.w	r7, ip, r5
 800a0ba:	0409      	lsls	r1, r1, #16
 800a0bc:	f81c 3005 	ldrb.w	r3, [ip, r5]
 800a0c0:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 800a0c4:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800a0c8:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800a0cc:	eb0a 0004 	add.w	r0, sl, r4
 800a0d0:	041b      	lsls	r3, r3, #16
 800a0d2:	f81a a004 	ldrb.w	sl, [sl, r4]
 800a0d6:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800a0da:	5d44      	ldrb	r4, [r0, r5]
 800a0dc:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800a0e0:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 800a0e4:	4428      	add	r0, r5
 800a0e6:	eb03 230c 	add.w	r3, r3, ip, lsl #8
 800a0ea:	4441      	add	r1, r8
 800a0ec:	4430      	add	r0, r6
 800a0ee:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800a0f2:	441f      	add	r7, r3
 800a0f4:	b2cd      	uxtb	r5, r1
 800a0f6:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800a0fa:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800a0fe:	f859 c023 	ldr.w	ip, [r9, r3, lsl #2]
 800a102:	9b03      	ldr	r3, [sp, #12]
 800a104:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800a108:	0e09      	lsrs	r1, r1, #24
 800a10a:	4433      	add	r3, r6
 800a10c:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800a110:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800a114:	b2fd      	uxtb	r5, r7
 800a116:	eb0c 2193 	add.w	r1, ip, r3, lsr #10
 800a11a:	469b      	mov	fp, r3
 800a11c:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800a120:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800a124:	f859 e025 	ldr.w	lr, [r9, r5, lsl #2]
 800a128:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800a12c:	f3c7 4c07 	ubfx	ip, r7, #16, #8
 800a130:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800a134:	0e3b      	lsrs	r3, r7, #24
 800a136:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800a13a:	f859 702c 	ldr.w	r7, [r9, ip, lsl #2]
 800a13e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a142:	fa5f fc84 	uxtb.w	ip, r4
 800a146:	eb05 259e 	add.w	r5, r5, lr, lsr #10
 800a14a:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800a14e:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800a152:	f859 c02c 	ldr.w	ip, [r9, ip, lsl #2]
 800a156:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800a15a:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800a15e:	eb0c 2c93 	add.w	ip, ip, r3, lsr #10
 800a162:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800a166:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a16a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a16e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a172:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a176:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a17a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a17e:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800a182:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800a186:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800a18a:	0aa3      	lsrs	r3, r4, #10
 800a18c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a190:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a194:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a198:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
 800a19c:	9303      	str	r3, [sp, #12]
 800a19e:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800a1a2:	ea45 4e0e 	orr.w	lr, r5, lr, lsl #16
 800a1a6:	4b41      	ldr	r3, [pc, #260]	@ (800a2ac <D80_GENERIC+0x260>)
 800a1a8:	9901      	ldr	r1, [sp, #4]
 800a1aa:	fb2b 1303 	smlad	r3, fp, r3, r1
 800a1ae:	4940      	ldr	r1, [pc, #256]	@ (800a2b0 <D80_GENERIC+0x264>)
 800a1b0:	fb28 3301 	smlad	r3, r8, r1, r3
 800a1b4:	493f      	ldr	r1, [pc, #252]	@ (800a2b4 <D80_GENERIC+0x268>)
 800a1b6:	fb2e 3301 	smlad	r3, lr, r1, r3
 800a1ba:	493f      	ldr	r1, [pc, #252]	@ (800a2b8 <D80_GENERIC+0x26c>)
 800a1bc:	fb27 3301 	smlad	r3, r7, r1, r3
 800a1c0:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 800a1c4:	fb2c 3404 	smlad	r4, ip, r4, r3
 800a1c8:	4b3c      	ldr	r3, [pc, #240]	@ (800a2bc <D80_GENERIC+0x270>)
 800a1ca:	9902      	ldr	r1, [sp, #8]
 800a1cc:	fb2b 1303 	smlad	r3, fp, r3, r1
 800a1d0:	493b      	ldr	r1, [pc, #236]	@ (800a2c0 <D80_GENERIC+0x274>)
 800a1d2:	fb28 3301 	smlad	r3, r8, r1, r3
 800a1d6:	f04f 114b 	mov.w	r1, #4915275	@ 0x4b004b
 800a1da:	fb2e 3101 	smlad	r1, lr, r1, r3
 800a1de:	4b39      	ldr	r3, [pc, #228]	@ (800a2c4 <D80_GENERIC+0x278>)
 800a1e0:	fb27 1103 	smlad	r1, r7, r3, r1
 800a1e4:	4b38      	ldr	r3, [pc, #224]	@ (800a2c8 <D80_GENERIC+0x27c>)
 800a1e6:	fb2c 1303 	smlad	r3, ip, r3, r1
 800a1ea:	2101      	movs	r1, #1
 800a1ec:	9301      	str	r3, [sp, #4]
 800a1ee:	fb2b fb01 	smuad	fp, fp, r1
 800a1f2:	4b36      	ldr	r3, [pc, #216]	@ (800a2cc <D80_GENERIC+0x280>)
 800a1f4:	fb28 b803 	smlad	r8, r8, r3, fp
 800a1f8:	4d35      	ldr	r5, [pc, #212]	@ (800a2d0 <D80_GENERIC+0x284>)
 800a1fa:	fb2e 8e05 	smlad	lr, lr, r5, r8
 800a1fe:	4d35      	ldr	r5, [pc, #212]	@ (800a2d4 <D80_GENERIC+0x288>)
 800a200:	fb27 e705 	smlad	r7, r7, r5, lr
 800a204:	4b34      	ldr	r3, [pc, #208]	@ (800a2d8 <D80_GENERIC+0x28c>)
 800a206:	fb2c 7303 	smlad	r3, ip, r3, r7
 800a20a:	6a11      	ldr	r1, [r2, #32]
 800a20c:	9302      	str	r3, [sp, #8]
 800a20e:	f5a4 337a 	sub.w	r3, r4, #256000	@ 0x3e800
 800a212:	b181      	cbz	r1, 800a236 <D80_GENERIC+0x1ea>
 800a214:	9c05      	ldr	r4, [sp, #20]
 800a216:	9d06      	ldr	r5, [sp, #24]
 800a218:	441c      	add	r4, r3
 800a21a:	1b64      	subs	r4, r4, r5
 800a21c:	fba4 ab01 	umull	sl, fp, r4, r1
 800a220:	17e7      	asrs	r7, r4, #31
 800a222:	fb01 bb07 	mla	fp, r1, r7, fp
 800a226:	f11a 4400 	adds.w	r4, sl, #2147483648	@ 0x80000000
 800a22a:	f14b 0500 	adc.w	r5, fp, #0
 800a22e:	0069      	lsls	r1, r5, #1
 800a230:	e9cd 1305 	strd	r1, r3, [sp, #20]
 800a234:	460b      	mov	r3, r1
 800a236:	9e04      	ldr	r6, [sp, #16]
 800a238:	8d11      	ldrh	r1, [r2, #40]	@ 0x28
 800a23a:	9f07      	ldr	r7, [sp, #28]
 800a23c:	025b      	lsls	r3, r3, #9
 800a23e:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800a242:	2500      	movs	r5, #0
 800a244:	fb06 f101 	mul.w	r1, r6, r1
 800a248:	fbc7 4503 	smlal	r4, r5, r7, r3
 800a24c:	9c08      	ldr	r4, [sp, #32]
 800a24e:	10ab      	asrs	r3, r5, #2
 800a250:	f303 030f 	ssat	r3, #16, r3
 800a254:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800a258:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800a25a:	1c71      	adds	r1, r6, #1
 800a25c:	428b      	cmp	r3, r1
 800a25e:	9104      	str	r1, [sp, #16]
 800a260:	dd12      	ble.n	800a288 <D80_GENERIC+0x23c>
 800a262:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	@ 0x2a
 800a266:	f1be 0f01 	cmp.w	lr, #1
 800a26a:	f47f af0b 	bne.w	800a084 <D80_GENERIC+0x38>
 800a26e:	6801      	ldr	r1, [r0, #0]
 800a270:	6847      	ldr	r7, [r0, #4]
 800a272:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800a274:	6884      	ldr	r4, [r0, #8]
 800a276:	069b      	lsls	r3, r3, #26
 800a278:	f100 000a 	add.w	r0, r0, #10
 800a27c:	f57f af3a 	bpl.w	800a0f4 <D80_GENERIC+0xa8>
 800a280:	ba49      	rev16	r1, r1
 800a282:	ba7f      	rev16	r7, r7
 800a284:	ba64      	rev16	r4, r4
 800a286:	e735      	b.n	800a0f4 <D80_GENERIC+0xa8>
 800a288:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a28c:	9b02      	ldr	r3, [sp, #8]
 800a28e:	6093      	str	r3, [r2, #8]
 800a290:	9b01      	ldr	r3, [sp, #4]
 800a292:	60d3      	str	r3, [r2, #12]
 800a294:	9b05      	ldr	r3, [sp, #20]
 800a296:	6113      	str	r3, [r2, #16]
 800a298:	9b06      	ldr	r3, [sp, #24]
 800a29a:	6153      	str	r3, [r2, #20]
 800a29c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a29e:	f8c2 b01c 	str.w	fp, [r2, #28]
 800a2a2:	2000      	movs	r0, #0
 800a2a4:	6193      	str	r3, [r2, #24]
 800a2a6:	b00b      	add	sp, #44	@ 0x2c
 800a2a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ac:	002d0024 	.word	0x002d0024
 800a2b0:	001c0015 	.word	0x001c0015
 800a2b4:	000f000a 	.word	0x000f000a
 800a2b8:	00060003 	.word	0x00060003
 800a2bc:	0037003f 	.word	0x0037003f
 800a2c0:	00450049 	.word	0x00450049
 800a2c4:	00490045 	.word	0x00490045
 800a2c8:	003f0037 	.word	0x003f0037
 800a2cc:	00030006 	.word	0x00030006
 800a2d0:	000a000f 	.word	0x000a000f
 800a2d4:	0015001c 	.word	0x0015001c
 800a2d8:	0024002d 	.word	0x0024002d
 800a2dc:	20000130 	.word	0x20000130

0800a2e0 <D128_GENERIC>:
 800a2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e4:	b091      	sub	sp, #68	@ 0x44
 800a2e6:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800a2e8:	9004      	str	r0, [sp, #16]
 800a2ea:	6910      	ldr	r0, [r2, #16]
 800a2ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800a2ee:	6950      	ldr	r0, [r2, #20]
 800a2f0:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a2f2:	6990      	ldr	r0, [r2, #24]
 800a2f4:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a2f6:	69d0      	ldr	r0, [r2, #28]
 800a2f8:	9002      	str	r0, [sp, #8]
 800a2fa:	6890      	ldr	r0, [r2, #8]
 800a2fc:	9003      	str	r0, [sp, #12]
 800a2fe:	68d0      	ldr	r0, [r2, #12]
 800a300:	9001      	str	r0, [sp, #4]
 800a302:	6b10      	ldr	r0, [r2, #48]	@ 0x30
 800a304:	9200      	str	r2, [sp, #0]
 800a306:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	f000 8196 	beq.w	800a63c <D128_GENERIC+0x35c>
 800a310:	2300      	movs	r3, #0
 800a312:	6a12      	ldr	r2, [r2, #32]
 800a314:	920e      	str	r2, [sp, #56]	@ 0x38
 800a316:	f8df 93a0 	ldr.w	r9, [pc, #928]	@ 800a6b8 <D128_GENERIC+0x3d8>
 800a31a:	9305      	str	r3, [sp, #20]
 800a31c:	e177      	b.n	800a60e <D128_GENERIC+0x32e>
 800a31e:	b2d2      	uxtb	r2, r2
 800a320:	9d04      	ldr	r5, [sp, #16]
 800a322:	b214      	sxth	r4, r2
 800a324:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800a328:	4250      	negs	r0, r2
 800a32a:	eb05 010a 	add.w	r1, r5, sl
 800a32e:	00a6      	lsls	r6, r4, #2
 800a330:	eb01 0800 	add.w	r8, r1, r0
 800a334:	eb06 0e04 	add.w	lr, r6, r4
 800a338:	eb08 070e 	add.w	r7, r8, lr
 800a33c:	183b      	adds	r3, r7, r0
 800a33e:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800a342:	eb03 0c40 	add.w	ip, r3, r0, lsl #1
 800a346:	9608      	str	r6, [sp, #32]
 800a348:	eb0c 0604 	add.w	r6, ip, r4
 800a34c:	9304      	str	r3, [sp, #16]
 800a34e:	1833      	adds	r3, r6, r0
 800a350:	f815 b00a 	ldrb.w	fp, [r5, sl]
 800a354:	9306      	str	r3, [sp, #24]
 800a356:	f818 a00e 	ldrb.w	sl, [r8, lr]
 800a35a:	9b04      	ldr	r3, [sp, #16]
 800a35c:	f815 e002 	ldrb.w	lr, [r5, r2]
 800a360:	782d      	ldrb	r5, [r5, #0]
 800a362:	5c3a      	ldrb	r2, [r7, r0]
 800a364:	9507      	str	r5, [sp, #28]
 800a366:	9d06      	ldr	r5, [sp, #24]
 800a368:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800a36c:	f81c 8004 	ldrb.w	r8, [ip, r4]
 800a370:	9304      	str	r3, [sp, #16]
 800a372:	f817 c010 	ldrb.w	ip, [r7, r0, lsl #1]
 800a376:	5c33      	ldrb	r3, [r6, r0]
 800a378:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800a37c:	5c09      	ldrb	r1, [r1, r0]
 800a37e:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800a382:	0412      	lsls	r2, r2, #16
 800a384:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800a388:	eb06 0a04 	add.w	sl, r6, r4
 800a38c:	5d36      	ldrb	r6, [r6, r4]
 800a38e:	f815 4010 	ldrb.w	r4, [r5, r0, lsl #1]
 800a392:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800a396:	042d      	lsls	r5, r5, #16
 800a398:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800a39c:	0409      	lsls	r1, r1, #16
 800a39e:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800a3a2:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 800a3a6:	041b      	lsls	r3, r3, #16
 800a3a8:	eb01 210e 	add.w	r1, r1, lr, lsl #8
 800a3ac:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800a3b0:	eb0a 0e00 	add.w	lr, sl, r0
 800a3b4:	9d07      	ldr	r5, [sp, #28]
 800a3b6:	f81e b010 	ldrb.w	fp, [lr, r0, lsl #1]
 800a3ba:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800a3be:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800a3c2:	9f08      	ldr	r7, [sp, #32]
 800a3c4:	eb0e 0040 	add.w	r0, lr, r0, lsl #1
 800a3c8:	4429      	add	r1, r5
 800a3ca:	9d04      	ldr	r5, [sp, #16]
 800a3cc:	4438      	add	r0, r7
 800a3ce:	eb02 220c 	add.w	r2, r2, ip, lsl #8
 800a3d2:	9004      	str	r0, [sp, #16]
 800a3d4:	442a      	add	r2, r5
 800a3d6:	eb06 0a0b 	add.w	sl, r6, fp
 800a3da:	1918      	adds	r0, r3, r4
 800a3dc:	b2cb      	uxtb	r3, r1
 800a3de:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800a3e2:	9e02      	ldr	r6, [sp, #8]
 800a3e4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a3e8:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800a3ec:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800a3f0:	441e      	add	r6, r3
 800a3f2:	0e09      	lsrs	r1, r1, #24
 800a3f4:	4633      	mov	r3, r6
 800a3f6:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800a3fa:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800a3fe:	b2d4      	uxtb	r4, r2
 800a400:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a404:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a408:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800a40c:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800a410:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a414:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a418:	0e12      	lsrs	r2, r2, #24
 800a41a:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800a41e:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800a422:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800a426:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800a42a:	9702      	str	r7, [sp, #8]
 800a42c:	b2c2      	uxtb	r2, r0
 800a42e:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800a432:	eb06 2e91 	add.w	lr, r6, r1, lsr #10
 800a436:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800a43a:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800a43e:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800a442:	eb06 2c94 	add.w	ip, r6, r4, lsr #10
 800a446:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800a44a:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800a44e:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800a452:	0e00      	lsrs	r0, r0, #24
 800a454:	fa5f f68a 	uxtb.w	r6, sl
 800a458:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a45c:	9308      	str	r3, [sp, #32]
 800a45e:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800a462:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800a466:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800a46a:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800a46e:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a472:	9509      	str	r5, [sp, #36]	@ 0x24
 800a474:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800a478:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800a47c:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800a480:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a484:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800a488:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800a48c:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800a490:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800a494:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800a498:	9306      	str	r3, [sp, #24]
 800a49a:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a49e:	9b02      	ldr	r3, [sp, #8]
 800a4a0:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800a4a4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a4a8:	f8cd a01c 	str.w	sl, [sp, #28]
 800a4ac:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800a4b0:	9b06      	ldr	r3, [sp, #24]
 800a4b2:	9506      	str	r5, [sp, #24]
 800a4b4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a4b6:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a4ba:	f8cd e008 	str.w	lr, [sp, #8]
 800a4be:	46ae      	mov	lr, r5
 800a4c0:	9d08      	ldr	r5, [sp, #32]
 800a4c2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a4c6:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800a4ca:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a4ce:	9d02      	ldr	r5, [sp, #8]
 800a4d0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a4d4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a4d8:	9f07      	ldr	r7, [sp, #28]
 800a4da:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a4de:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a4e2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800a4e6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a4ea:	9d06      	ldr	r5, [sp, #24]
 800a4ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a4f0:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a4f4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a4f8:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800a4fc:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800a500:	f3c7 0c09 	ubfx	ip, r7, #0, #10
 800a504:	0abe      	lsrs	r6, r7, #10
 800a506:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a50a:	9602      	str	r6, [sp, #8]
 800a50c:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800a510:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800a514:	ea4c 4505 	orr.w	r5, ip, r5, lsl #16
 800a518:	4e52      	ldr	r6, [pc, #328]	@ (800a664 <D128_GENERIC+0x384>)
 800a51a:	9f01      	ldr	r7, [sp, #4]
 800a51c:	fb2e 7606 	smlad	r6, lr, r6, r7
 800a520:	4f51      	ldr	r7, [pc, #324]	@ (800a668 <D128_GENERIC+0x388>)
 800a522:	fb2a 6607 	smlad	r6, sl, r7, r6
 800a526:	4f51      	ldr	r7, [pc, #324]	@ (800a66c <D128_GENERIC+0x38c>)
 800a528:	fb21 6607 	smlad	r6, r1, r7, r6
 800a52c:	4f50      	ldr	r7, [pc, #320]	@ (800a670 <D128_GENERIC+0x390>)
 800a52e:	fb24 6607 	smlad	r6, r4, r7, r6
 800a532:	4f50      	ldr	r7, [pc, #320]	@ (800a674 <D128_GENERIC+0x394>)
 800a534:	fb22 6607 	smlad	r6, r2, r7, r6
 800a538:	4f4f      	ldr	r7, [pc, #316]	@ (800a678 <D128_GENERIC+0x398>)
 800a53a:	fb20 6607 	smlad	r6, r0, r7, r6
 800a53e:	4f4f      	ldr	r7, [pc, #316]	@ (800a67c <D128_GENERIC+0x39c>)
 800a540:	fb23 6607 	smlad	r6, r3, r7, r6
 800a544:	f44f 3780 	mov.w	r7, #65536	@ 0x10000
 800a548:	fb25 6807 	smlad	r8, r5, r7, r6
 800a54c:	4f4c      	ldr	r7, [pc, #304]	@ (800a680 <D128_GENERIC+0x3a0>)
 800a54e:	9e03      	ldr	r6, [sp, #12]
 800a550:	fb2e 6c07 	smlad	ip, lr, r7, r6
 800a554:	4e4b      	ldr	r6, [pc, #300]	@ (800a684 <D128_GENERIC+0x3a4>)
 800a556:	fb2a cc06 	smlad	ip, sl, r6, ip
 800a55a:	4f4b      	ldr	r7, [pc, #300]	@ (800a688 <D128_GENERIC+0x3a8>)
 800a55c:	fb21 cc07 	smlad	ip, r1, r7, ip
 800a560:	4f4a      	ldr	r7, [pc, #296]	@ (800a68c <D128_GENERIC+0x3ac>)
 800a562:	fb24 cc07 	smlad	ip, r4, r7, ip
 800a566:	4f4a      	ldr	r7, [pc, #296]	@ (800a690 <D128_GENERIC+0x3b0>)
 800a568:	fb22 cc07 	smlad	ip, r2, r7, ip
 800a56c:	4f49      	ldr	r7, [pc, #292]	@ (800a694 <D128_GENERIC+0x3b4>)
 800a56e:	fb20 cc07 	smlad	ip, r0, r7, ip
 800a572:	4f49      	ldr	r7, [pc, #292]	@ (800a698 <D128_GENERIC+0x3b8>)
 800a574:	fb23 c707 	smlad	r7, r3, r7, ip
 800a578:	f8df c140 	ldr.w	ip, [pc, #320]	@ 800a6bc <D128_GENERIC+0x3dc>
 800a57c:	fb25 760c 	smlad	r6, r5, ip, r7
 800a580:	f04f 0b01 	mov.w	fp, #1
 800a584:	9601      	str	r6, [sp, #4]
 800a586:	fb2e fb0b 	smuad	fp, lr, fp
 800a58a:	4f44      	ldr	r7, [pc, #272]	@ (800a69c <D128_GENERIC+0x3bc>)
 800a58c:	fb2a ba07 	smlad	sl, sl, r7, fp
 800a590:	4f43      	ldr	r7, [pc, #268]	@ (800a6a0 <D128_GENERIC+0x3c0>)
 800a592:	fb21 aa07 	smlad	sl, r1, r7, sl
 800a596:	4f43      	ldr	r7, [pc, #268]	@ (800a6a4 <D128_GENERIC+0x3c4>)
 800a598:	fb24 aa07 	smlad	sl, r4, r7, sl
 800a59c:	4f42      	ldr	r7, [pc, #264]	@ (800a6a8 <D128_GENERIC+0x3c8>)
 800a59e:	fb22 a707 	smlad	r7, r2, r7, sl
 800a5a2:	4a42      	ldr	r2, [pc, #264]	@ (800a6ac <D128_GENERIC+0x3cc>)
 800a5a4:	fb20 7702 	smlad	r7, r0, r2, r7
 800a5a8:	4a41      	ldr	r2, [pc, #260]	@ (800a6b0 <D128_GENERIC+0x3d0>)
 800a5aa:	fb23 7702 	smlad	r7, r3, r2, r7
 800a5ae:	4b41      	ldr	r3, [pc, #260]	@ (800a6b4 <D128_GENERIC+0x3d4>)
 800a5b0:	fb25 7303 	smlad	r3, r5, r3, r7
 800a5b4:	9303      	str	r3, [sp, #12]
 800a5b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5b8:	f5a8 1680 	sub.w	r6, r8, #1048576	@ 0x100000
 800a5bc:	b183      	cbz	r3, 800a5e0 <D128_GENERIC+0x300>
 800a5be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a5c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5c2:	4432      	add	r2, r6
 800a5c4:	1a52      	subs	r2, r2, r1
 800a5c6:	fba2 4503 	umull	r4, r5, r2, r3
 800a5ca:	17d1      	asrs	r1, r2, #31
 800a5cc:	fb03 5501 	mla	r5, r3, r1, r5
 800a5d0:	f114 4200 	adds.w	r2, r4, #2147483648	@ 0x80000000
 800a5d4:	f145 0300 	adc.w	r3, r5, #0
 800a5d8:	005b      	lsls	r3, r3, #1
 800a5da:	e9cd 360a 	strd	r3, r6, [sp, #40]	@ 0x28
 800a5de:	461e      	mov	r6, r3
 800a5e0:	9800      	ldr	r0, [sp, #0]
 800a5e2:	9c05      	ldr	r4, [sp, #20]
 800a5e4:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 800a5e6:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800a5e8:	01f6      	lsls	r6, r6, #7
 800a5ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	fbc5 2306 	smlal	r2, r3, r5, r6
 800a5f4:	fb04 f101 	mul.w	r1, r4, r1
 800a5f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a5fa:	109b      	asrs	r3, r3, #2
 800a5fc:	f303 030f 	ssat	r3, #16, r3
 800a600:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800a604:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800a606:	1c62      	adds	r2, r4, #1
 800a608:	4293      	cmp	r3, r2
 800a60a:	9205      	str	r2, [sp, #20]
 800a60c:	dd16      	ble.n	800a63c <D128_GENERIC+0x35c>
 800a60e:	9b00      	ldr	r3, [sp, #0]
 800a610:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800a612:	2a01      	cmp	r2, #1
 800a614:	f47f ae83 	bne.w	800a31e <D128_GENERIC+0x3e>
 800a618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a61a:	9c04      	ldr	r4, [sp, #16]
 800a61c:	069b      	lsls	r3, r3, #26
 800a61e:	e9d4 1200 	ldrd	r1, r2, [r4]
 800a622:	68a0      	ldr	r0, [r4, #8]
 800a624:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800a628:	f104 0410 	add.w	r4, r4, #16
 800a62c:	d517      	bpl.n	800a65e <D128_GENERIC+0x37e>
 800a62e:	ba49      	rev16	r1, r1
 800a630:	ba52      	rev16	r2, r2
 800a632:	ba40      	rev16	r0, r0
 800a634:	fa9a fa9a 	rev16.w	sl, sl
 800a638:	9404      	str	r4, [sp, #16]
 800a63a:	e6cf      	b.n	800a3dc <D128_GENERIC+0xfc>
 800a63c:	9b00      	ldr	r3, [sp, #0]
 800a63e:	9903      	ldr	r1, [sp, #12]
 800a640:	6099      	str	r1, [r3, #8]
 800a642:	9901      	ldr	r1, [sp, #4]
 800a644:	60d9      	str	r1, [r3, #12]
 800a646:	9902      	ldr	r1, [sp, #8]
 800a648:	61d9      	str	r1, [r3, #28]
 800a64a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a64c:	6119      	str	r1, [r3, #16]
 800a64e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a650:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a652:	6159      	str	r1, [r3, #20]
 800a654:	2000      	movs	r0, #0
 800a656:	619a      	str	r2, [r3, #24]
 800a658:	b011      	add	sp, #68	@ 0x44
 800a65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a65e:	9404      	str	r4, [sp, #16]
 800a660:	e6bc      	b.n	800a3dc <D128_GENERIC+0xfc>
 800a662:	bf00      	nop
 800a664:	00780069 	.word	0x00780069
 800a668:	005b004e 	.word	0x005b004e
 800a66c:	00420037 	.word	0x00420037
 800a670:	002d0024 	.word	0x002d0024
 800a674:	001c0015 	.word	0x001c0015
 800a678:	000f000a 	.word	0x000f000a
 800a67c:	00060003 	.word	0x00060003
 800a680:	00880096 	.word	0x00880096
 800a684:	00a200ac 	.word	0x00a200ac
 800a688:	00b400ba 	.word	0x00b400ba
 800a68c:	00be00c0 	.word	0x00be00c0
 800a690:	00c000be 	.word	0x00c000be
 800a694:	00ba00b4 	.word	0x00ba00b4
 800a698:	00ac00a2 	.word	0x00ac00a2
 800a69c:	00030006 	.word	0x00030006
 800a6a0:	000a000f 	.word	0x000a000f
 800a6a4:	0015001c 	.word	0x0015001c
 800a6a8:	0024002d 	.word	0x0024002d
 800a6ac:	00370042 	.word	0x00370042
 800a6b0:	004e005b 	.word	0x004e005b
 800a6b4:	00690078 	.word	0x00690078
 800a6b8:	20000130 	.word	0x20000130
 800a6bc:	00960088 	.word	0x00960088

0800a6c0 <D16_1CH_HTONS_VOL_HP>:
 800a6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c4:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 800a6c8:	b085      	sub	sp, #20
 800a6ca:	4681      	mov	r9, r0
 800a6cc:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 800a6ce:	6993      	ldr	r3, [r2, #24]
 800a6d0:	9303      	str	r3, [sp, #12]
 800a6d2:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 800a6d6:	69d3      	ldr	r3, [r2, #28]
 800a6d8:	9402      	str	r4, [sp, #8]
 800a6da:	f8d2 a030 	ldr.w	sl, [r2, #48]	@ 0x30
 800a6de:	f8d2 c020 	ldr.w	ip, [r2, #32]
 800a6e2:	2800      	cmp	r0, #0
 800a6e4:	d057      	beq.n	800a796 <D16_1CH_HTONS_VOL_HP+0xd6>
 800a6e6:	eb09 0b40 	add.w	fp, r9, r0, lsl #1
 800a6ea:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 800a7a4 <D16_1CH_HTONS_VOL_HP+0xe4>
 800a6ee:	f1a1 0802 	sub.w	r8, r1, #2
 800a6f2:	4639      	mov	r1, r7
 800a6f4:	465f      	mov	r7, fp
 800a6f6:	46d3      	mov	fp, sl
 800a6f8:	46ca      	mov	sl, r9
 800a6fa:	4699      	mov	r9, r3
 800a6fc:	4633      	mov	r3, r6
 800a6fe:	4616      	mov	r6, r2
 800a700:	f85a 2b02 	ldr.w	r2, [sl], #2
 800a704:	ba52      	rev16	r2, r2
 800a706:	b2d4      	uxtb	r4, r2
 800a708:	f3c2 2007 	ubfx	r0, r2, #8, #8
 800a70c:	f85e 2024 	ldr.w	r2, [lr, r4, lsl #2]
 800a710:	f85e 0020 	ldr.w	r0, [lr, r0, lsl #2]
 800a714:	4491      	add	r9, r2
 800a716:	eb00 2099 	add.w	r0, r0, r9, lsr #10
 800a71a:	f3c0 0209 	ubfx	r2, r0, #0, #10
 800a71e:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800a722:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 800a726:	ea4f 2990 	mov.w	r9, r0, lsr #10
 800a72a:	481c      	ldr	r0, [pc, #112]	@ (800a79c <D16_1CH_HTONS_VOL_HP+0xdc>)
 800a72c:	fb22 5400 	smlad	r4, r2, r0, r5
 800a730:	481b      	ldr	r0, [pc, #108]	@ (800a7a0 <D16_1CH_HTONS_VOL_HP+0xe0>)
 800a732:	fb22 f500 	smuad	r5, r2, r0
 800a736:	f5a4 6400 	sub.w	r4, r4, #2048	@ 0x800
 800a73a:	18e2      	adds	r2, r4, r3
 800a73c:	1a52      	subs	r2, r2, r1
 800a73e:	17d1      	asrs	r1, r2, #31
 800a740:	fba2 230c 	umull	r2, r3, r2, ip
 800a744:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 800a748:	fb0c 3301 	mla	r3, ip, r1, r3
 800a74c:	f143 0100 	adc.w	r1, r3, #0
 800a750:	e9cd 0100 	strd	r0, r1, [sp]
 800a754:	044a      	lsls	r2, r1, #17
 800a756:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a75a:	2100      	movs	r1, #0
 800a75c:	9b01      	ldr	r3, [sp, #4]
 800a75e:	fbcb 0102 	smlal	r0, r1, fp, r2
 800a762:	45ba      	cmp	sl, r7
 800a764:	ea4f 02a1 	mov.w	r2, r1, asr #2
 800a768:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a76c:	f302 020f 	ssat	r2, #16, r2
 800a770:	4621      	mov	r1, r4
 800a772:	f828 2f02 	strh.w	r2, [r8, #2]!
 800a776:	d1c3      	bne.n	800a700 <D16_1CH_HTONS_VOL_HP+0x40>
 800a778:	4632      	mov	r2, r6
 800a77a:	461e      	mov	r6, r3
 800a77c:	464b      	mov	r3, r9
 800a77e:	9902      	ldr	r1, [sp, #8]
 800a780:	61d3      	str	r3, [r2, #28]
 800a782:	9b03      	ldr	r3, [sp, #12]
 800a784:	6095      	str	r5, [r2, #8]
 800a786:	2000      	movs	r0, #0
 800a788:	60d1      	str	r1, [r2, #12]
 800a78a:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800a78e:	6193      	str	r3, [r2, #24]
 800a790:	b005      	add	sp, #20
 800a792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a796:	463c      	mov	r4, r7
 800a798:	e7f1      	b.n	800a77e <D16_1CH_HTONS_VOL_HP+0xbe>
 800a79a:	bf00      	nop
 800a79c:	00030001 	.word	0x00030001
 800a7a0:	00010003 	.word	0x00010003
 800a7a4:	20000130 	.word	0x20000130

0800a7a8 <D24_1CH_HTONS_VOL_HP>:
 800a7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ac:	4696      	mov	lr, r2
 800a7ae:	b089      	sub	sp, #36	@ 0x24
 800a7b0:	f8de 7030 	ldr.w	r7, [lr, #48]	@ 0x30
 800a7b4:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 800a7b6:	f8de 3018 	ldr.w	r3, [lr, #24]
 800a7ba:	9703      	str	r7, [sp, #12]
 800a7bc:	f8de 7020 	ldr.w	r7, [lr, #32]
 800a7c0:	9306      	str	r3, [sp, #24]
 800a7c2:	9205      	str	r2, [sp, #20]
 800a7c4:	e9de 5404 	ldrd	r5, r4, [lr, #16]
 800a7c8:	f8de 601c 	ldr.w	r6, [lr, #28]
 800a7cc:	9704      	str	r7, [sp, #16]
 800a7ce:	e9de 3a02 	ldrd	r3, sl, [lr, #8]
 800a7d2:	2a00      	cmp	r2, #0
 800a7d4:	f000 8081 	beq.w	800a8da <D24_1CH_HTONS_VOL_HP+0x132>
 800a7d8:	f1a1 0b02 	sub.w	fp, r1, #2
 800a7dc:	2700      	movs	r7, #0
 800a7de:	46d9      	mov	r9, fp
 800a7e0:	f8cd e01c 	str.w	lr, [sp, #28]
 800a7e4:	46d3      	mov	fp, sl
 800a7e6:	f8df c100 	ldr.w	ip, [pc, #256]	@ 800a8e8 <D24_1CH_HTONS_VOL_HP+0x140>
 800a7ea:	46a8      	mov	r8, r5
 800a7ec:	46ba      	mov	sl, r7
 800a7ee:	469e      	mov	lr, r3
 800a7f0:	e052      	b.n	800a898 <D24_1CH_HTONS_VOL_HP+0xf0>
 800a7f2:	7842      	ldrb	r2, [r0, #1]
 800a7f4:	3002      	adds	r0, #2
 800a7f6:	4413      	add	r3, r2
 800a7f8:	b2d9      	uxtb	r1, r3
 800a7fa:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a7fe:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 800a802:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 800a806:	0c1b      	lsrs	r3, r3, #16
 800a808:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800a80c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a810:	f85c 6023 	ldr.w	r6, [ip, r3, lsl #2]
 800a814:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800a818:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800a81c:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a820:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800a824:	4a2e      	ldr	r2, [pc, #184]	@ (800a8e0 <D24_1CH_HTONS_VOL_HP+0x138>)
 800a826:	fb23 b102 	smlad	r1, r3, r2, fp
 800a82a:	4a2e      	ldr	r2, [pc, #184]	@ (800a8e4 <D24_1CH_HTONS_VOL_HP+0x13c>)
 800a82c:	fb23 eb02 	smlad	fp, r3, r2, lr
 800a830:	f3c6 0e09 	ubfx	lr, r6, #0, #10
 800a834:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
 800a838:	eb0b 0b4e 	add.w	fp, fp, lr, lsl #1
 800a83c:	2201      	movs	r2, #1
 800a83e:	fb23 f702 	smuad	r7, r3, r2
 800a842:	f5a1 51d8 	sub.w	r1, r1, #6912	@ 0x1b00
 800a846:	eb01 0208 	add.w	r2, r1, r8
 800a84a:	1b12      	subs	r2, r2, r4
 800a84c:	17d4      	asrs	r4, r2, #31
 800a84e:	4613      	mov	r3, r2
 800a850:	e9cd 3400 	strd	r3, r4, [sp]
 800a854:	9c04      	ldr	r4, [sp, #16]
 800a856:	9d01      	ldr	r5, [sp, #4]
 800a858:	fba2 2304 	umull	r2, r3, r2, r4
 800a85c:	fb04 3305 	mla	r3, r4, r5, r3
 800a860:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 800a864:	f143 0500 	adc.w	r5, r3, #0
 800a868:	9b03      	ldr	r3, [sp, #12]
 800a86a:	e9cd 4500 	strd	r4, r5, [sp]
 800a86e:	03ea      	lsls	r2, r5, #15
 800a870:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 800a874:	2500      	movs	r5, #0
 800a876:	fbc3 4502 	smlal	r4, r5, r3, r2
 800a87a:	9b01      	ldr	r3, [sp, #4]
 800a87c:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800a880:	10ab      	asrs	r3, r5, #2
 800a882:	f303 030f 	ssat	r3, #16, r3
 800a886:	f829 3f02 	strh.w	r3, [r9, #2]!
 800a88a:	9b05      	ldr	r3, [sp, #20]
 800a88c:	f10a 0a01 	add.w	sl, sl, #1
 800a890:	459a      	cmp	sl, r3
 800a892:	44be      	add	lr, r7
 800a894:	460c      	mov	r4, r1
 800a896:	d00e      	beq.n	800a8b6 <D24_1CH_HTONS_VOL_HP+0x10e>
 800a898:	7801      	ldrb	r1, [r0, #0]
 800a89a:	78c2      	ldrb	r2, [r0, #3]
 800a89c:	020b      	lsls	r3, r1, #8
 800a89e:	f01a 0f01 	tst.w	sl, #1
 800a8a2:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 800a8a6:	d0a4      	beq.n	800a7f2 <D24_1CH_HTONS_VOL_HP+0x4a>
 800a8a8:	7885      	ldrb	r5, [r0, #2]
 800a8aa:	0212      	lsls	r2, r2, #8
 800a8ac:	eb02 4305 	add.w	r3, r2, r5, lsl #16
 800a8b0:	440b      	add	r3, r1
 800a8b2:	3004      	adds	r0, #4
 800a8b4:	e7a0      	b.n	800a7f8 <D24_1CH_HTONS_VOL_HP+0x50>
 800a8b6:	4673      	mov	r3, lr
 800a8b8:	f8dd e01c 	ldr.w	lr, [sp, #28]
 800a8bc:	46da      	mov	sl, fp
 800a8be:	4645      	mov	r5, r8
 800a8c0:	e9ce 3a02 	strd	r3, sl, [lr, #8]
 800a8c4:	9b06      	ldr	r3, [sp, #24]
 800a8c6:	f8ce 601c 	str.w	r6, [lr, #28]
 800a8ca:	2000      	movs	r0, #0
 800a8cc:	e9ce 5104 	strd	r5, r1, [lr, #16]
 800a8d0:	f8ce 3018 	str.w	r3, [lr, #24]
 800a8d4:	b009      	add	sp, #36	@ 0x24
 800a8d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8da:	4621      	mov	r1, r4
 800a8dc:	e7f0      	b.n	800a8c0 <D24_1CH_HTONS_VOL_HP+0x118>
 800a8de:	bf00      	nop
 800a8e0:	00030001 	.word	0x00030001
 800a8e4:	00060007 	.word	0x00060007
 800a8e8:	20000130 	.word	0x20000130

0800a8ec <D32_1CH_HTONS_VOL_HP>:
 800a8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f0:	4682      	mov	sl, r0
 800a8f2:	b087      	sub	sp, #28
 800a8f4:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 800a8f6:	6993      	ldr	r3, [r2, #24]
 800a8f8:	9304      	str	r3, [sp, #16]
 800a8fa:	e9d2 6704 	ldrd	r6, r7, [r2, #16]
 800a8fe:	69d5      	ldr	r5, [r2, #28]
 800a900:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800a902:	f8d2 9020 	ldr.w	r9, [r2, #32]
 800a906:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800a90a:	2800      	cmp	r0, #0
 800a90c:	d070      	beq.n	800a9f0 <D32_1CH_HTONS_VOL_HP+0x104>
 800a90e:	468e      	mov	lr, r1
 800a910:	f8df c0f0 	ldr.w	ip, [pc, #240]	@ 800aa04 <D32_1CH_HTONS_VOL_HP+0x118>
 800a914:	9205      	str	r2, [sp, #20]
 800a916:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800a91a:	46d3      	mov	fp, sl
 800a91c:	4638      	mov	r0, r7
 800a91e:	46ca      	mov	sl, r9
 800a920:	9103      	str	r1, [sp, #12]
 800a922:	4627      	mov	r7, r4
 800a924:	4699      	mov	r9, r3
 800a926:	f85b 1b04 	ldr.w	r1, [fp], #4
 800a92a:	ba49      	rev16	r1, r1
 800a92c:	b2ca      	uxtb	r2, r1
 800a92e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800a932:	f85c 2022 	ldr.w	r2, [ip, r2, lsl #2]
 800a936:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800a93a:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800a93e:	0e09      	lsrs	r1, r1, #24
 800a940:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800a944:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 800a948:	f85c 5021 	ldr.w	r5, [ip, r1, lsl #2]
 800a94c:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800a950:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 800a954:	eb05 2594 	add.w	r5, r5, r4, lsr #10
 800a958:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a95c:	f3c5 0109 	ubfx	r1, r5, #0, #10
 800a960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a964:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a968:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a96c:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800a970:	4a20      	ldr	r2, [pc, #128]	@ (800a9f4 <D32_1CH_HTONS_VOL_HP+0x108>)
 800a972:	fb23 8802 	smlad	r8, r3, r2, r8
 800a976:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a97a:	fb24 8102 	smlad	r1, r4, r2, r8
 800a97e:	4a1e      	ldr	r2, [pc, #120]	@ (800a9f8 <D32_1CH_HTONS_VOL_HP+0x10c>)
 800a980:	fb23 9802 	smlad	r8, r3, r2, r9
 800a984:	4a1d      	ldr	r2, [pc, #116]	@ (800a9fc <D32_1CH_HTONS_VOL_HP+0x110>)
 800a986:	fb24 8802 	smlad	r8, r4, r2, r8
 800a98a:	2201      	movs	r2, #1
 800a98c:	fb23 f302 	smuad	r3, r3, r2
 800a990:	4a1b      	ldr	r2, [pc, #108]	@ (800aa00 <D32_1CH_HTONS_VOL_HP+0x114>)
 800a992:	fb24 3902 	smlad	r9, r4, r2, r3
 800a996:	f5a1 4480 	sub.w	r4, r1, #16384	@ 0x4000
 800a99a:	19a2      	adds	r2, r4, r6
 800a99c:	1a12      	subs	r2, r2, r0
 800a99e:	17d1      	asrs	r1, r2, #31
 800a9a0:	fba2 230a 	umull	r2, r3, r2, sl
 800a9a4:	f112 4000 	adds.w	r0, r2, #2147483648	@ 0x80000000
 800a9a8:	fb0a 3301 	mla	r3, sl, r1, r3
 800a9ac:	f143 0100 	adc.w	r1, r3, #0
 800a9b0:	e9cd 0100 	strd	r0, r1, [sp]
 800a9b4:	038a      	lsls	r2, r1, #14
 800a9b6:	9b01      	ldr	r3, [sp, #4]
 800a9b8:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800a9bc:	2100      	movs	r1, #0
 800a9be:	fbc7 0102 	smlal	r0, r1, r7, r2
 800a9c2:	108a      	asrs	r2, r1, #2
 800a9c4:	005e      	lsls	r6, r3, #1
 800a9c6:	f302 020f 	ssat	r2, #16, r2
 800a9ca:	9b03      	ldr	r3, [sp, #12]
 800a9cc:	f82e 2b02 	strh.w	r2, [lr], #2
 800a9d0:	459e      	cmp	lr, r3
 800a9d2:	4620      	mov	r0, r4
 800a9d4:	d1a7      	bne.n	800a926 <D32_1CH_HTONS_VOL_HP+0x3a>
 800a9d6:	9a05      	ldr	r2, [sp, #20]
 800a9d8:	464b      	mov	r3, r9
 800a9da:	e9c2 3802 	strd	r3, r8, [r2, #8]
 800a9de:	9b04      	ldr	r3, [sp, #16]
 800a9e0:	61d5      	str	r5, [r2, #28]
 800a9e2:	2000      	movs	r0, #0
 800a9e4:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800a9e8:	6193      	str	r3, [r2, #24]
 800a9ea:	b007      	add	sp, #28
 800a9ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9f0:	463c      	mov	r4, r7
 800a9f2:	e7f2      	b.n	800a9da <D32_1CH_HTONS_VOL_HP+0xee>
 800a9f4:	00060003 	.word	0x00060003
 800a9f8:	000a000c 	.word	0x000a000c
 800a9fc:	000c000a 	.word	0x000c000a
 800aa00:	00030006 	.word	0x00030006
 800aa04:	20000130 	.word	0x20000130

0800aa08 <D48_1CH_HTONS_VOL_HP>:
 800aa08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa0c:	b087      	sub	sp, #28
 800aa0e:	6b17      	ldr	r7, [r2, #48]	@ 0x30
 800aa10:	8cd5      	ldrh	r5, [r2, #38]	@ 0x26
 800aa12:	6993      	ldr	r3, [r2, #24]
 800aa14:	9702      	str	r7, [sp, #8]
 800aa16:	6a17      	ldr	r7, [r2, #32]
 800aa18:	9304      	str	r3, [sp, #16]
 800aa1a:	e9d2 4904 	ldrd	r4, r9, [r2, #16]
 800aa1e:	69d6      	ldr	r6, [r2, #28]
 800aa20:	9705      	str	r7, [sp, #20]
 800aa22:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800aa26:	2d00      	cmp	r5, #0
 800aa28:	f000 8093 	beq.w	800ab52 <D48_1CH_HTONS_VOL_HP+0x14a>
 800aa2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa30:	46ba      	mov	sl, r7
 800aa32:	eb00 0545 	add.w	r5, r0, r5, lsl #1
 800aa36:	3902      	subs	r1, #2
 800aa38:	4f47      	ldr	r7, [pc, #284]	@ (800ab58 <D48_1CH_HTONS_VOL_HP+0x150>)
 800aa3a:	9503      	str	r5, [sp, #12]
 800aa3c:	9101      	str	r1, [sp, #4]
 800aa3e:	469e      	mov	lr, r3
 800aa40:	9205      	str	r2, [sp, #20]
 800aa42:	e9d0 3500 	ldrd	r3, r5, [r0]
 800aa46:	3006      	adds	r0, #6
 800aa48:	ba5b      	rev16	r3, r3
 800aa4a:	ba6d      	rev16	r5, r5
 800aa4c:	b2da      	uxtb	r2, r3
 800aa4e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800aa52:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800aa56:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800aa5a:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800aa5e:	0e1b      	lsrs	r3, r3, #24
 800aa60:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800aa64:	f857 8028 	ldr.w	r8, [r7, r8, lsl #2]
 800aa68:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800aa6c:	fa5f fb85 	uxtb.w	fp, r5
 800aa70:	eb01 2192 	add.w	r1, r1, r2, lsr #10
 800aa74:	f3c5 2607 	ubfx	r6, r5, #8, #8
 800aa78:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800aa7c:	f857 502b 	ldr.w	r5, [r7, fp, lsl #2]
 800aa80:	f857 6026 	ldr.w	r6, [r7, r6, lsl #2]
 800aa84:	eb03 2398 	add.w	r3, r3, r8, lsr #10
 800aa88:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800aa8c:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 800aa90:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800aa94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aa98:	f3c6 0b09 	ubfx	fp, r6, #0, #10
 800aa9c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800aaa0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800aaa4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800aaa8:	ea43 4808 	orr.w	r8, r3, r8, lsl #16
 800aaac:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800aab0:	ea4b 4505 	orr.w	r5, fp, r5, lsl #16
 800aab4:	4b29      	ldr	r3, [pc, #164]	@ (800ab5c <D48_1CH_HTONS_VOL_HP+0x154>)
 800aab6:	fb22 c103 	smlad	r1, r2, r3, ip
 800aaba:	4b29      	ldr	r3, [pc, #164]	@ (800ab60 <D48_1CH_HTONS_VOL_HP+0x158>)
 800aabc:	fb28 1103 	smlad	r1, r8, r3, r1
 800aac0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800aac4:	fb25 1103 	smlad	r1, r5, r3, r1
 800aac8:	4b26      	ldr	r3, [pc, #152]	@ (800ab64 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800aaca:	fb22 ec03 	smlad	ip, r2, r3, lr
 800aace:	f04f 131b 	mov.w	r3, #1769499	@ 0x1b001b
 800aad2:	fb28 cc03 	smlad	ip, r8, r3, ip
 800aad6:	4b24      	ldr	r3, [pc, #144]	@ (800ab68 <D48_1CH_HTONS_VOL_HP+0x160>)
 800aad8:	fb25 cc03 	smlad	ip, r5, r3, ip
 800aadc:	f04f 0e01 	mov.w	lr, #1
 800aae0:	fb22 f20e 	smuad	r2, r2, lr
 800aae4:	4b21      	ldr	r3, [pc, #132]	@ (800ab6c <D48_1CH_HTONS_VOL_HP+0x164>)
 800aae6:	fb28 2803 	smlad	r8, r8, r3, r2
 800aaea:	4b21      	ldr	r3, [pc, #132]	@ (800ab70 <D48_1CH_HTONS_VOL_HP+0x168>)
 800aaec:	fb25 8e03 	smlad	lr, r5, r3, r8
 800aaf0:	f5a1 4158 	sub.w	r1, r1, #55296	@ 0xd800
 800aaf4:	190a      	adds	r2, r1, r4
 800aaf6:	eba2 0209 	sub.w	r2, r2, r9
 800aafa:	17d5      	asrs	r5, r2, #31
 800aafc:	fba2 230a 	umull	r2, r3, r2, sl
 800ab00:	f112 4400 	adds.w	r4, r2, #2147483648	@ 0x80000000
 800ab04:	fb0a 3305 	mla	r3, sl, r5, r3
 800ab08:	f143 0500 	adc.w	r5, r3, #0
 800ab0c:	9b02      	ldr	r3, [sp, #8]
 800ab0e:	032a      	lsls	r2, r5, #12
 800ab10:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800ab14:	f04f 0900 	mov.w	r9, #0
 800ab18:	fbc3 8902 	smlal	r8, r9, r3, r2
 800ab1c:	9a01      	ldr	r2, [sp, #4]
 800ab1e:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800ab22:	f303 030f 	ssat	r3, #16, r3
 800ab26:	f822 3f02 	strh.w	r3, [r2, #2]!
 800ab2a:	9b03      	ldr	r3, [sp, #12]
 800ab2c:	9201      	str	r2, [sp, #4]
 800ab2e:	4283      	cmp	r3, r0
 800ab30:	ea4f 0445 	mov.w	r4, r5, lsl #1
 800ab34:	4689      	mov	r9, r1
 800ab36:	d184      	bne.n	800aa42 <D48_1CH_HTONS_VOL_HP+0x3a>
 800ab38:	9a05      	ldr	r2, [sp, #20]
 800ab3a:	4673      	mov	r3, lr
 800ab3c:	e9c2 3c02 	strd	r3, ip, [r2, #8]
 800ab40:	9b04      	ldr	r3, [sp, #16]
 800ab42:	61d6      	str	r6, [r2, #28]
 800ab44:	2000      	movs	r0, #0
 800ab46:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800ab4a:	6193      	str	r3, [r2, #24]
 800ab4c:	b007      	add	sp, #28
 800ab4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab52:	4649      	mov	r1, r9
 800ab54:	e7f2      	b.n	800ab3c <D48_1CH_HTONS_VOL_HP+0x134>
 800ab56:	bf00      	nop
 800ab58:	20000130 	.word	0x20000130
 800ab5c:	000f000a 	.word	0x000f000a
 800ab60:	00060003 	.word	0x00060003
 800ab64:	00150019 	.word	0x00150019
 800ab68:	00190015 	.word	0x00190015
 800ab6c:	00030006 	.word	0x00030006
 800ab70:	000a000f 	.word	0x000a000f

0800ab74 <D64_1CH_HTONS_VOL_HP>:
 800ab74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab78:	b087      	sub	sp, #28
 800ab7a:	6913      	ldr	r3, [r2, #16]
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	e9d2 4305 	ldrd	r4, r3, [r2, #20]
 800ab82:	6b16      	ldr	r6, [r2, #48]	@ 0x30
 800ab84:	9601      	str	r6, [sp, #4]
 800ab86:	4681      	mov	r9, r0
 800ab88:	8cd0      	ldrh	r0, [r2, #38]	@ 0x26
 800ab8a:	6a16      	ldr	r6, [r2, #32]
 800ab8c:	9304      	str	r3, [sp, #16]
 800ab8e:	e9d2 5802 	ldrd	r5, r8, [r2, #8]
 800ab92:	69d3      	ldr	r3, [r2, #28]
 800ab94:	9602      	str	r6, [sp, #8]
 800ab96:	2800      	cmp	r0, #0
 800ab98:	f000 809d 	beq.w	800acd6 <D64_1CH_HTONS_VOL_HP+0x162>
 800ab9c:	468e      	mov	lr, r1
 800ab9e:	f8df c170 	ldr.w	ip, [pc, #368]	@ 800ad10 <D64_1CH_HTONS_VOL_HP+0x19c>
 800aba2:	9205      	str	r2, [sp, #20]
 800aba4:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800aba8:	9103      	str	r1, [sp, #12]
 800abaa:	4622      	mov	r2, r4
 800abac:	4619      	mov	r1, r3
 800abae:	f859 3b08 	ldr.w	r3, [r9], #8
 800abb2:	f859 6c04 	ldr.w	r6, [r9, #-4]
 800abb6:	ba5b      	rev16	r3, r3
 800abb8:	ba76      	rev16	r6, r6
 800abba:	b2dc      	uxtb	r4, r3
 800abbc:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800abc0:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 800abc4:	f85c 4020 	ldr.w	r4, [ip, r0, lsl #2]
 800abc8:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800abcc:	0e1b      	lsrs	r3, r3, #24
 800abce:	eb01 0b07 	add.w	fp, r1, r7
 800abd2:	f85c 7020 	ldr.w	r7, [ip, r0, lsl #2]
 800abd6:	f85c 0023 	ldr.w	r0, [ip, r3, lsl #2]
 800abda:	b2f1      	uxtb	r1, r6
 800abdc:	eb04 249b 	add.w	r4, r4, fp, lsr #10
 800abe0:	f3c6 2307 	ubfx	r3, r6, #8, #8
 800abe4:	eb07 2a94 	add.w	sl, r7, r4, lsr #10
 800abe8:	f85c 7021 	ldr.w	r7, [ip, r1, lsl #2]
 800abec:	f85c 3023 	ldr.w	r3, [ip, r3, lsl #2]
 800abf0:	f3c6 4107 	ubfx	r1, r6, #16, #8
 800abf4:	eb00 209a 	add.w	r0, r0, sl, lsr #10
 800abf8:	0e36      	lsrs	r6, r6, #24
 800abfa:	eb07 2790 	add.w	r7, r7, r0, lsr #10
 800abfe:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800ac02:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 800ac06:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800ac0a:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800ac0e:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800ac12:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800ac16:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800ac1a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800ac1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ac22:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ac26:	ea44 4b0b 	orr.w	fp, r4, fp, lsl #16
 800ac2a:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ac2e:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800ac32:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ac36:	ea40 4a0a 	orr.w	sl, r0, sl, lsl #16
 800ac3a:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800ac3e:	ea44 4001 	orr.w	r0, r4, r1, lsl #16
 800ac42:	4b2b      	ldr	r3, [pc, #172]	@ (800acf0 <D64_1CH_HTONS_VOL_HP+0x17c>)
 800ac44:	0ab1      	lsrs	r1, r6, #10
 800ac46:	fb2b 8803 	smlad	r8, fp, r3, r8
 800ac4a:	4b2a      	ldr	r3, [pc, #168]	@ (800acf4 <D64_1CH_HTONS_VOL_HP+0x180>)
 800ac4c:	fb2a 8803 	smlad	r8, sl, r3, r8
 800ac50:	4b29      	ldr	r3, [pc, #164]	@ (800acf8 <D64_1CH_HTONS_VOL_HP+0x184>)
 800ac52:	fb27 8803 	smlad	r8, r7, r3, r8
 800ac56:	f44f 3480 	mov.w	r4, #65536	@ 0x10000
 800ac5a:	fb20 8604 	smlad	r6, r0, r4, r8
 800ac5e:	4b27      	ldr	r3, [pc, #156]	@ (800acfc <D64_1CH_HTONS_VOL_HP+0x188>)
 800ac60:	fb2b 5803 	smlad	r8, fp, r3, r5
 800ac64:	fb20 8813 	smladx	r8, r0, r3, r8
 800ac68:	4b25      	ldr	r3, [pc, #148]	@ (800ad00 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800ac6a:	fb2a 8803 	smlad	r8, sl, r3, r8
 800ac6e:	fb27 8813 	smladx	r8, r7, r3, r8
 800ac72:	2401      	movs	r4, #1
 800ac74:	fb2b fb04 	smuad	fp, fp, r4
 800ac78:	4b22      	ldr	r3, [pc, #136]	@ (800ad04 <D64_1CH_HTONS_VOL_HP+0x190>)
 800ac7a:	fb2a ba03 	smlad	sl, sl, r3, fp
 800ac7e:	4b22      	ldr	r3, [pc, #136]	@ (800ad08 <D64_1CH_HTONS_VOL_HP+0x194>)
 800ac80:	fb27 a703 	smlad	r7, r7, r3, sl
 800ac84:	4b21      	ldr	r3, [pc, #132]	@ (800ad0c <D64_1CH_HTONS_VOL_HP+0x198>)
 800ac86:	fb20 7503 	smlad	r5, r0, r3, r7
 800ac8a:	9b00      	ldr	r3, [sp, #0]
 800ac8c:	9802      	ldr	r0, [sp, #8]
 800ac8e:	f5a6 3400 	sub.w	r4, r6, #131072	@ 0x20000
 800ac92:	4423      	add	r3, r4
 800ac94:	1a9a      	subs	r2, r3, r2
 800ac96:	17d7      	asrs	r7, r2, #31
 800ac98:	fba2 2300 	umull	r2, r3, r2, r0
 800ac9c:	fb00 3307 	mla	r3, r0, r7, r3
 800aca0:	f112 4a00 	adds.w	sl, r2, #2147483648	@ 0x80000000
 800aca4:	f143 0b00 	adc.w	fp, r3, #0
 800aca8:	9b01      	ldr	r3, [sp, #4]
 800acaa:	ea4f 22cb 	mov.w	r2, fp, lsl #11
 800acae:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 800acb2:	2700      	movs	r7, #0
 800acb4:	fbc3 6702 	smlal	r6, r7, r3, r2
 800acb8:	ea4f 034b 	mov.w	r3, fp, lsl #1
 800acbc:	10ba      	asrs	r2, r7, #2
 800acbe:	9300      	str	r3, [sp, #0]
 800acc0:	f302 020f 	ssat	r2, #16, r2
 800acc4:	9b03      	ldr	r3, [sp, #12]
 800acc6:	f82e 2b02 	strh.w	r2, [lr], #2
 800acca:	459e      	cmp	lr, r3
 800accc:	4622      	mov	r2, r4
 800acce:	f47f af6e 	bne.w	800abae <D64_1CH_HTONS_VOL_HP+0x3a>
 800acd2:	9a05      	ldr	r2, [sp, #20]
 800acd4:	460b      	mov	r3, r1
 800acd6:	61d3      	str	r3, [r2, #28]
 800acd8:	9b00      	ldr	r3, [sp, #0]
 800acda:	e9c2 3404 	strd	r3, r4, [r2, #16]
 800acde:	9b04      	ldr	r3, [sp, #16]
 800ace0:	6193      	str	r3, [r2, #24]
 800ace2:	2000      	movs	r0, #0
 800ace4:	e9c2 5802 	strd	r5, r8, [r2, #8]
 800ace8:	b007      	add	sp, #28
 800acea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acee:	bf00      	nop
 800acf0:	001c0015 	.word	0x001c0015
 800acf4:	000f000a 	.word	0x000f000a
 800acf8:	00060003 	.word	0x00060003
 800acfc:	0024002a 	.word	0x0024002a
 800ad00:	002e0030 	.word	0x002e0030
 800ad04:	00030006 	.word	0x00030006
 800ad08:	000a000f 	.word	0x000a000f
 800ad0c:	0015001c 	.word	0x0015001c
 800ad10:	20000130 	.word	0x20000130

0800ad14 <D80_1CH_HTONS_VOL_HP>:
 800ad14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad18:	4615      	mov	r5, r2
 800ad1a:	b089      	sub	sp, #36	@ 0x24
 800ad1c:	e9d5 c402 	ldrd	ip, r4, [r5, #8]
 800ad20:	692b      	ldr	r3, [r5, #16]
 800ad22:	9301      	str	r3, [sp, #4]
 800ad24:	e9d5 6305 	ldrd	r6, r3, [r5, #20]
 800ad28:	9400      	str	r4, [sp, #0]
 800ad2a:	8cd2      	ldrh	r2, [r2, #38]	@ 0x26
 800ad2c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 800ad2e:	9403      	str	r4, [sp, #12]
 800ad30:	6a2c      	ldr	r4, [r5, #32]
 800ad32:	9306      	str	r3, [sp, #24]
 800ad34:	9404      	str	r4, [sp, #16]
 800ad36:	69eb      	ldr	r3, [r5, #28]
 800ad38:	2a00      	cmp	r2, #0
 800ad3a:	f000 80d3 	beq.w	800aee4 <D80_1CH_HTONS_VOL_HP+0x1d0>
 800ad3e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800ad42:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800ad46:	9205      	str	r2, [sp, #20]
 800ad48:	4c67      	ldr	r4, [pc, #412]	@ (800aee8 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800ad4a:	9507      	str	r5, [sp, #28]
 800ad4c:	1e8a      	subs	r2, r1, #2
 800ad4e:	9202      	str	r2, [sp, #8]
 800ad50:	469b      	mov	fp, r3
 800ad52:	6807      	ldr	r7, [r0, #0]
 800ad54:	6842      	ldr	r2, [r0, #4]
 800ad56:	6883      	ldr	r3, [r0, #8]
 800ad58:	300a      	adds	r0, #10
 800ad5a:	ba7f      	rev16	r7, r7
 800ad5c:	ba52      	rev16	r2, r2
 800ad5e:	ba5b      	rev16	r3, r3
 800ad60:	b2fd      	uxtb	r5, r7
 800ad62:	f3c7 2107 	ubfx	r1, r7, #8, #8
 800ad66:	f854 e025 	ldr.w	lr, [r4, r5, lsl #2]
 800ad6a:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800ad6e:	f3c7 4507 	ubfx	r5, r7, #16, #8
 800ad72:	44f3      	add	fp, lr
 800ad74:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 800ad78:	0e3f      	lsrs	r7, r7, #24
 800ad7a:	fa5f fe82 	uxtb.w	lr, r2
 800ad7e:	eb01 219b 	add.w	r1, r1, fp, lsr #10
 800ad82:	eb05 2a91 	add.w	sl, r5, r1, lsr #10
 800ad86:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 800ad8a:	f854 902e 	ldr.w	r9, [r4, lr, lsl #2]
 800ad8e:	f3c2 2507 	ubfx	r5, r2, #8, #8
 800ad92:	f3c2 4e07 	ubfx	lr, r2, #16, #8
 800ad96:	eb07 279a 	add.w	r7, r7, sl, lsr #10
 800ad9a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 800ad9e:	f854 802e 	ldr.w	r8, [r4, lr, lsl #2]
 800ada2:	0e12      	lsrs	r2, r2, #24
 800ada4:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 800ada8:	fa5f fe83 	uxtb.w	lr, r3
 800adac:	eb05 2599 	add.w	r5, r5, r9, lsr #10
 800adb0:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800adb4:	f854 e02e 	ldr.w	lr, [r4, lr, lsl #2]
 800adb8:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800adbc:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 800adc0:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800adc4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800adc8:	eb0e 2e92 	add.w	lr, lr, r2, lsr #10
 800adcc:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800add0:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800add4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800add8:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800addc:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800ade0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800ade4:	ea41 410b 	orr.w	r1, r1, fp, lsl #16
 800ade8:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800adec:	f3c3 0b09 	ubfx	fp, r3, #0, #10
 800adf0:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800adf4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800adf8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800adfc:	ea42 4808 	orr.w	r8, r2, r8, lsl #16
 800ae00:	ea4b 4e0e 	orr.w	lr, fp, lr, lsl #16
 800ae04:	ea47 470a 	orr.w	r7, r7, sl, lsl #16
 800ae08:	ea4f 2b93 	mov.w	fp, r3, lsr #10
 800ae0c:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 800ae10:	4b36      	ldr	r3, [pc, #216]	@ (800aeec <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800ae12:	9a00      	ldr	r2, [sp, #0]
 800ae14:	fb21 2303 	smlad	r3, r1, r3, r2
 800ae18:	4a35      	ldr	r2, [pc, #212]	@ (800aef0 <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800ae1a:	fb27 3302 	smlad	r3, r7, r2, r3
 800ae1e:	4a35      	ldr	r2, [pc, #212]	@ (800aef4 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800ae20:	fb25 3302 	smlad	r3, r5, r2, r3
 800ae24:	4a34      	ldr	r2, [pc, #208]	@ (800aef8 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800ae26:	fb28 3302 	smlad	r3, r8, r2, r3
 800ae2a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800ae2e:	fb2e 3302 	smlad	r3, lr, r2, r3
 800ae32:	4a32      	ldr	r2, [pc, #200]	@ (800aefc <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800ae34:	fb21 cc02 	smlad	ip, r1, r2, ip
 800ae38:	4a31      	ldr	r2, [pc, #196]	@ (800af00 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800ae3a:	fb27 cc02 	smlad	ip, r7, r2, ip
 800ae3e:	f04f 194b 	mov.w	r9, #4915275	@ 0x4b004b
 800ae42:	fb25 c909 	smlad	r9, r5, r9, ip
 800ae46:	4a2f      	ldr	r2, [pc, #188]	@ (800af04 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800ae48:	fb28 9902 	smlad	r9, r8, r2, r9
 800ae4c:	4a2e      	ldr	r2, [pc, #184]	@ (800af08 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800ae4e:	fb2e 9202 	smlad	r2, lr, r2, r9
 800ae52:	f04f 0a01 	mov.w	sl, #1
 800ae56:	9200      	str	r2, [sp, #0]
 800ae58:	fb21 fa0a 	smuad	sl, r1, sl
 800ae5c:	4a2b      	ldr	r2, [pc, #172]	@ (800af0c <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800ae5e:	fb27 a702 	smlad	r7, r7, r2, sl
 800ae62:	4a2b      	ldr	r2, [pc, #172]	@ (800af10 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800ae64:	fb25 7702 	smlad	r7, r5, r2, r7
 800ae68:	4a2a      	ldr	r2, [pc, #168]	@ (800af14 <D80_1CH_HTONS_VOL_HP+0x200>)
 800ae6a:	fb28 7202 	smlad	r2, r8, r2, r7
 800ae6e:	4d2a      	ldr	r5, [pc, #168]	@ (800af18 <D80_1CH_HTONS_VOL_HP+0x204>)
 800ae70:	fb2e 2c05 	smlad	ip, lr, r5, r2
 800ae74:	f5a3 327a 	sub.w	r2, r3, #256000	@ 0x3e800
 800ae78:	9b01      	ldr	r3, [sp, #4]
 800ae7a:	9903      	ldr	r1, [sp, #12]
 800ae7c:	4413      	add	r3, r2
 800ae7e:	1b9e      	subs	r6, r3, r6
 800ae80:	9b04      	ldr	r3, [sp, #16]
 800ae82:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800ae86:	fba6 5603 	umull	r5, r6, r6, r3
 800ae8a:	fb03 6309 	mla	r3, r3, r9, r6
 800ae8e:	462e      	mov	r6, r5
 800ae90:	f116 4600 	adds.w	r6, r6, #2147483648	@ 0x80000000
 800ae94:	f143 0700 	adc.w	r7, r3, #0
 800ae98:	02bb      	lsls	r3, r7, #10
 800ae9a:	f04f 4800 	mov.w	r8, #2147483648	@ 0x80000000
 800ae9e:	f04f 0900 	mov.w	r9, #0
 800aea2:	fbc1 8903 	smlal	r8, r9, r1, r3
 800aea6:	9902      	ldr	r1, [sp, #8]
 800aea8:	007b      	lsls	r3, r7, #1
 800aeaa:	9301      	str	r3, [sp, #4]
 800aeac:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800aeb0:	f303 030f 	ssat	r3, #16, r3
 800aeb4:	f821 3f02 	strh.w	r3, [r1, #2]!
 800aeb8:	9b05      	ldr	r3, [sp, #20]
 800aeba:	9102      	str	r1, [sp, #8]
 800aebc:	4283      	cmp	r3, r0
 800aebe:	4616      	mov	r6, r2
 800aec0:	f47f af47 	bne.w	800ad52 <D80_1CH_HTONS_VOL_HP+0x3e>
 800aec4:	9d07      	ldr	r5, [sp, #28]
 800aec6:	465b      	mov	r3, fp
 800aec8:	61eb      	str	r3, [r5, #28]
 800aeca:	9b01      	ldr	r3, [sp, #4]
 800aecc:	9900      	ldr	r1, [sp, #0]
 800aece:	f8c5 c008 	str.w	ip, [r5, #8]
 800aed2:	e9c5 3204 	strd	r3, r2, [r5, #16]
 800aed6:	9b06      	ldr	r3, [sp, #24]
 800aed8:	60e9      	str	r1, [r5, #12]
 800aeda:	2000      	movs	r0, #0
 800aedc:	61ab      	str	r3, [r5, #24]
 800aede:	b009      	add	sp, #36	@ 0x24
 800aee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee4:	4632      	mov	r2, r6
 800aee6:	e7ef      	b.n	800aec8 <D80_1CH_HTONS_VOL_HP+0x1b4>
 800aee8:	20000130 	.word	0x20000130
 800aeec:	002d0024 	.word	0x002d0024
 800aef0:	001c0015 	.word	0x001c0015
 800aef4:	000f000a 	.word	0x000f000a
 800aef8:	00060003 	.word	0x00060003
 800aefc:	0037003f 	.word	0x0037003f
 800af00:	00450049 	.word	0x00450049
 800af04:	00490045 	.word	0x00490045
 800af08:	003f0037 	.word	0x003f0037
 800af0c:	00030006 	.word	0x00030006
 800af10:	000a000f 	.word	0x000a000f
 800af14:	0015001c 	.word	0x0015001c
 800af18:	0024002d 	.word	0x0024002d

0800af1c <D128_1CH_HTONS_VOL_HP>:
 800af1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af20:	b093      	sub	sp, #76	@ 0x4c
 800af22:	6914      	ldr	r4, [r2, #16]
 800af24:	9404      	str	r4, [sp, #16]
 800af26:	6954      	ldr	r4, [r2, #20]
 800af28:	9406      	str	r4, [sp, #24]
 800af2a:	6994      	ldr	r4, [r2, #24]
 800af2c:	9410      	str	r4, [sp, #64]	@ 0x40
 800af2e:	6894      	ldr	r4, [r2, #8]
 800af30:	8cd3      	ldrh	r3, [r2, #38]	@ 0x26
 800af32:	9403      	str	r4, [sp, #12]
 800af34:	68d4      	ldr	r4, [r2, #12]
 800af36:	9211      	str	r2, [sp, #68]	@ 0x44
 800af38:	69d6      	ldr	r6, [r2, #28]
 800af3a:	9402      	str	r4, [sp, #8]
 800af3c:	6b14      	ldr	r4, [r2, #48]	@ 0x30
 800af3e:	6a12      	ldr	r2, [r2, #32]
 800af40:	940d      	str	r4, [sp, #52]	@ 0x34
 800af42:	920e      	str	r2, [sp, #56]	@ 0x38
 800af44:	2b00      	cmp	r3, #0
 800af46:	f000 814a 	beq.w	800b1de <D128_1CH_HTONS_VOL_HP+0x2c2>
 800af4a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800af4e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800af50:	f8df 82c8 	ldr.w	r8, [pc, #712]	@ 800b21c <D128_1CH_HTONS_VOL_HP+0x300>
 800af54:	9107      	str	r1, [sp, #28]
 800af56:	f100 0310 	add.w	r3, r0, #16
 800af5a:	469b      	mov	fp, r3
 800af5c:	9605      	str	r6, [sp, #20]
 800af5e:	e95b 1204 	ldrd	r1, r2, [fp, #-16]
 800af62:	e95b 3002 	ldrd	r3, r0, [fp, #-8]
 800af66:	ba49      	rev16	r1, r1
 800af68:	ba52      	rev16	r2, r2
 800af6a:	ba5b      	rev16	r3, r3
 800af6c:	fa90 fa90 	rev16.w	sl, r0
 800af70:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800af74:	b2cc      	uxtb	r4, r1
 800af76:	9e05      	ldr	r6, [sp, #20]
 800af78:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800af7c:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800af80:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800af84:	0e09      	lsrs	r1, r1, #24
 800af86:	4426      	add	r6, r4
 800af88:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800af8c:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800af90:	b2d0      	uxtb	r0, r2
 800af92:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800af96:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800af9a:	f858 c020 	ldr.w	ip, [r8, r0, lsl #2]
 800af9e:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800afa2:	eb04 2495 	add.w	r4, r4, r5, lsr #10
 800afa6:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800afaa:	0e12      	lsrs	r2, r2, #24
 800afac:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 800afb0:	9401      	str	r4, [sp, #4]
 800afb2:	eb0c 2997 	add.w	r9, ip, r7, lsr #10
 800afb6:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800afba:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800afbe:	9705      	str	r7, [sp, #20]
 800afc0:	b2da      	uxtb	r2, r3
 800afc2:	eb01 2199 	add.w	r1, r1, r9, lsr #10
 800afc6:	eb00 2e91 	add.w	lr, r0, r1, lsr #10
 800afca:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800afce:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800afd2:	eb00 2c94 	add.w	ip, r0, r4, lsr #10
 800afd6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800afda:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800afde:	0e1b      	lsrs	r3, r3, #24
 800afe0:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800afe4:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800afe8:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800afec:	fa5f f38a 	uxtb.w	r3, sl
 800aff0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800aff4:	960a      	str	r6, [sp, #40]	@ 0x28
 800aff6:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800affa:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800affe:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b002:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800b006:	950b      	str	r5, [sp, #44]	@ 0x2c
 800b008:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800b00c:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800b010:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800b014:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800b018:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800b01c:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800b020:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800b024:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800b028:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800b02c:	9308      	str	r3, [sp, #32]
 800b02e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b032:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800b036:	920c      	str	r2, [sp, #48]	@ 0x30
 800b038:	9b01      	ldr	r3, [sp, #4]
 800b03a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b03c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800b040:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800b044:	f8cd a024 	str.w	sl, [sp, #36]	@ 0x24
 800b048:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800b04c:	9b05      	ldr	r3, [sp, #20]
 800b04e:	f8cd 9014 	str.w	r9, [sp, #20]
 800b052:	4691      	mov	r9, r2
 800b054:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b056:	f8cd a004 	str.w	sl, [sp, #4]
 800b05a:	ea49 4902 	orr.w	r9, r9, r2, lsl #16
 800b05e:	9a01      	ldr	r2, [sp, #4]
 800b060:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800b064:	ea4a 4a02 	orr.w	sl, sl, r2, lsl #16
 800b068:	9b08      	ldr	r3, [sp, #32]
 800b06a:	9a05      	ldr	r2, [sp, #20]
 800b06c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b070:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b074:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b076:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b07a:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800b07e:	9201      	str	r2, [sp, #4]
 800b080:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b082:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b086:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b08a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b08e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b092:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b096:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800b09a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b09e:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800b0a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b0a6:	0a92      	lsrs	r2, r2, #10
 800b0a8:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
 800b0ac:	9205      	str	r2, [sp, #20]
 800b0ae:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800b0b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800b0b6:	4d4b      	ldr	r5, [pc, #300]	@ (800b1e4 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800b0b8:	9a02      	ldr	r2, [sp, #8]
 800b0ba:	fb29 2505 	smlad	r5, r9, r5, r2
 800b0be:	4a4a      	ldr	r2, [pc, #296]	@ (800b1e8 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800b0c0:	fb2a 5502 	smlad	r5, sl, r2, r5
 800b0c4:	4a49      	ldr	r2, [pc, #292]	@ (800b1ec <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800b0c6:	fb21 5502 	smlad	r5, r1, r2, r5
 800b0ca:	4a49      	ldr	r2, [pc, #292]	@ (800b1f0 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800b0cc:	fb24 5502 	smlad	r5, r4, r2, r5
 800b0d0:	4a48      	ldr	r2, [pc, #288]	@ (800b1f4 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800b0d2:	9e01      	ldr	r6, [sp, #4]
 800b0d4:	fb26 5502 	smlad	r5, r6, r2, r5
 800b0d8:	4a47      	ldr	r2, [pc, #284]	@ (800b1f8 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800b0da:	fb20 5502 	smlad	r5, r0, r2, r5
 800b0de:	4a47      	ldr	r2, [pc, #284]	@ (800b1fc <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800b0e0:	fb23 5502 	smlad	r5, r3, r2, r5
 800b0e4:	f44f 3c80 	mov.w	ip, #65536	@ 0x10000
 800b0e8:	fb27 520c 	smlad	r2, r7, ip, r5
 800b0ec:	4616      	mov	r6, r2
 800b0ee:	9d03      	ldr	r5, [sp, #12]
 800b0f0:	4a43      	ldr	r2, [pc, #268]	@ (800b200 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800b0f2:	fb29 5c02 	smlad	ip, r9, r2, r5
 800b0f6:	4a43      	ldr	r2, [pc, #268]	@ (800b204 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800b0f8:	fb2a ce02 	smlad	lr, sl, r2, ip
 800b0fc:	f8df c120 	ldr.w	ip, [pc, #288]	@ 800b220 <D128_1CH_HTONS_VOL_HP+0x304>
 800b100:	fb21 ec0c 	smlad	ip, r1, ip, lr
 800b104:	f8df e11c 	ldr.w	lr, [pc, #284]	@ 800b224 <D128_1CH_HTONS_VOL_HP+0x308>
 800b108:	fb24 cc0e 	smlad	ip, r4, lr, ip
 800b10c:	f8df e118 	ldr.w	lr, [pc, #280]	@ 800b228 <D128_1CH_HTONS_VOL_HP+0x30c>
 800b110:	9d01      	ldr	r5, [sp, #4]
 800b112:	fb25 ce0e 	smlad	lr, r5, lr, ip
 800b116:	f8df c114 	ldr.w	ip, [pc, #276]	@ 800b22c <D128_1CH_HTONS_VOL_HP+0x310>
 800b11a:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800b11e:	f8df c110 	ldr.w	ip, [pc, #272]	@ 800b230 <D128_1CH_HTONS_VOL_HP+0x314>
 800b122:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800b126:	f8df e10c 	ldr.w	lr, [pc, #268]	@ 800b234 <D128_1CH_HTONS_VOL_HP+0x318>
 800b12a:	fb27 c20e 	smlad	r2, r7, lr, ip
 800b12e:	f04f 0c01 	mov.w	ip, #1
 800b132:	9202      	str	r2, [sp, #8]
 800b134:	fb29 fc0c 	smuad	ip, r9, ip
 800b138:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 800b238 <D128_1CH_HTONS_VOL_HP+0x31c>
 800b13c:	fb2a ca09 	smlad	sl, sl, r9, ip
 800b140:	f8df 90f8 	ldr.w	r9, [pc, #248]	@ 800b23c <D128_1CH_HTONS_VOL_HP+0x320>
 800b144:	fb21 a909 	smlad	r9, r1, r9, sl
 800b148:	492f      	ldr	r1, [pc, #188]	@ (800b208 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800b14a:	fb24 9901 	smlad	r9, r4, r1, r9
 800b14e:	492f      	ldr	r1, [pc, #188]	@ (800b20c <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800b150:	fb25 9901 	smlad	r9, r5, r1, r9
 800b154:	492e      	ldr	r1, [pc, #184]	@ (800b210 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800b156:	fb20 9901 	smlad	r9, r0, r1, r9
 800b15a:	492e      	ldr	r1, [pc, #184]	@ (800b214 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800b15c:	fb23 9301 	smlad	r3, r3, r1, r9
 800b160:	482d      	ldr	r0, [pc, #180]	@ (800b218 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800b162:	fb27 3300 	smlad	r3, r7, r0, r3
 800b166:	9303      	str	r3, [sp, #12]
 800b168:	9b04      	ldr	r3, [sp, #16]
 800b16a:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 800b16c:	f5a6 1580 	sub.w	r5, r6, #1048576	@ 0x100000
 800b170:	442b      	add	r3, r5
 800b172:	461a      	mov	r2, r3
 800b174:	9b06      	ldr	r3, [sp, #24]
 800b176:	9506      	str	r5, [sp, #24]
 800b178:	1ad2      	subs	r2, r2, r3
 800b17a:	17d1      	asrs	r1, r2, #31
 800b17c:	fba2 2304 	umull	r2, r3, r2, r4
 800b180:	fb04 3301 	mla	r3, r4, r1, r3
 800b184:	f112 4900 	adds.w	r9, r2, #2147483648	@ 0x80000000
 800b188:	f143 0a00 	adc.w	sl, r3, #0
 800b18c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b18e:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800b192:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b196:	2100      	movs	r1, #0
 800b198:	fbc3 0102 	smlal	r0, r1, r3, r2
 800b19c:	9b07      	ldr	r3, [sp, #28]
 800b19e:	108a      	asrs	r2, r1, #2
 800b1a0:	f302 020f 	ssat	r2, #16, r2
 800b1a4:	f823 2b02 	strh.w	r2, [r3], #2
 800b1a8:	ea4f 024a 	mov.w	r2, sl, lsl #1
 800b1ac:	9204      	str	r2, [sp, #16]
 800b1ae:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b1b0:	9307      	str	r3, [sp, #28]
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	f10b 0b10 	add.w	fp, fp, #16
 800b1b8:	f47f aed1 	bne.w	800af5e <D128_1CH_HTONS_VOL_HP+0x42>
 800b1bc:	9e05      	ldr	r6, [sp, #20]
 800b1be:	4629      	mov	r1, r5
 800b1c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1c2:	9803      	ldr	r0, [sp, #12]
 800b1c4:	6098      	str	r0, [r3, #8]
 800b1c6:	9802      	ldr	r0, [sp, #8]
 800b1c8:	60d8      	str	r0, [r3, #12]
 800b1ca:	9804      	ldr	r0, [sp, #16]
 800b1cc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b1ce:	61de      	str	r6, [r3, #28]
 800b1d0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b1d4:	2000      	movs	r0, #0
 800b1d6:	619a      	str	r2, [r3, #24]
 800b1d8:	b013      	add	sp, #76	@ 0x4c
 800b1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1de:	9906      	ldr	r1, [sp, #24]
 800b1e0:	e7ee      	b.n	800b1c0 <D128_1CH_HTONS_VOL_HP+0x2a4>
 800b1e2:	bf00      	nop
 800b1e4:	00780069 	.word	0x00780069
 800b1e8:	005b004e 	.word	0x005b004e
 800b1ec:	00420037 	.word	0x00420037
 800b1f0:	002d0024 	.word	0x002d0024
 800b1f4:	001c0015 	.word	0x001c0015
 800b1f8:	000f000a 	.word	0x000f000a
 800b1fc:	00060003 	.word	0x00060003
 800b200:	00880096 	.word	0x00880096
 800b204:	00a200ac 	.word	0x00a200ac
 800b208:	0015001c 	.word	0x0015001c
 800b20c:	0024002d 	.word	0x0024002d
 800b210:	00370042 	.word	0x00370042
 800b214:	004e005b 	.word	0x004e005b
 800b218:	00690078 	.word	0x00690078
 800b21c:	20000130 	.word	0x20000130
 800b220:	00b400ba 	.word	0x00b400ba
 800b224:	00be00c0 	.word	0x00be00c0
 800b228:	00c000be 	.word	0x00c000be
 800b22c:	00ba00b4 	.word	0x00ba00b4
 800b230:	00ac00a2 	.word	0x00ac00a2
 800b234:	00960088 	.word	0x00960088
 800b238:	00030006 	.word	0x00030006
 800b23c:	000a000f 	.word	0x000a000f

0800b240 <PDM_Filter_Init>:
 800b240:	4a59      	ldr	r2, [pc, #356]	@ (800b3a8 <PDM_Filter_Init+0x168>)
 800b242:	495a      	ldr	r1, [pc, #360]	@ (800b3ac <PDM_Filter_Init+0x16c>)
 800b244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b246:	6813      	ldr	r3, [r2, #0]
 800b248:	f023 0301 	bic.w	r3, r3, #1
 800b24c:	6013      	str	r3, [r2, #0]
 800b24e:	680b      	ldr	r3, [r1, #0]
 800b250:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 800b254:	4013      	ands	r3, r2
 800b256:	f24c 2540 	movw	r5, #49728	@ 0xc240
 800b25a:	42ab      	cmp	r3, r5
 800b25c:	4604      	mov	r4, r0
 800b25e:	d044      	beq.n	800b2ea <PDM_Filter_Init+0xaa>
 800b260:	680b      	ldr	r3, [r1, #0]
 800b262:	f24c 2170 	movw	r1, #49776	@ 0xc270
 800b266:	401a      	ands	r2, r3
 800b268:	428a      	cmp	r2, r1
 800b26a:	d03e      	beq.n	800b2ea <PDM_Filter_Init+0xaa>
 800b26c:	4b50      	ldr	r3, [pc, #320]	@ (800b3b0 <PDM_Filter_Init+0x170>)
 800b26e:	2201      	movs	r2, #1
 800b270:	601a      	str	r2, [r3, #0]
 800b272:	6819      	ldr	r1, [r3, #0]
 800b274:	2900      	cmp	r1, #0
 800b276:	d1fc      	bne.n	800b272 <PDM_Filter_Init+0x32>
 800b278:	4b4e      	ldr	r3, [pc, #312]	@ (800b3b4 <PDM_Filter_Init+0x174>)
 800b27a:	4a4f      	ldr	r2, [pc, #316]	@ (800b3b8 <PDM_Filter_Init+0x178>)
 800b27c:	601a      	str	r2, [r3, #0]
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	4b4e      	ldr	r3, [pc, #312]	@ (800b3bc <PDM_Filter_Init+0x17c>)
 800b282:	429a      	cmp	r2, r3
 800b284:	f104 000c 	add.w	r0, r4, #12
 800b288:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800b28c:	d047      	beq.n	800b31e <PDM_Filter_Init+0xde>
 800b28e:	f000 f9c7 	bl	800b620 <memset>
 800b292:	2300      	movs	r3, #0
 800b294:	6463      	str	r3, [r4, #68]	@ 0x44
 800b296:	8820      	ldrh	r0, [r4, #0]
 800b298:	8963      	ldrh	r3, [r4, #10]
 800b29a:	8922      	ldrh	r2, [r4, #8]
 800b29c:	86a3      	strh	r3, [r4, #52]	@ 0x34
 800b29e:	2801      	cmp	r0, #1
 800b2a0:	f04f 0300 	mov.w	r3, #0
 800b2a4:	61a3      	str	r3, [r4, #24]
 800b2a6:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800b2aa:	60e3      	str	r3, [r4, #12]
 800b2ac:	6263      	str	r3, [r4, #36]	@ 0x24
 800b2ae:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800b2b2:	6423      	str	r3, [r4, #64]	@ 0x40
 800b2b4:	86e2      	strh	r2, [r4, #54]	@ 0x36
 800b2b6:	d93a      	bls.n	800b32e <PDM_Filter_Init+0xee>
 800b2b8:	2003      	movs	r0, #3
 800b2ba:	2302      	movs	r3, #2
 800b2bc:	8862      	ldrh	r2, [r4, #2]
 800b2be:	2a01      	cmp	r2, #1
 800b2c0:	d932      	bls.n	800b328 <PDM_Filter_Init+0xe8>
 800b2c2:	2140      	movs	r1, #64	@ 0x40
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800b2c8:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 800b2cc:	6862      	ldr	r2, [r4, #4]
 800b2ce:	bf04      	itt	eq
 800b2d0:	6421      	streq	r1, [r4, #64]	@ 0x40
 800b2d2:	460b      	moveq	r3, r1
 800b2d4:	b11a      	cbz	r2, 800b2de <PDM_Filter_Init+0x9e>
 800b2d6:	f043 0310 	orr.w	r3, r3, #16
 800b2da:	6423      	str	r3, [r4, #64]	@ 0x40
 800b2dc:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800b2de:	2200      	movs	r2, #0
 800b2e0:	8722      	strh	r2, [r4, #56]	@ 0x38
 800b2e2:	b908      	cbnz	r0, 800b2e8 <PDM_Filter_Init+0xa8>
 800b2e4:	3380      	adds	r3, #128	@ 0x80
 800b2e6:	6423      	str	r3, [r4, #64]	@ 0x40
 800b2e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2ea:	4b35      	ldr	r3, [pc, #212]	@ (800b3c0 <PDM_Filter_Init+0x180>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d1bc      	bne.n	800b26c <PDM_Filter_Init+0x2c>
 800b2f2:	4a34      	ldr	r2, [pc, #208]	@ (800b3c4 <PDM_Filter_Init+0x184>)
 800b2f4:	6813      	ldr	r3, [r2, #0]
 800b2f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b2fa:	f5b3 6f8a 	cmp.w	r3, #1104	@ 0x450
 800b2fe:	d006      	beq.n	800b30e <PDM_Filter_Init+0xce>
 800b300:	6813      	ldr	r3, [r2, #0]
 800b302:	f240 4283 	movw	r2, #1155	@ 0x483
 800b306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d1ae      	bne.n	800b26c <PDM_Filter_Init+0x2c>
 800b30e:	4b2e      	ldr	r3, [pc, #184]	@ (800b3c8 <PDM_Filter_Init+0x188>)
 800b310:	2201      	movs	r2, #1
 800b312:	601a      	str	r2, [r3, #0]
 800b314:	6819      	ldr	r1, [r3, #0]
 800b316:	2900      	cmp	r1, #0
 800b318:	d1fc      	bne.n	800b314 <PDM_Filter_Init+0xd4>
 800b31a:	4b2c      	ldr	r3, [pc, #176]	@ (800b3cc <PDM_Filter_Init+0x18c>)
 800b31c:	e7ad      	b.n	800b27a <PDM_Filter_Init+0x3a>
 800b31e:	f000 f97f 	bl	800b620 <memset>
 800b322:	4b26      	ldr	r3, [pc, #152]	@ (800b3bc <PDM_Filter_Init+0x17c>)
 800b324:	6463      	str	r3, [r4, #68]	@ 0x44
 800b326:	e7b6      	b.n	800b296 <PDM_Filter_Init+0x56>
 800b328:	d038      	beq.n	800b39c <PDM_Filter_Init+0x15c>
 800b32a:	4618      	mov	r0, r3
 800b32c:	e7c9      	b.n	800b2c2 <PDM_Filter_Init+0x82>
 800b32e:	4d28      	ldr	r5, [pc, #160]	@ (800b3d0 <PDM_Filter_Init+0x190>)
 800b330:	782a      	ldrb	r2, [r5, #0]
 800b332:	d01a      	beq.n	800b36a <PDM_Filter_Init+0x12a>
 800b334:	2a01      	cmp	r2, #1
 800b336:	d001      	beq.n	800b33c <PDM_Filter_Init+0xfc>
 800b338:	2001      	movs	r0, #1
 800b33a:	e7bf      	b.n	800b2bc <PDM_Filter_Init+0x7c>
 800b33c:	4925      	ldr	r1, [pc, #148]	@ (800b3d4 <PDM_Filter_Init+0x194>)
 800b33e:	f8df c09c 	ldr.w	ip, [pc, #156]	@ 800b3dc <PDM_Filter_Init+0x19c>
 800b342:	4f25      	ldr	r7, [pc, #148]	@ (800b3d8 <PDM_Filter_Init+0x198>)
 800b344:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800b348:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800b34c:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800b350:	ea02 0007 	and.w	r0, r2, r7
 800b354:	4303      	orrs	r3, r0
 800b356:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800b35a:	4413      	add	r3, r2
 800b35c:	428e      	cmp	r6, r1
 800b35e:	600b      	str	r3, [r1, #0]
 800b360:	d1f2      	bne.n	800b348 <PDM_Filter_Init+0x108>
 800b362:	2300      	movs	r3, #0
 800b364:	702b      	strb	r3, [r5, #0]
 800b366:	2001      	movs	r0, #1
 800b368:	e7a8      	b.n	800b2bc <PDM_Filter_Init+0x7c>
 800b36a:	2a00      	cmp	r2, #0
 800b36c:	d1a6      	bne.n	800b2bc <PDM_Filter_Init+0x7c>
 800b36e:	4919      	ldr	r1, [pc, #100]	@ (800b3d4 <PDM_Filter_Init+0x194>)
 800b370:	f8df c068 	ldr.w	ip, [pc, #104]	@ 800b3dc <PDM_Filter_Init+0x19c>
 800b374:	4f18      	ldr	r7, [pc, #96]	@ (800b3d8 <PDM_Filter_Init+0x198>)
 800b376:	f501 6680 	add.w	r6, r1, #1024	@ 0x400
 800b37a:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800b37e:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800b382:	ea02 0007 	and.w	r0, r2, r7
 800b386:	4303      	orrs	r3, r0
 800b388:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800b38c:	4413      	add	r3, r2
 800b38e:	428e      	cmp	r6, r1
 800b390:	600b      	str	r3, [r1, #0]
 800b392:	d1f2      	bne.n	800b37a <PDM_Filter_Init+0x13a>
 800b394:	2001      	movs	r0, #1
 800b396:	7028      	strb	r0, [r5, #0]
 800b398:	2300      	movs	r3, #0
 800b39a:	e78f      	b.n	800b2bc <PDM_Filter_Init+0x7c>
 800b39c:	2220      	movs	r2, #32
 800b39e:	4618      	mov	r0, r3
 800b3a0:	6422      	str	r2, [r4, #64]	@ 0x40
 800b3a2:	4613      	mov	r3, r2
 800b3a4:	2160      	movs	r1, #96	@ 0x60
 800b3a6:	e78e      	b.n	800b2c6 <PDM_Filter_Init+0x86>
 800b3a8:	e0002000 	.word	0xe0002000
 800b3ac:	e000ed00 	.word	0xe000ed00
 800b3b0:	40023008 	.word	0x40023008
 800b3b4:	40023000 	.word	0x40023000
 800b3b8:	f407a5c2 	.word	0xf407a5c2
 800b3bc:	b5e8b5cd 	.word	0xb5e8b5cd
 800b3c0:	e0042000 	.word	0xe0042000
 800b3c4:	5c001000 	.word	0x5c001000
 800b3c8:	58024c08 	.word	0x58024c08
 800b3cc:	58024c00 	.word	0x58024c00
 800b3d0:	20002e0c 	.word	0x20002e0c
 800b3d4:	2000012c 	.word	0x2000012c
 800b3d8:	000ffc00 	.word	0x000ffc00
 800b3dc:	3ff00000 	.word	0x3ff00000

0800b3e0 <PDM_Filter_setConfig>:
 800b3e0:	4b6d      	ldr	r3, [pc, #436]	@ (800b598 <PDM_Filter_setConfig+0x1b8>)
 800b3e2:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d12f      	bne.n	800b448 <PDM_Filter_setConfig+0x68>
 800b3e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3ea:	880e      	ldrh	r6, [r1, #0]
 800b3ec:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800b3ee:	f9b1 7004 	ldrsh.w	r7, [r1, #4]
 800b3f2:	ed2d 8b02 	vpush	{d8}
 800b3f6:	4604      	mov	r4, r0
 800b3f8:	1e72      	subs	r2, r6, #1
 800b3fa:	460d      	mov	r5, r1
 800b3fc:	2a06      	cmp	r2, #6
 800b3fe:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b402:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	@ 0x38
 800b406:	6421      	str	r1, [r4, #64]	@ 0x40
 800b408:	b083      	sub	sp, #12
 800b40a:	d904      	bls.n	800b416 <PDM_Filter_setConfig+0x36>
 800b40c:	42b8      	cmp	r0, r7
 800b40e:	f000 80bb 	beq.w	800b588 <PDM_Filter_setConfig+0x1a8>
 800b412:	2008      	movs	r0, #8
 800b414:	e01d      	b.n	800b452 <PDM_Filter_setConfig+0x72>
 800b416:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 800b418:	42b2      	cmp	r2, r6
 800b41a:	d070      	beq.n	800b4fe <PDM_Filter_setConfig+0x11e>
 800b41c:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 800b420:	f023 0301 	bic.w	r3, r3, #1
 800b424:	4333      	orrs	r3, r6
 800b426:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800b42a:	6423      	str	r3, [r4, #64]	@ 0x40
 800b42c:	2a70      	cmp	r2, #112	@ 0x70
 800b42e:	f003 030f 	and.w	r3, r3, #15
 800b432:	f103 33ff 	add.w	r3, r3, #4294967295
 800b436:	d067      	beq.n	800b508 <PDM_Filter_setConfig+0x128>
 800b438:	2b06      	cmp	r3, #6
 800b43a:	d809      	bhi.n	800b450 <PDM_Filter_setConfig+0x70>
 800b43c:	e8df f003 	tbb	[pc, r3]
 800b440:	89868380 	.word	0x89868380
 800b444:	8f8c      	.short	0x8f8c
 800b446:	7d          	.byte	0x7d
 800b447:	00          	.byte	0x00
 800b448:	2004      	movs	r0, #4
 800b44a:	4770      	bx	lr
 800b44c:	4b53      	ldr	r3, [pc, #332]	@ (800b59c <PDM_Filter_setConfig+0x1bc>)
 800b44e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b450:	2000      	movs	r0, #0
 800b452:	f117 0f0c 	cmn.w	r7, #12
 800b456:	da0a      	bge.n	800b46e <PDM_Filter_setConfig+0x8e>
 800b458:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 800b45c:	3040      	adds	r0, #64	@ 0x40
 800b45e:	80ab      	strh	r3, [r5, #4]
 800b460:	886b      	ldrh	r3, [r5, #2]
 800b462:	8663      	strh	r3, [r4, #50]	@ 0x32
 800b464:	8626      	strh	r6, [r4, #48]	@ 0x30
 800b466:	b003      	add	sp, #12
 800b468:	ecbd 8b02 	vpop	{d8}
 800b46c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b46e:	2f33      	cmp	r7, #51	@ 0x33
 800b470:	dc41      	bgt.n	800b4f6 <PDM_Filter_setConfig+0x116>
 800b472:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b474:	f003 030f 	and.w	r3, r3, #15
 800b478:	3b01      	subs	r3, #1
 800b47a:	2b06      	cmp	r3, #6
 800b47c:	d858      	bhi.n	800b530 <PDM_Filter_setConfig+0x150>
 800b47e:	4948      	ldr	r1, [pc, #288]	@ (800b5a0 <PDM_Filter_setConfig+0x1c0>)
 800b480:	4a48      	ldr	r2, [pc, #288]	@ (800b5a4 <PDM_Filter_setConfig+0x1c4>)
 800b482:	eddf 0a49 	vldr	s1, [pc, #292]	@ 800b5a8 <PDM_Filter_setConfig+0x1c8>
 800b486:	9001      	str	r0, [sp, #4]
 800b488:	009b      	lsls	r3, r3, #2
 800b48a:	4419      	add	r1, r3
 800b48c:	edd1 7a00 	vldr	s15, [r1]
 800b490:	4413      	add	r3, r2
 800b492:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800b496:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800b49a:	ed93 8a00 	vldr	s16, [r3]
 800b49e:	f000 f8f1 	bl	800b684 <powf>
 800b4a2:	9801      	ldr	r0, [sp, #4]
 800b4a4:	eef0 8a40 	vmov.f32	s17, s0
 800b4a8:	ee07 7a10 	vmov	s14, r7
 800b4ac:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800b5ac <PDM_Filter_setConfig+0x1cc>
 800b4b0:	9001      	str	r0, [sp, #4]
 800b4b2:	eef8 0ac7 	vcvt.f32.s32	s1, s14
 800b4b6:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800b4ba:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800b4be:	f000 f8e1 	bl	800b684 <powf>
 800b4c2:	ee28 8a28 	vmul.f32	s16, s16, s17
 800b4c6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b4ca:	f000 f93d 	bl	800b748 <roundf>
 800b4ce:	9801      	ldr	r0, [sp, #4]
 800b4d0:	886b      	ldrh	r3, [r5, #2]
 800b4d2:	8663      	strh	r3, [r4, #50]	@ 0x32
 800b4d4:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800b4d8:	8727      	strh	r7, [r4, #56]	@ 0x38
 800b4da:	8626      	strh	r6, [r4, #48]	@ 0x30
 800b4dc:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
 800b4e0:	2800      	cmp	r0, #0
 800b4e2:	d1c0      	bne.n	800b466 <PDM_Filter_setConfig+0x86>
 800b4e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b4e6:	2000      	movs	r0, #0
 800b4e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b4ec:	6423      	str	r3, [r4, #64]	@ 0x40
 800b4ee:	b003      	add	sp, #12
 800b4f0:	ecbd 8b02 	vpop	{d8}
 800b4f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4f6:	2333      	movs	r3, #51	@ 0x33
 800b4f8:	3040      	adds	r0, #64	@ 0x40
 800b4fa:	80ab      	strh	r3, [r5, #4]
 800b4fc:	e7b0      	b.n	800b460 <PDM_Filter_setConfig+0x80>
 800b4fe:	42b8      	cmp	r0, r7
 800b500:	d1a6      	bne.n	800b450 <PDM_Filter_setConfig+0x70>
 800b502:	886b      	ldrh	r3, [r5, #2]
 800b504:	8663      	strh	r3, [r4, #50]	@ 0x32
 800b506:	e7ed      	b.n	800b4e4 <PDM_Filter_setConfig+0x104>
 800b508:	2b06      	cmp	r3, #6
 800b50a:	d8a1      	bhi.n	800b450 <PDM_Filter_setConfig+0x70>
 800b50c:	a201      	add	r2, pc, #4	@ (adr r2, 800b514 <PDM_Filter_setConfig+0x134>)
 800b50e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b512:	bf00      	nop
 800b514:	0800b583 	.word	0x0800b583
 800b518:	0800b57d 	.word	0x0800b57d
 800b51c:	0800b571 	.word	0x0800b571
 800b520:	0800b56b 	.word	0x0800b56b
 800b524:	0800b44d 	.word	0x0800b44d
 800b528:	0800b565 	.word	0x0800b565
 800b52c:	0800b577 	.word	0x0800b577
 800b530:	eddf 8a1f 	vldr	s17, [pc, #124]	@ 800b5b0 <PDM_Filter_setConfig+0x1d0>
 800b534:	ed9f 8a1f 	vldr	s16, [pc, #124]	@ 800b5b4 <PDM_Filter_setConfig+0x1d4>
 800b538:	e7b6      	b.n	800b4a8 <PDM_Filter_setConfig+0xc8>
 800b53a:	4b1f      	ldr	r3, [pc, #124]	@ (800b5b8 <PDM_Filter_setConfig+0x1d8>)
 800b53c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b53e:	e787      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b540:	4b1e      	ldr	r3, [pc, #120]	@ (800b5bc <PDM_Filter_setConfig+0x1dc>)
 800b542:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b544:	e784      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b546:	4b1e      	ldr	r3, [pc, #120]	@ (800b5c0 <PDM_Filter_setConfig+0x1e0>)
 800b548:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b54a:	e781      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b54c:	4b1d      	ldr	r3, [pc, #116]	@ (800b5c4 <PDM_Filter_setConfig+0x1e4>)
 800b54e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b550:	e77e      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b552:	4b1d      	ldr	r3, [pc, #116]	@ (800b5c8 <PDM_Filter_setConfig+0x1e8>)
 800b554:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b556:	e77b      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b558:	4b1c      	ldr	r3, [pc, #112]	@ (800b5cc <PDM_Filter_setConfig+0x1ec>)
 800b55a:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b55c:	e778      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b55e:	4b1c      	ldr	r3, [pc, #112]	@ (800b5d0 <PDM_Filter_setConfig+0x1f0>)
 800b560:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b562:	e775      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b564:	4b1b      	ldr	r3, [pc, #108]	@ (800b5d4 <PDM_Filter_setConfig+0x1f4>)
 800b566:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b568:	e772      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b56a:	4b1b      	ldr	r3, [pc, #108]	@ (800b5d8 <PDM_Filter_setConfig+0x1f8>)
 800b56c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b56e:	e76f      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b570:	4b1a      	ldr	r3, [pc, #104]	@ (800b5dc <PDM_Filter_setConfig+0x1fc>)
 800b572:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b574:	e76c      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b576:	4b1a      	ldr	r3, [pc, #104]	@ (800b5e0 <PDM_Filter_setConfig+0x200>)
 800b578:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b57a:	e769      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b57c:	4b19      	ldr	r3, [pc, #100]	@ (800b5e4 <PDM_Filter_setConfig+0x204>)
 800b57e:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b580:	e766      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b582:	4b19      	ldr	r3, [pc, #100]	@ (800b5e8 <PDM_Filter_setConfig+0x208>)
 800b584:	64a3      	str	r3, [r4, #72]	@ 0x48
 800b586:	e763      	b.n	800b450 <PDM_Filter_setConfig+0x70>
 800b588:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 800b58a:	42b3      	cmp	r3, r6
 800b58c:	f47f af41 	bne.w	800b412 <PDM_Filter_setConfig+0x32>
 800b590:	886b      	ldrh	r3, [r5, #2]
 800b592:	8663      	strh	r3, [r4, #50]	@ 0x32
 800b594:	2008      	movs	r0, #8
 800b596:	e766      	b.n	800b466 <PDM_Filter_setConfig+0x86>
 800b598:	b5e8b5cd 	.word	0xb5e8b5cd
 800b59c:	0800a6c1 	.word	0x0800a6c1
 800b5a0:	0800bedc 	.word	0x0800bedc
 800b5a4:	0800bef8 	.word	0x0800bef8
 800b5a8:	42000000 	.word	0x42000000
 800b5ac:	3d4ccccd 	.word	0x3d4ccccd
 800b5b0:	4f800000 	.word	0x4f800000
 800b5b4:	00000000 	.word	0x00000000
 800b5b8:	08009ac1 	.word	0x08009ac1
 800b5bc:	08009c49 	.word	0x08009c49
 800b5c0:	08009e31 	.word	0x08009e31
 800b5c4:	0800a04d 	.word	0x0800a04d
 800b5c8:	0800a2e1 	.word	0x0800a2e1
 800b5cc:	08009821 	.word	0x08009821
 800b5d0:	08009939 	.word	0x08009939
 800b5d4:	0800a7a9 	.word	0x0800a7a9
 800b5d8:	0800af1d 	.word	0x0800af1d
 800b5dc:	0800ad15 	.word	0x0800ad15
 800b5e0:	0800a8ed 	.word	0x0800a8ed
 800b5e4:	0800ab75 	.word	0x0800ab75
 800b5e8:	0800aa09 	.word	0x0800aa09

0800b5ec <PDM_Filter>:
 800b5ec:	b410      	push	{r4}
 800b5ee:	4b0b      	ldr	r3, [pc, #44]	@ (800b61c <PDM_Filter+0x30>)
 800b5f0:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 800b5f2:	429c      	cmp	r4, r3
 800b5f4:	d107      	bne.n	800b606 <PDM_Filter+0x1a>
 800b5f6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800b5f8:	05dc      	lsls	r4, r3, #23
 800b5fa:	d508      	bpl.n	800b60e <PDM_Filter+0x22>
 800b5fc:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 800b5fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b602:	320c      	adds	r2, #12
 800b604:	4718      	bx	r3
 800b606:	2004      	movs	r0, #4
 800b608:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b60c:	4770      	bx	lr
 800b60e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b612:	bf14      	ite	ne
 800b614:	2020      	movne	r0, #32
 800b616:	2030      	moveq	r0, #48	@ 0x30
 800b618:	e7f6      	b.n	800b608 <PDM_Filter+0x1c>
 800b61a:	bf00      	nop
 800b61c:	b5e8b5cd 	.word	0xb5e8b5cd

0800b620 <memset>:
 800b620:	4402      	add	r2, r0
 800b622:	4603      	mov	r3, r0
 800b624:	4293      	cmp	r3, r2
 800b626:	d100      	bne.n	800b62a <memset+0xa>
 800b628:	4770      	bx	lr
 800b62a:	f803 1b01 	strb.w	r1, [r3], #1
 800b62e:	e7f9      	b.n	800b624 <memset+0x4>

0800b630 <__errno>:
 800b630:	4b01      	ldr	r3, [pc, #4]	@ (800b638 <__errno+0x8>)
 800b632:	6818      	ldr	r0, [r3, #0]
 800b634:	4770      	bx	lr
 800b636:	bf00      	nop
 800b638:	20000530 	.word	0x20000530

0800b63c <__libc_init_array>:
 800b63c:	b570      	push	{r4, r5, r6, lr}
 800b63e:	4d0d      	ldr	r5, [pc, #52]	@ (800b674 <__libc_init_array+0x38>)
 800b640:	4c0d      	ldr	r4, [pc, #52]	@ (800b678 <__libc_init_array+0x3c>)
 800b642:	1b64      	subs	r4, r4, r5
 800b644:	10a4      	asrs	r4, r4, #2
 800b646:	2600      	movs	r6, #0
 800b648:	42a6      	cmp	r6, r4
 800b64a:	d109      	bne.n	800b660 <__libc_init_array+0x24>
 800b64c:	4d0b      	ldr	r5, [pc, #44]	@ (800b67c <__libc_init_array+0x40>)
 800b64e:	4c0c      	ldr	r4, [pc, #48]	@ (800b680 <__libc_init_array+0x44>)
 800b650:	f000 fc04 	bl	800be5c <_init>
 800b654:	1b64      	subs	r4, r4, r5
 800b656:	10a4      	asrs	r4, r4, #2
 800b658:	2600      	movs	r6, #0
 800b65a:	42a6      	cmp	r6, r4
 800b65c:	d105      	bne.n	800b66a <__libc_init_array+0x2e>
 800b65e:	bd70      	pop	{r4, r5, r6, pc}
 800b660:	f855 3b04 	ldr.w	r3, [r5], #4
 800b664:	4798      	blx	r3
 800b666:	3601      	adds	r6, #1
 800b668:	e7ee      	b.n	800b648 <__libc_init_array+0xc>
 800b66a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b66e:	4798      	blx	r3
 800b670:	3601      	adds	r6, #1
 800b672:	e7f2      	b.n	800b65a <__libc_init_array+0x1e>
 800b674:	0800bf34 	.word	0x0800bf34
 800b678:	0800bf34 	.word	0x0800bf34
 800b67c:	0800bf34 	.word	0x0800bf34
 800b680:	0800bf38 	.word	0x0800bf38

0800b684 <powf>:
 800b684:	b508      	push	{r3, lr}
 800b686:	ed2d 8b04 	vpush	{d8-d9}
 800b68a:	eeb0 8a60 	vmov.f32	s16, s1
 800b68e:	eeb0 9a40 	vmov.f32	s18, s0
 800b692:	f000 f87d 	bl	800b790 <__ieee754_powf>
 800b696:	eeb4 8a48 	vcmp.f32	s16, s16
 800b69a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b69e:	eef0 8a40 	vmov.f32	s17, s0
 800b6a2:	d63e      	bvs.n	800b722 <powf+0x9e>
 800b6a4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800b6a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ac:	d112      	bne.n	800b6d4 <powf+0x50>
 800b6ae:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800b6b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6b6:	d039      	beq.n	800b72c <powf+0xa8>
 800b6b8:	eeb0 0a48 	vmov.f32	s0, s16
 800b6bc:	f000 f839 	bl	800b732 <finitef>
 800b6c0:	b378      	cbz	r0, 800b722 <powf+0x9e>
 800b6c2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6ca:	d52a      	bpl.n	800b722 <powf+0x9e>
 800b6cc:	f7ff ffb0 	bl	800b630 <__errno>
 800b6d0:	2322      	movs	r3, #34	@ 0x22
 800b6d2:	e014      	b.n	800b6fe <powf+0x7a>
 800b6d4:	f000 f82d 	bl	800b732 <finitef>
 800b6d8:	b998      	cbnz	r0, 800b702 <powf+0x7e>
 800b6da:	eeb0 0a49 	vmov.f32	s0, s18
 800b6de:	f000 f828 	bl	800b732 <finitef>
 800b6e2:	b170      	cbz	r0, 800b702 <powf+0x7e>
 800b6e4:	eeb0 0a48 	vmov.f32	s0, s16
 800b6e8:	f000 f823 	bl	800b732 <finitef>
 800b6ec:	b148      	cbz	r0, 800b702 <powf+0x7e>
 800b6ee:	eef4 8a68 	vcmp.f32	s17, s17
 800b6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6f6:	d7e9      	bvc.n	800b6cc <powf+0x48>
 800b6f8:	f7ff ff9a 	bl	800b630 <__errno>
 800b6fc:	2321      	movs	r3, #33	@ 0x21
 800b6fe:	6003      	str	r3, [r0, #0]
 800b700:	e00f      	b.n	800b722 <powf+0x9e>
 800b702:	eef5 8a40 	vcmp.f32	s17, #0.0
 800b706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b70a:	d10a      	bne.n	800b722 <powf+0x9e>
 800b70c:	eeb0 0a49 	vmov.f32	s0, s18
 800b710:	f000 f80f 	bl	800b732 <finitef>
 800b714:	b128      	cbz	r0, 800b722 <powf+0x9e>
 800b716:	eeb0 0a48 	vmov.f32	s0, s16
 800b71a:	f000 f80a 	bl	800b732 <finitef>
 800b71e:	2800      	cmp	r0, #0
 800b720:	d1d4      	bne.n	800b6cc <powf+0x48>
 800b722:	eeb0 0a68 	vmov.f32	s0, s17
 800b726:	ecbd 8b04 	vpop	{d8-d9}
 800b72a:	bd08      	pop	{r3, pc}
 800b72c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800b730:	e7f7      	b.n	800b722 <powf+0x9e>

0800b732 <finitef>:
 800b732:	ee10 3a10 	vmov	r3, s0
 800b736:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800b73a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800b73e:	bfac      	ite	ge
 800b740:	2000      	movge	r0, #0
 800b742:	2001      	movlt	r0, #1
 800b744:	4770      	bx	lr
	...

0800b748 <roundf>:
 800b748:	ee10 0a10 	vmov	r0, s0
 800b74c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800b750:	3a7f      	subs	r2, #127	@ 0x7f
 800b752:	2a16      	cmp	r2, #22
 800b754:	dc15      	bgt.n	800b782 <roundf+0x3a>
 800b756:	2a00      	cmp	r2, #0
 800b758:	da08      	bge.n	800b76c <roundf+0x24>
 800b75a:	3201      	adds	r2, #1
 800b75c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800b760:	d101      	bne.n	800b766 <roundf+0x1e>
 800b762:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800b766:	ee00 3a10 	vmov	s0, r3
 800b76a:	4770      	bx	lr
 800b76c:	4907      	ldr	r1, [pc, #28]	@ (800b78c <roundf+0x44>)
 800b76e:	4111      	asrs	r1, r2
 800b770:	4201      	tst	r1, r0
 800b772:	d0fa      	beq.n	800b76a <roundf+0x22>
 800b774:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b778:	4113      	asrs	r3, r2
 800b77a:	4403      	add	r3, r0
 800b77c:	ea23 0301 	bic.w	r3, r3, r1
 800b780:	e7f1      	b.n	800b766 <roundf+0x1e>
 800b782:	2a80      	cmp	r2, #128	@ 0x80
 800b784:	d1f1      	bne.n	800b76a <roundf+0x22>
 800b786:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b78a:	4770      	bx	lr
 800b78c:	007fffff 	.word	0x007fffff

0800b790 <__ieee754_powf>:
 800b790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b794:	ee10 4a90 	vmov	r4, s1
 800b798:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800b79c:	ed2d 8b02 	vpush	{d8}
 800b7a0:	ee10 6a10 	vmov	r6, s0
 800b7a4:	eeb0 8a40 	vmov.f32	s16, s0
 800b7a8:	eef0 8a60 	vmov.f32	s17, s1
 800b7ac:	d10c      	bne.n	800b7c8 <__ieee754_powf+0x38>
 800b7ae:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800b7b2:	0076      	lsls	r6, r6, #1
 800b7b4:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800b7b8:	f240 8274 	bls.w	800bca4 <__ieee754_powf+0x514>
 800b7bc:	ee38 0a28 	vadd.f32	s0, s16, s17
 800b7c0:	ecbd 8b02 	vpop	{d8}
 800b7c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7c8:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800b7cc:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800b7d0:	d802      	bhi.n	800b7d8 <__ieee754_powf+0x48>
 800b7d2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800b7d6:	d908      	bls.n	800b7ea <__ieee754_powf+0x5a>
 800b7d8:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800b7dc:	d1ee      	bne.n	800b7bc <__ieee754_powf+0x2c>
 800b7de:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800b7e2:	0064      	lsls	r4, r4, #1
 800b7e4:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800b7e8:	e7e6      	b.n	800b7b8 <__ieee754_powf+0x28>
 800b7ea:	2e00      	cmp	r6, #0
 800b7ec:	da1f      	bge.n	800b82e <__ieee754_powf+0x9e>
 800b7ee:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800b7f2:	f080 8260 	bcs.w	800bcb6 <__ieee754_powf+0x526>
 800b7f6:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800b7fa:	d32f      	bcc.n	800b85c <__ieee754_powf+0xcc>
 800b7fc:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800b800:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800b804:	fa49 f503 	asr.w	r5, r9, r3
 800b808:	fa05 f303 	lsl.w	r3, r5, r3
 800b80c:	454b      	cmp	r3, r9
 800b80e:	d123      	bne.n	800b858 <__ieee754_powf+0xc8>
 800b810:	f005 0501 	and.w	r5, r5, #1
 800b814:	f1c5 0502 	rsb	r5, r5, #2
 800b818:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800b81c:	d11f      	bne.n	800b85e <__ieee754_powf+0xce>
 800b81e:	2c00      	cmp	r4, #0
 800b820:	f280 8246 	bge.w	800bcb0 <__ieee754_powf+0x520>
 800b824:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b828:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800b82c:	e7c8      	b.n	800b7c0 <__ieee754_powf+0x30>
 800b82e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800b832:	d111      	bne.n	800b858 <__ieee754_powf+0xc8>
 800b834:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800b838:	f000 8234 	beq.w	800bca4 <__ieee754_powf+0x514>
 800b83c:	d906      	bls.n	800b84c <__ieee754_powf+0xbc>
 800b83e:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 800bb54 <__ieee754_powf+0x3c4>
 800b842:	2c00      	cmp	r4, #0
 800b844:	bfa8      	it	ge
 800b846:	eeb0 0a68 	vmovge.f32	s0, s17
 800b84a:	e7b9      	b.n	800b7c0 <__ieee754_powf+0x30>
 800b84c:	2c00      	cmp	r4, #0
 800b84e:	f280 822c 	bge.w	800bcaa <__ieee754_powf+0x51a>
 800b852:	eeb1 0a68 	vneg.f32	s0, s17
 800b856:	e7b3      	b.n	800b7c0 <__ieee754_powf+0x30>
 800b858:	2500      	movs	r5, #0
 800b85a:	e7dd      	b.n	800b818 <__ieee754_powf+0x88>
 800b85c:	2500      	movs	r5, #0
 800b85e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800b862:	d102      	bne.n	800b86a <__ieee754_powf+0xda>
 800b864:	ee28 0a08 	vmul.f32	s0, s16, s16
 800b868:	e7aa      	b.n	800b7c0 <__ieee754_powf+0x30>
 800b86a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800b86e:	f040 8227 	bne.w	800bcc0 <__ieee754_powf+0x530>
 800b872:	2e00      	cmp	r6, #0
 800b874:	f2c0 8224 	blt.w	800bcc0 <__ieee754_powf+0x530>
 800b878:	eeb0 0a48 	vmov.f32	s0, s16
 800b87c:	ecbd 8b02 	vpop	{d8}
 800b880:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b884:	f000 bae6 	b.w	800be54 <__ieee754_sqrtf>
 800b888:	2d01      	cmp	r5, #1
 800b88a:	d199      	bne.n	800b7c0 <__ieee754_powf+0x30>
 800b88c:	eeb1 0a40 	vneg.f32	s0, s0
 800b890:	e796      	b.n	800b7c0 <__ieee754_powf+0x30>
 800b892:	0ff0      	lsrs	r0, r6, #31
 800b894:	3801      	subs	r0, #1
 800b896:	ea55 0300 	orrs.w	r3, r5, r0
 800b89a:	d104      	bne.n	800b8a6 <__ieee754_powf+0x116>
 800b89c:	ee38 8a48 	vsub.f32	s16, s16, s16
 800b8a0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800b8a4:	e78c      	b.n	800b7c0 <__ieee754_powf+0x30>
 800b8a6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800b8aa:	d96d      	bls.n	800b988 <__ieee754_powf+0x1f8>
 800b8ac:	4baa      	ldr	r3, [pc, #680]	@ (800bb58 <__ieee754_powf+0x3c8>)
 800b8ae:	4598      	cmp	r8, r3
 800b8b0:	d808      	bhi.n	800b8c4 <__ieee754_powf+0x134>
 800b8b2:	2c00      	cmp	r4, #0
 800b8b4:	da0b      	bge.n	800b8ce <__ieee754_powf+0x13e>
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	ecbd 8b02 	vpop	{d8}
 800b8bc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8c0:	f000 bac2 	b.w	800be48 <__math_oflowf>
 800b8c4:	4ba5      	ldr	r3, [pc, #660]	@ (800bb5c <__ieee754_powf+0x3cc>)
 800b8c6:	4598      	cmp	r8, r3
 800b8c8:	d908      	bls.n	800b8dc <__ieee754_powf+0x14c>
 800b8ca:	2c00      	cmp	r4, #0
 800b8cc:	dcf3      	bgt.n	800b8b6 <__ieee754_powf+0x126>
 800b8ce:	2000      	movs	r0, #0
 800b8d0:	ecbd 8b02 	vpop	{d8}
 800b8d4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8d8:	f000 bab0 	b.w	800be3c <__math_uflowf>
 800b8dc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b8e0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800b8e4:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 800bb60 <__ieee754_powf+0x3d0>
 800b8e8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800b8ec:	eee0 6a67 	vfms.f32	s13, s0, s15
 800b8f0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800b8f4:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800b8f8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b8fc:	eddf 6a99 	vldr	s13, [pc, #612]	@ 800bb64 <__ieee754_powf+0x3d4>
 800b900:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b904:	eddf 7a98 	vldr	s15, [pc, #608]	@ 800bb68 <__ieee754_powf+0x3d8>
 800b908:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800b90c:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 800bb6c <__ieee754_powf+0x3dc>
 800b910:	eee0 7a07 	vfma.f32	s15, s0, s14
 800b914:	eeb0 7a67 	vmov.f32	s14, s15
 800b918:	eea0 7a26 	vfma.f32	s14, s0, s13
 800b91c:	ee17 3a10 	vmov	r3, s14
 800b920:	f36f 030b 	bfc	r3, #0, #12
 800b924:	ee07 3a10 	vmov	s14, r3
 800b928:	eeb0 6a47 	vmov.f32	s12, s14
 800b92c:	eea0 6a66 	vfms.f32	s12, s0, s13
 800b930:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b934:	3d01      	subs	r5, #1
 800b936:	4305      	orrs	r5, r0
 800b938:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b93c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800b940:	f36f 040b 	bfc	r4, #0, #12
 800b944:	bf18      	it	ne
 800b946:	eeb0 8a66 	vmovne.f32	s16, s13
 800b94a:	ee06 4a90 	vmov	s13, r4
 800b94e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800b952:	ee38 6ae6 	vsub.f32	s12, s17, s13
 800b956:	ee67 7a26 	vmul.f32	s15, s14, s13
 800b95a:	eee6 0a07 	vfma.f32	s1, s12, s14
 800b95e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800b962:	ee17 1a10 	vmov	r1, s14
 800b966:	2900      	cmp	r1, #0
 800b968:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b96c:	f340 80dd 	ble.w	800bb2a <__ieee754_powf+0x39a>
 800b970:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800b974:	f240 80ca 	bls.w	800bb0c <__ieee754_powf+0x37c>
 800b978:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b97c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b980:	bf4c      	ite	mi
 800b982:	2001      	movmi	r0, #1
 800b984:	2000      	movpl	r0, #0
 800b986:	e797      	b.n	800b8b8 <__ieee754_powf+0x128>
 800b988:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800b98c:	bf01      	itttt	eq
 800b98e:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800bb70 <__ieee754_powf+0x3e0>
 800b992:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800b996:	f06f 0317 	mvneq.w	r3, #23
 800b99a:	ee17 7a90 	vmoveq	r7, s15
 800b99e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800b9a2:	bf18      	it	ne
 800b9a4:	2300      	movne	r3, #0
 800b9a6:	3a7f      	subs	r2, #127	@ 0x7f
 800b9a8:	441a      	add	r2, r3
 800b9aa:	4b72      	ldr	r3, [pc, #456]	@ (800bb74 <__ieee754_powf+0x3e4>)
 800b9ac:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800b9b0:	429f      	cmp	r7, r3
 800b9b2:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800b9b6:	dd06      	ble.n	800b9c6 <__ieee754_powf+0x236>
 800b9b8:	4b6f      	ldr	r3, [pc, #444]	@ (800bb78 <__ieee754_powf+0x3e8>)
 800b9ba:	429f      	cmp	r7, r3
 800b9bc:	f340 80a4 	ble.w	800bb08 <__ieee754_powf+0x378>
 800b9c0:	3201      	adds	r2, #1
 800b9c2:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800b9c6:	2600      	movs	r6, #0
 800b9c8:	4b6c      	ldr	r3, [pc, #432]	@ (800bb7c <__ieee754_powf+0x3ec>)
 800b9ca:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800b9ce:	ee07 1a10 	vmov	s14, r1
 800b9d2:	edd3 5a00 	vldr	s11, [r3]
 800b9d6:	4b6a      	ldr	r3, [pc, #424]	@ (800bb80 <__ieee754_powf+0x3f0>)
 800b9d8:	ee75 7a87 	vadd.f32	s15, s11, s14
 800b9dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9e0:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800b9e4:	1049      	asrs	r1, r1, #1
 800b9e6:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800b9ea:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800b9ee:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800b9f2:	ee37 6a65 	vsub.f32	s12, s14, s11
 800b9f6:	ee07 1a90 	vmov	s15, r1
 800b9fa:	ee26 5a24 	vmul.f32	s10, s12, s9
 800b9fe:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800ba02:	ee15 7a10 	vmov	r7, s10
 800ba06:	401f      	ands	r7, r3
 800ba08:	ee06 7a90 	vmov	s13, r7
 800ba0c:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800ba10:	ee37 7a65 	vsub.f32	s14, s14, s11
 800ba14:	ee65 7a05 	vmul.f32	s15, s10, s10
 800ba18:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800ba1c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800bb84 <__ieee754_powf+0x3f4>
 800ba20:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800bb88 <__ieee754_powf+0x3f8>
 800ba24:	eee7 5a87 	vfma.f32	s11, s15, s14
 800ba28:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800bb8c <__ieee754_powf+0x3fc>
 800ba2c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ba30:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800bb60 <__ieee754_powf+0x3d0>
 800ba34:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ba38:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800bb90 <__ieee754_powf+0x400>
 800ba3c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ba40:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800bb94 <__ieee754_powf+0x404>
 800ba44:	ee26 6a24 	vmul.f32	s12, s12, s9
 800ba48:	eee7 5a27 	vfma.f32	s11, s14, s15
 800ba4c:	ee35 7a26 	vadd.f32	s14, s10, s13
 800ba50:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800ba54:	ee27 7a06 	vmul.f32	s14, s14, s12
 800ba58:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800ba5c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800ba60:	eef0 5a67 	vmov.f32	s11, s15
 800ba64:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800ba68:	ee75 5a87 	vadd.f32	s11, s11, s14
 800ba6c:	ee15 1a90 	vmov	r1, s11
 800ba70:	4019      	ands	r1, r3
 800ba72:	ee05 1a90 	vmov	s11, r1
 800ba76:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800ba7a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800ba7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ba82:	ee67 7a85 	vmul.f32	s15, s15, s10
 800ba86:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ba8a:	eeb0 6a67 	vmov.f32	s12, s15
 800ba8e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800ba92:	ee16 1a10 	vmov	r1, s12
 800ba96:	4019      	ands	r1, r3
 800ba98:	ee06 1a10 	vmov	s12, r1
 800ba9c:	eeb0 7a46 	vmov.f32	s14, s12
 800baa0:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800baa4:	493c      	ldr	r1, [pc, #240]	@ (800bb98 <__ieee754_powf+0x408>)
 800baa6:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800baaa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800baae:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800bb9c <__ieee754_powf+0x40c>
 800bab2:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800bba0 <__ieee754_powf+0x410>
 800bab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800baba:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800bba4 <__ieee754_powf+0x414>
 800babe:	eee6 7a07 	vfma.f32	s15, s12, s14
 800bac2:	ed91 7a00 	vldr	s14, [r1]
 800bac6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800baca:	ee07 2a10 	vmov	s14, r2
 800bace:	4a36      	ldr	r2, [pc, #216]	@ (800bba8 <__ieee754_powf+0x418>)
 800bad0:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800bad4:	eeb0 7a67 	vmov.f32	s14, s15
 800bad8:	eea6 7a25 	vfma.f32	s14, s12, s11
 800badc:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800bae0:	ed92 5a00 	vldr	s10, [r2]
 800bae4:	ee37 7a05 	vadd.f32	s14, s14, s10
 800bae8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800baec:	ee17 2a10 	vmov	r2, s14
 800baf0:	401a      	ands	r2, r3
 800baf2:	ee07 2a10 	vmov	s14, r2
 800baf6:	ee77 6a66 	vsub.f32	s13, s14, s13
 800bafa:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800bafe:	eee6 6a65 	vfms.f32	s13, s12, s11
 800bb02:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bb06:	e715      	b.n	800b934 <__ieee754_powf+0x1a4>
 800bb08:	2601      	movs	r6, #1
 800bb0a:	e75d      	b.n	800b9c8 <__ieee754_powf+0x238>
 800bb0c:	d152      	bne.n	800bbb4 <__ieee754_powf+0x424>
 800bb0e:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800bbac <__ieee754_powf+0x41c>
 800bb12:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bb16:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800bb1a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800bb1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb22:	f73f af29 	bgt.w	800b978 <__ieee754_powf+0x1e8>
 800bb26:	2386      	movs	r3, #134	@ 0x86
 800bb28:	e048      	b.n	800bbbc <__ieee754_powf+0x42c>
 800bb2a:	4a21      	ldr	r2, [pc, #132]	@ (800bbb0 <__ieee754_powf+0x420>)
 800bb2c:	4293      	cmp	r3, r2
 800bb2e:	d907      	bls.n	800bb40 <__ieee754_powf+0x3b0>
 800bb30:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800bb34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb38:	bf4c      	ite	mi
 800bb3a:	2001      	movmi	r0, #1
 800bb3c:	2000      	movpl	r0, #0
 800bb3e:	e6c7      	b.n	800b8d0 <__ieee754_powf+0x140>
 800bb40:	d138      	bne.n	800bbb4 <__ieee754_powf+0x424>
 800bb42:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bb46:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800bb4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb4e:	dbea      	blt.n	800bb26 <__ieee754_powf+0x396>
 800bb50:	e7ee      	b.n	800bb30 <__ieee754_powf+0x3a0>
 800bb52:	bf00      	nop
 800bb54:	00000000 	.word	0x00000000
 800bb58:	3f7ffff3 	.word	0x3f7ffff3
 800bb5c:	3f800007 	.word	0x3f800007
 800bb60:	3eaaaaab 	.word	0x3eaaaaab
 800bb64:	3fb8aa00 	.word	0x3fb8aa00
 800bb68:	3fb8aa3b 	.word	0x3fb8aa3b
 800bb6c:	36eca570 	.word	0x36eca570
 800bb70:	4b800000 	.word	0x4b800000
 800bb74:	001cc471 	.word	0x001cc471
 800bb78:	005db3d6 	.word	0x005db3d6
 800bb7c:	0800bf24 	.word	0x0800bf24
 800bb80:	fffff000 	.word	0xfffff000
 800bb84:	3e6c3255 	.word	0x3e6c3255
 800bb88:	3e53f142 	.word	0x3e53f142
 800bb8c:	3e8ba305 	.word	0x3e8ba305
 800bb90:	3edb6db7 	.word	0x3edb6db7
 800bb94:	3f19999a 	.word	0x3f19999a
 800bb98:	0800bf14 	.word	0x0800bf14
 800bb9c:	3f76384f 	.word	0x3f76384f
 800bba0:	3f763800 	.word	0x3f763800
 800bba4:	369dc3a0 	.word	0x369dc3a0
 800bba8:	0800bf1c 	.word	0x0800bf1c
 800bbac:	3338aa3c 	.word	0x3338aa3c
 800bbb0:	43160000 	.word	0x43160000
 800bbb4:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800bbb8:	d96f      	bls.n	800bc9a <__ieee754_powf+0x50a>
 800bbba:	15db      	asrs	r3, r3, #23
 800bbbc:	3b7e      	subs	r3, #126	@ 0x7e
 800bbbe:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800bbc2:	4118      	asrs	r0, r3
 800bbc4:	4408      	add	r0, r1
 800bbc6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800bbca:	4a4e      	ldr	r2, [pc, #312]	@ (800bd04 <__ieee754_powf+0x574>)
 800bbcc:	3b7f      	subs	r3, #127	@ 0x7f
 800bbce:	411a      	asrs	r2, r3
 800bbd0:	4002      	ands	r2, r0
 800bbd2:	ee07 2a10 	vmov	s14, r2
 800bbd6:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800bbda:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800bbde:	f1c3 0317 	rsb	r3, r3, #23
 800bbe2:	4118      	asrs	r0, r3
 800bbe4:	2900      	cmp	r1, #0
 800bbe6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bbea:	bfb8      	it	lt
 800bbec:	4240      	neglt	r0, r0
 800bbee:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800bbf2:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800bd08 <__ieee754_powf+0x578>
 800bbf6:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 800bd0c <__ieee754_powf+0x57c>
 800bbfa:	ee16 3a90 	vmov	r3, s13
 800bbfe:	f36f 030b 	bfc	r3, #0, #12
 800bc02:	ee06 3a90 	vmov	s13, r3
 800bc06:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800bc0a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bc0e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800bc12:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 800bd10 <__ieee754_powf+0x580>
 800bc16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bc1a:	eee0 7a87 	vfma.f32	s15, s1, s14
 800bc1e:	eeb0 7a67 	vmov.f32	s14, s15
 800bc22:	eea6 7a86 	vfma.f32	s14, s13, s12
 800bc26:	eef0 5a47 	vmov.f32	s11, s14
 800bc2a:	eee6 5ac6 	vfms.f32	s11, s13, s12
 800bc2e:	ee67 6a07 	vmul.f32	s13, s14, s14
 800bc32:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800bc36:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 800bd14 <__ieee754_powf+0x584>
 800bc3a:	eddf 5a37 	vldr	s11, [pc, #220]	@ 800bd18 <__ieee754_powf+0x588>
 800bc3e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800bc42:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800bd1c <__ieee754_powf+0x58c>
 800bc46:	eee6 5a26 	vfma.f32	s11, s12, s13
 800bc4a:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 800bd20 <__ieee754_powf+0x590>
 800bc4e:	eea5 6aa6 	vfma.f32	s12, s11, s13
 800bc52:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800bd24 <__ieee754_powf+0x594>
 800bc56:	eee6 5a26 	vfma.f32	s11, s12, s13
 800bc5a:	eeb0 6a47 	vmov.f32	s12, s14
 800bc5e:	eea5 6ae6 	vfms.f32	s12, s11, s13
 800bc62:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800bc66:	ee67 5a06 	vmul.f32	s11, s14, s12
 800bc6a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800bc6e:	eee7 7a27 	vfma.f32	s15, s14, s15
 800bc72:	eec5 6a86 	vdiv.f32	s13, s11, s12
 800bc76:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800bc7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bc7e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bc82:	ee10 3a10 	vmov	r3, s0
 800bc86:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800bc8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bc8e:	da06      	bge.n	800bc9e <__ieee754_powf+0x50e>
 800bc90:	f000 f854 	bl	800bd3c <scalbnf>
 800bc94:	ee20 0a08 	vmul.f32	s0, s0, s16
 800bc98:	e592      	b.n	800b7c0 <__ieee754_powf+0x30>
 800bc9a:	2000      	movs	r0, #0
 800bc9c:	e7a7      	b.n	800bbee <__ieee754_powf+0x45e>
 800bc9e:	ee00 3a10 	vmov	s0, r3
 800bca2:	e7f7      	b.n	800bc94 <__ieee754_powf+0x504>
 800bca4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800bca8:	e58a      	b.n	800b7c0 <__ieee754_powf+0x30>
 800bcaa:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 800bd28 <__ieee754_powf+0x598>
 800bcae:	e587      	b.n	800b7c0 <__ieee754_powf+0x30>
 800bcb0:	eeb0 0a48 	vmov.f32	s0, s16
 800bcb4:	e584      	b.n	800b7c0 <__ieee754_powf+0x30>
 800bcb6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800bcba:	f43f adbb 	beq.w	800b834 <__ieee754_powf+0xa4>
 800bcbe:	2502      	movs	r5, #2
 800bcc0:	eeb0 0a48 	vmov.f32	s0, s16
 800bcc4:	f000 f832 	bl	800bd2c <fabsf>
 800bcc8:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800bccc:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800bcd0:	4647      	mov	r7, r8
 800bcd2:	d003      	beq.n	800bcdc <__ieee754_powf+0x54c>
 800bcd4:	f1b8 0f00 	cmp.w	r8, #0
 800bcd8:	f47f addb 	bne.w	800b892 <__ieee754_powf+0x102>
 800bcdc:	2c00      	cmp	r4, #0
 800bcde:	bfbc      	itt	lt
 800bce0:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800bce4:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800bce8:	2e00      	cmp	r6, #0
 800bcea:	f6bf ad69 	bge.w	800b7c0 <__ieee754_powf+0x30>
 800bcee:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800bcf2:	ea58 0805 	orrs.w	r8, r8, r5
 800bcf6:	f47f adc7 	bne.w	800b888 <__ieee754_powf+0xf8>
 800bcfa:	ee70 7a40 	vsub.f32	s15, s0, s0
 800bcfe:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800bd02:	e55d      	b.n	800b7c0 <__ieee754_powf+0x30>
 800bd04:	ff800000 	.word	0xff800000
 800bd08:	3f317218 	.word	0x3f317218
 800bd0c:	3f317200 	.word	0x3f317200
 800bd10:	35bfbe8c 	.word	0x35bfbe8c
 800bd14:	b5ddea0e 	.word	0xb5ddea0e
 800bd18:	3331bb4c 	.word	0x3331bb4c
 800bd1c:	388ab355 	.word	0x388ab355
 800bd20:	bb360b61 	.word	0xbb360b61
 800bd24:	3e2aaaab 	.word	0x3e2aaaab
 800bd28:	00000000 	.word	0x00000000

0800bd2c <fabsf>:
 800bd2c:	ee10 3a10 	vmov	r3, s0
 800bd30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd34:	ee00 3a10 	vmov	s0, r3
 800bd38:	4770      	bx	lr
	...

0800bd3c <scalbnf>:
 800bd3c:	ee10 3a10 	vmov	r3, s0
 800bd40:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800bd44:	d02b      	beq.n	800bd9e <scalbnf+0x62>
 800bd46:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800bd4a:	d302      	bcc.n	800bd52 <scalbnf+0x16>
 800bd4c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800bd50:	4770      	bx	lr
 800bd52:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800bd56:	d123      	bne.n	800bda0 <scalbnf+0x64>
 800bd58:	4b24      	ldr	r3, [pc, #144]	@ (800bdec <scalbnf+0xb0>)
 800bd5a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800bdf0 <scalbnf+0xb4>
 800bd5e:	4298      	cmp	r0, r3
 800bd60:	ee20 0a27 	vmul.f32	s0, s0, s15
 800bd64:	db17      	blt.n	800bd96 <scalbnf+0x5a>
 800bd66:	ee10 3a10 	vmov	r3, s0
 800bd6a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bd6e:	3a19      	subs	r2, #25
 800bd70:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800bd74:	4288      	cmp	r0, r1
 800bd76:	dd15      	ble.n	800bda4 <scalbnf+0x68>
 800bd78:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800bdf4 <scalbnf+0xb8>
 800bd7c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800bdf8 <scalbnf+0xbc>
 800bd80:	ee10 3a10 	vmov	r3, s0
 800bd84:	eeb0 7a67 	vmov.f32	s14, s15
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	bfb8      	it	lt
 800bd8c:	eef0 7a66 	vmovlt.f32	s15, s13
 800bd90:	ee27 0a87 	vmul.f32	s0, s15, s14
 800bd94:	4770      	bx	lr
 800bd96:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800bdfc <scalbnf+0xc0>
 800bd9a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800bd9e:	4770      	bx	lr
 800bda0:	0dd2      	lsrs	r2, r2, #23
 800bda2:	e7e5      	b.n	800bd70 <scalbnf+0x34>
 800bda4:	4410      	add	r0, r2
 800bda6:	28fe      	cmp	r0, #254	@ 0xfe
 800bda8:	dce6      	bgt.n	800bd78 <scalbnf+0x3c>
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	dd06      	ble.n	800bdbc <scalbnf+0x80>
 800bdae:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bdb2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bdb6:	ee00 3a10 	vmov	s0, r3
 800bdba:	4770      	bx	lr
 800bdbc:	f110 0f16 	cmn.w	r0, #22
 800bdc0:	da09      	bge.n	800bdd6 <scalbnf+0x9a>
 800bdc2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800bdfc <scalbnf+0xc0>
 800bdc6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800be00 <scalbnf+0xc4>
 800bdca:	ee10 3a10 	vmov	r3, s0
 800bdce:	eeb0 7a67 	vmov.f32	s14, s15
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	e7d9      	b.n	800bd8a <scalbnf+0x4e>
 800bdd6:	3019      	adds	r0, #25
 800bdd8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800bddc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800bde0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800be04 <scalbnf+0xc8>
 800bde4:	ee07 3a90 	vmov	s15, r3
 800bde8:	e7d7      	b.n	800bd9a <scalbnf+0x5e>
 800bdea:	bf00      	nop
 800bdec:	ffff3cb0 	.word	0xffff3cb0
 800bdf0:	4c000000 	.word	0x4c000000
 800bdf4:	7149f2ca 	.word	0x7149f2ca
 800bdf8:	f149f2ca 	.word	0xf149f2ca
 800bdfc:	0da24260 	.word	0x0da24260
 800be00:	8da24260 	.word	0x8da24260
 800be04:	33000000 	.word	0x33000000

0800be08 <with_errnof>:
 800be08:	b510      	push	{r4, lr}
 800be0a:	ed2d 8b02 	vpush	{d8}
 800be0e:	eeb0 8a40 	vmov.f32	s16, s0
 800be12:	4604      	mov	r4, r0
 800be14:	f7ff fc0c 	bl	800b630 <__errno>
 800be18:	eeb0 0a48 	vmov.f32	s0, s16
 800be1c:	ecbd 8b02 	vpop	{d8}
 800be20:	6004      	str	r4, [r0, #0]
 800be22:	bd10      	pop	{r4, pc}

0800be24 <xflowf>:
 800be24:	b130      	cbz	r0, 800be34 <xflowf+0x10>
 800be26:	eef1 7a40 	vneg.f32	s15, s0
 800be2a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800be2e:	2022      	movs	r0, #34	@ 0x22
 800be30:	f7ff bfea 	b.w	800be08 <with_errnof>
 800be34:	eef0 7a40 	vmov.f32	s15, s0
 800be38:	e7f7      	b.n	800be2a <xflowf+0x6>
	...

0800be3c <__math_uflowf>:
 800be3c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800be44 <__math_uflowf+0x8>
 800be40:	f7ff bff0 	b.w	800be24 <xflowf>
 800be44:	10000000 	.word	0x10000000

0800be48 <__math_oflowf>:
 800be48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800be50 <__math_oflowf+0x8>
 800be4c:	f7ff bfea 	b.w	800be24 <xflowf>
 800be50:	70000000 	.word	0x70000000

0800be54 <__ieee754_sqrtf>:
 800be54:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800be58:	4770      	bx	lr
	...

0800be5c <_init>:
 800be5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be5e:	bf00      	nop
 800be60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be62:	bc08      	pop	{r3}
 800be64:	469e      	mov	lr, r3
 800be66:	4770      	bx	lr

0800be68 <_fini>:
 800be68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be6a:	bf00      	nop
 800be6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be6e:	bc08      	pop	{r3}
 800be70:	469e      	mov	lr, r3
 800be72:	4770      	bx	lr
