// SPDX-License-Identifier: GPL-2.0
/*
 * Intel Meteor Point PCH pinctrl/GPIO driver
 *
 * Copyright (C) 2021, Intel Corporation
 * Author: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
 */

#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/platform_device.h>

#include <linux/pinctrl/pinctrl.h>

#include "pinctrl-intel.h"

#define MTP_PAD_OWN	0x0a0
#define MTP_PADCFGLOCK	0x110
#define MTP_HOSTSW_OWN	0x150
#define MTP_GPI_IS	0x200
#define MTP_GPI_IE	0x220

#define MTP_GPP(r, s, e)				\
	{						\
		.reg_num = (r),				\
		.base = (s),				\
		.size = ((e) - (s) + 1),		\
	}

#define MTP_COMMUNITY(b, s, e, g)			\
	{						\
		.barno = (b),				\
		.padown_offset = MTP_PAD_OWN,		\
		.padcfglock_offset = MTP_PADCFGLOCK,	\
		.hostown_offset = MTP_HOSTSW_OWN,	\
		.is_offset = MTP_GPI_IS,		\
		.ie_offset = MTP_GPI_IE,		\
		.pin_base = (s),			\
		.npins = ((e) - (s) + 1),		\
		.gpps = (g),				\
		.ngpps = ARRAY_SIZE(g),			\
	}

/* Meteor Point-S */
static const struct pinctrl_pin_desc mtps_pins[] = {
	/* GPP_D */
	PINCTRL_PIN(0, "GPP_D_0"),
	PINCTRL_PIN(1, "GPP_D_1"),
	PINCTRL_PIN(2, "GPP_D_2"),
	PINCTRL_PIN(3, "GPP_D_3"),
	PINCTRL_PIN(4, "GPP_D_4"),
	PINCTRL_PIN(5, "CNV_RF_RESET_B"),
	PINCTRL_PIN(6, "CRF_CLKREQ"),
	PINCTRL_PIN(7, "GPP_D_7"),
	PINCTRL_PIN(8, "GPP_D_8"),
	PINCTRL_PIN(9, "SML0CLK"),
	PINCTRL_PIN(10, "SML0DATA"),
	PINCTRL_PIN(11, "GPP_D_11"),
	PINCTRL_PIN(12, "GPP_D_12"),
	PINCTRL_PIN(13, "GPP_D_13"),
	PINCTRL_PIN(14, "GPP_D_14"),
	PINCTRL_PIN(15, "GPP_D_15"),
	PINCTRL_PIN(16, "GPP_D_16"),
	PINCTRL_PIN(17, "GPP_D_17"),
	PINCTRL_PIN(18, "GPP_D_18"),
	PINCTRL_PIN(19, "GPP_D_19"),
	PINCTRL_PIN(20, "GPP_D_20"),
	PINCTRL_PIN(21, "GPP_D_21"),
	PINCTRL_PIN(22, "GPP_D_22"),
	PINCTRL_PIN(23, "GPP_D_23"),
	PINCTRL_PIN(24, "GSPI3_CLK_LOOPBK"),
	/* GPP_R */
	PINCTRL_PIN(25, "HDA_BCLK"),
	PINCTRL_PIN(26, "HDA_SYNC"),
	PINCTRL_PIN(27, "HDA_SDO"),
	PINCTRL_PIN(28, "HDA_SDI_0"),
	PINCTRL_PIN(29, "HDA_RSTB"),
	PINCTRL_PIN(30, "GPP_R_5"),
	PINCTRL_PIN(31, "GPP_R_6"),
	PINCTRL_PIN(32, "GPP_R_7"),
	PINCTRL_PIN(33, "GPP_R_8"),
	PINCTRL_PIN(34, "GPP_R_9"),
	PINCTRL_PIN(35, "GPP_R_10"),
	PINCTRL_PIN(36, "GPP_R_11"),
	PINCTRL_PIN(37, "GPP_R_12"),
	PINCTRL_PIN(38, "GSPI2_CLK_LOOPBK"),
	/* GPP_J */
	PINCTRL_PIN(39, "GPP_J_0"),
	PINCTRL_PIN(40, "CNV_BRI_DT"),
	PINCTRL_PIN(41, "CNV_BRI_RSP"),
	PINCTRL_PIN(42, "CNV_RGI_DT"),
	PINCTRL_PIN(43, "CNV_RGI_RSP"),
	PINCTRL_PIN(44, "GPP_J_5"),
	PINCTRL_PIN(45, "GPP_J_6"),
	PINCTRL_PIN(46, "BOOTHALT_B"),
	PINCTRL_PIN(47, "RTCCLKOUT"),
	PINCTRL_PIN(48, "BPKI3C_SDA"),
	PINCTRL_PIN(49, "BPKI3C_SCL"),
	PINCTRL_PIN(50, "DAM"),
	PINCTRL_PIN(51, "HDACPU_SDI"),
	PINCTRL_PIN(52, "HDACPU_SDO"),
	PINCTRL_PIN(53, "HDACPU_BCLK"),
	PINCTRL_PIN(54, "AUX_PWRGD"),
	PINCTRL_PIN(55, "GLB_RST_WARN_B"),
	/* vGPIO */
	PINCTRL_PIN(56, "CNV_BTEN"),
	PINCTRL_PIN(57, "CNV_BT_HOST_WAKEB"),
	PINCTRL_PIN(58, "CNV_BT_IF_SELECT"),
	PINCTRL_PIN(59, "vCNV_BT_UART_TXD"),
	PINCTRL_PIN(60, "vCNV_BT_UART_RXD"),
	PINCTRL_PIN(61, "vCNV_BT_UART_CTS_B"),
	PINCTRL_PIN(62, "vCNV_BT_UART_RTS_B"),
	PINCTRL_PIN(63, "vCNV_MFUART1_TXD"),
	PINCTRL_PIN(64, "vCNV_MFUART1_RXD"),
	PINCTRL_PIN(65, "vCNV_MFUART1_CTS_B"),
	PINCTRL_PIN(66, "vCNV_MFUART1_RTS_B"),
	PINCTRL_PIN(67, "vUART0_TXD"),
	PINCTRL_PIN(68, "vUART0_RXD"),
	PINCTRL_PIN(69, "vUART0_CTS_B"),
	PINCTRL_PIN(70, "vUART0_RTS_B"),
	PINCTRL_PIN(71, "vISH_UART0_TXD"),
	PINCTRL_PIN(72, "vISH_UART0_RXD"),
	PINCTRL_PIN(73, "vISH_UART0_CTS_B"),
	PINCTRL_PIN(74, "vISH_UART0_RTS_B"),
	PINCTRL_PIN(75, "vCNV_BT_I2S_BCLK"),
	PINCTRL_PIN(76, "vCNV_BT_I2S_WS_SYNC"),
	PINCTRL_PIN(77, "vCNV_BT_I2S_SDO"),
	PINCTRL_PIN(78, "vCNV_BT_I2S_SDI"),
	PINCTRL_PIN(79, "vI2S2_SCLK"),
	PINCTRL_PIN(80, "vI2S2_SFRM"),
	PINCTRL_PIN(81, "vI2S2_TXD"),
	PINCTRL_PIN(82, "vI2S2_RXD"),
	/* GPP_A */
	PINCTRL_PIN(83, "ESPI_IO_0"),
	PINCTRL_PIN(84, "ESPI_IO_1"),
	PINCTRL_PIN(85, "ESPI_IO_2"),
	PINCTRL_PIN(86, "ESPI_IO_3"),
	PINCTRL_PIN(87, "ESPI_CS0B"),
	PINCTRL_PIN(88, "ESPI_CLK"),
	PINCTRL_PIN(89, "ESPI_RESETB"),
	PINCTRL_PIN(90, "ESPI_CS1B"),
	PINCTRL_PIN(91, "ESPI_CS2B"),
	PINCTRL_PIN(92, "ESPI_CS3B"),
	PINCTRL_PIN(93, "ESPI_ALERT0B"),
	PINCTRL_PIN(94, "ESPI_ALERT1B"),
	PINCTRL_PIN(95, "ESPI_ALERT2B"),
	PINCTRL_PIN(96, "ESPI_ALERT3B"),
	PINCTRL_PIN(97, "ESPI_CLK_LOOPBK"),
	/* DIR_ESPI */
	PINCTRL_PIN(98, "DMI_SPARE"),
	PINCTRL_PIN(99, "DMI_PERSTB"),
	PINCTRL_PIN(100, "DMI_CLKREQB"),
	PINCTRL_PIN(101, "DIR_ESPI_IO_0"),
	PINCTRL_PIN(102, "DIR_ESPI_IO_1"),
	PINCTRL_PIN(103, "DIR_ESPI_IO_2"),
	PINCTRL_PIN(104, "DIR_ESPI_IO_3"),
	PINCTRL_PIN(105, "DIR_ESPI_CSB"),
	PINCTRL_PIN(106, "DIR_ESPI_RESETB"),
	PINCTRL_PIN(107, "DIR_ESPI_CLK"),
	PINCTRL_PIN(108, "DIR_ESPI_RCLK"),
	PINCTRL_PIN(109, "DIR_ESPI_ALERTB"),
	/* GPP_B */
	PINCTRL_PIN(110, "GPP_B_0"),
	PINCTRL_PIN(111, "GPP_B_1"),
	PINCTRL_PIN(112, "GPP_B_2"),
	PINCTRL_PIN(113, "GPP_B_3"),
	PINCTRL_PIN(114, "GPP_B_4"),
	PINCTRL_PIN(115, "GPP_B_5"),
	PINCTRL_PIN(116, "CLKOUT_48"),
	PINCTRL_PIN(117, "GPP_B_7"),
	PINCTRL_PIN(118, "GPP_B_8"),
	PINCTRL_PIN(119, "GPP_B_9"),
	PINCTRL_PIN(120, "GPP_B_10"),
	PINCTRL_PIN(121, "GPP_B_11"),
	PINCTRL_PIN(122, "SLP_S0B"),
	PINCTRL_PIN(123, "PLTRSTB"),
	PINCTRL_PIN(124, "GPP_B_14"),
	PINCTRL_PIN(125, "GPP_B_15"),
	PINCTRL_PIN(126, "GPP_B_16"),
	PINCTRL_PIN(127, "GPP_B_17"),
	PINCTRL_PIN(128, "GPP_B_18"),
	PINCTRL_PIN(129, "FUSA_DIAGTEST_EN"),
	PINCTRL_PIN(130, "FUSA_DIAGTEST_MODE"),
	PINCTRL_PIN(131, "GPP_B_21"),
	/* SPI0 */
	PINCTRL_PIN(132, "SPI0_IO_2"),
	PINCTRL_PIN(133, "SPI0_IO_3"),
	PINCTRL_PIN(134, "SPI0_MOSI_IO_0"),
	PINCTRL_PIN(135, "SPI0_MISO_IO_1"),
	PINCTRL_PIN(136, "SPI0_TPM_CSB"),
	PINCTRL_PIN(137, "SPI0_FLASH_0_CSB"),
	PINCTRL_PIN(138, "SPI0_FLASH_1_CSB"),
	PINCTRL_PIN(139, "SPI0_CLK"),
	PINCTRL_PIN(140, "SPI0_CLK_LOOPBK"),
	/* GPP_C */
	PINCTRL_PIN(141, "SMBCLK"),
	PINCTRL_PIN(142, "SMBDATA"),
	PINCTRL_PIN(143, "SMBALERTB"),
	PINCTRL_PIN(144, "GPP_C_3"),
	PINCTRL_PIN(145, "GPP_C_4"),
	PINCTRL_PIN(146, "GPP_C_5"),
	PINCTRL_PIN(147, "GPP_C_6"),
	PINCTRL_PIN(148, "GPP_C_7"),
	PINCTRL_PIN(149, "GPP_C_8"),
	PINCTRL_PIN(150, "GPP_C_9"),
	PINCTRL_PIN(151, "GPP_C_10"),
	PINCTRL_PIN(152, "GPP_C_11"),
	PINCTRL_PIN(153, "GPP_C_12"),
	PINCTRL_PIN(154, "GPP_C_13"),
	PINCTRL_PIN(155, "GPP_C_14"),
	PINCTRL_PIN(156, "GPP_C_15"),
	PINCTRL_PIN(157, "GPP_C_16"),
	PINCTRL_PIN(158, "GPP_C_17"),
	PINCTRL_PIN(159, "GPP_C_18"),
	PINCTRL_PIN(160, "GPP_C_19"),
	PINCTRL_PIN(161, "GPP_C_20"),
	PINCTRL_PIN(162, "GPP_C_21"),
	PINCTRL_PIN(163, "GPP_C_22"),
	PINCTRL_PIN(164, "GPP_C_23"),
	/* GPP_H */
	PINCTRL_PIN(165, "GPP_H_0"),
	PINCTRL_PIN(166, "GPP_H_1"),
	PINCTRL_PIN(167, "GPP_H_2"),
	PINCTRL_PIN(168, "GPP_H_3"),
	PINCTRL_PIN(169, "GPP_H_4"),
	PINCTRL_PIN(170, "GPP_H_5"),
	PINCTRL_PIN(171, "GPP_H_6"),
	PINCTRL_PIN(172, "GPP_H_7"),
	PINCTRL_PIN(173, "GPP_H_8"),
	PINCTRL_PIN(174, "GPP_H_9"),
	PINCTRL_PIN(175, "GPP_H_10"),
	PINCTRL_PIN(176, "GPP_H_11"),
	PINCTRL_PIN(177, "GPP_H_12"),
	PINCTRL_PIN(178, "GPP_H_13"),
	PINCTRL_PIN(179, "GPP_H_14"),
	PINCTRL_PIN(180, "GPP_H_15"),
	PINCTRL_PIN(181, "GPP_H_16"),
	PINCTRL_PIN(182, "GPP_H_17"),
	PINCTRL_PIN(183, "GPP_H_18"),
	PINCTRL_PIN(184, "GPP_H_19"),
	/* vGPIO_3 */
	PINCTRL_PIN(185, "CPU_PCIE_LNK_DN_0"),
	PINCTRL_PIN(186, "CPU_PCIE_LNK_DN_1"),
	PINCTRL_PIN(187, "CPU_PCIE_LNK_DN_2"),
	PINCTRL_PIN(188, "CPU_PCIE_LNK_DN_3"),
	/* vGPIO_0 */
	PINCTRL_PIN(189, "ESPI_USB_OCB_0"),
	PINCTRL_PIN(190, "ESPI_USB_OCB_1"),
	PINCTRL_PIN(191, "ESPI_USB_OCB_2"),
	PINCTRL_PIN(192, "ESPI_USB_OCB_3"),
	PINCTRL_PIN(193, "USB_CPU_OCB_0"),
	PINCTRL_PIN(194, "USB_CPU_OCB_1"),
	PINCTRL_PIN(195, "USB_CPU_OCB_2"),
	PINCTRL_PIN(196, "USB_CPU_OCB_3"),
	PINCTRL_PIN(197, "USB_CPU_OCB_4"),
	PINCTRL_PIN(198, "USB_CPU_OCB_5"),
	PINCTRL_PIN(199, "USB_CPU_OCB_6"),
	PINCTRL_PIN(200, "USB_CPU_OCB_7"),
	/* GPP_S */
	PINCTRL_PIN(201, "GPP_S_0"),
	PINCTRL_PIN(202, "GPP_S_1"),
	PINCTRL_PIN(203, "GPP_S_2"),
	PINCTRL_PIN(204, "GPP_S_3"),
	PINCTRL_PIN(205, "GPP_S_4"),
	PINCTRL_PIN(206, "GPP_S_5"),
	PINCTRL_PIN(207, "GPP_S_6"),
	PINCTRL_PIN(208, "GPP_S_7"),
	/* GPP_E */
	PINCTRL_PIN(209, "SATAXPCIE_0"),
	PINCTRL_PIN(210, "SATAXPCIE_1"),
	PINCTRL_PIN(211, "SATAXPCIE_2"),
	PINCTRL_PIN(212, "GPP_E_3"),
	PINCTRL_PIN(213, "GPP_E_4"),
	PINCTRL_PIN(214, "GPP_E_5"),
	PINCTRL_PIN(215, "GPP_E_6"),
	PINCTRL_PIN(216, "GPP_E_7"),
	PINCTRL_PIN(217, "GPP_E_8"),
	PINCTRL_PIN(218, "GPP_E_9"),
	PINCTRL_PIN(219, "GPP_E_10"),
	PINCTRL_PIN(220, "GPP_E_11"),
	PINCTRL_PIN(221, "GPP_E_12"),
	PINCTRL_PIN(222, "GPP_E_13"),
	PINCTRL_PIN(223, "GPP_E_14"),
	PINCTRL_PIN(224, "GPP_E_15"),
	PINCTRL_PIN(225, "GPP_E_16"),
	PINCTRL_PIN(226, "GPP_E_17"),
	PINCTRL_PIN(227, "GPP_E_18"),
	PINCTRL_PIN(228, "GPP_E_19"),
	PINCTRL_PIN(229, "GPP_E_20"),
	PINCTRL_PIN(230, "GPP_E_21"),
	PINCTRL_PIN(231, "SPI1_CLK_LOOPBK"),
	/* GPP_K */
	PINCTRL_PIN(232, "GPP_K_0"),
	PINCTRL_PIN(233, "GPP_K_1"),
	PINCTRL_PIN(234, "GPP_K_2"),
	PINCTRL_PIN(235, "GPP_K_3"),
	PINCTRL_PIN(236, "GPP_K_4"),
	PINCTRL_PIN(237, "GPP_K_5"),
	PINCTRL_PIN(238, "FUSE_SORT_BUMP_0"),
	PINCTRL_PIN(239, "FUSE_SORT_BUMP_1"),
	PINCTRL_PIN(240, "CORE_VID_0"),
	PINCTRL_PIN(241, "CORE_VID_1"),
	PINCTRL_PIN(242, "FUSE_SORT_BUMP_2"),
	PINCTRL_PIN(243, "RESET_SYNCB"),
	PINCTRL_PIN(244, "SYS_RESETB"),
	PINCTRL_PIN(245, "MLK_RSTB"),
	/* GPP_F */
	PINCTRL_PIN(246, "SATAXPCIE_3"),
	PINCTRL_PIN(247, "SATAXPCIE_4"),
	PINCTRL_PIN(248, "SATAXPCIE_5"),
	PINCTRL_PIN(249, "SATAXPCIE_6"),
	PINCTRL_PIN(250, "SATAXPCIE_7"),
	PINCTRL_PIN(251, "SATA_DEVSLP_3"),
	PINCTRL_PIN(252, "SATA_DEVSLP_4"),
	PINCTRL_PIN(253, "SATA_DEVSLP_5"),
	PINCTRL_PIN(254, "SATA_DEVSLP_6"),
	PINCTRL_PIN(255, "GPP_F_9"),
	PINCTRL_PIN(256, "GPP_F_10"),
	PINCTRL_PIN(257, "GPP_F_11"),
	PINCTRL_PIN(258, "GPP_F_12"),
	PINCTRL_PIN(259, "GPP_F_13"),
	PINCTRL_PIN(260, "PS_ONB"),
	PINCTRL_PIN(261, "M2_SKT2_CFG_0"),
	PINCTRL_PIN(262, "M2_SKT2_CFG_1"),
	PINCTRL_PIN(263, "M2_SKT2_CFG_2"),
	PINCTRL_PIN(264, "M2_SKT2_CFG_3"),
	PINCTRL_PIN(265, "DNX_FORCE_RELOAD"),
	PINCTRL_PIN(266, "GPP_F_20"),
	PINCTRL_PIN(267, "GPP_F_21"),
	PINCTRL_PIN(268, "GPP_F_22"),
	PINCTRL_PIN(269, "GPP_F_23"),
	/* GPP_I */
	PINCTRL_PIN(270, "GPP_I_0"),
	PINCTRL_PIN(271, "GPP_I_1"),
	PINCTRL_PIN(272, "GPP_I_2"),
	PINCTRL_PIN(273, "GPP_I_3"),
	PINCTRL_PIN(274, "GPP_I_4"),
	PINCTRL_PIN(275, "GPP_I_5"),
	PINCTRL_PIN(276, "GPP_I_6"),
	PINCTRL_PIN(277, "GPP_I_7"),
	PINCTRL_PIN(278, "GPP_I_8"),
	PINCTRL_PIN(279, "GPP_I_9"),
	PINCTRL_PIN(280, "GPP_I_10"),
	PINCTRL_PIN(281, "GPP_I_11"),
	PINCTRL_PIN(282, "GPP_I_12"),
	PINCTRL_PIN(283, "GPP_I_13"),
	PINCTRL_PIN(284, "GPP_I_14"),
	PINCTRL_PIN(285, "GPP_I_15"),
	PINCTRL_PIN(286, "GPP_I_16"),
	PINCTRL_PIN(287, "GSPI0_CLK_LOOPBK"),
	PINCTRL_PIN(288, "GSPI1_CLK_LOOPBK"),
	PINCTRL_PIN(289, "ISH_I3C0_CLK_LOOPBK"),
	PINCTRL_PIN(290, "I3C0_CLK_LOOPBK"),
};

static const struct intel_padgroup mtps_community0_gpps[] = {
	MTP_GPP(0, 0, 24),	/* GPP_D */
	MTP_GPP(1, 25, 38),	/* GPP_R */
	MTP_GPP(2, 39, 55),	/* GPP_J */
	MTP_GPP(3, 56, 82),	/* vGPIO */
};

static const struct intel_padgroup mtps_community1_gpps[] = {
	MTP_GPP(0, 83, 97),	/* GPP_A */
	MTP_GPP(1, 98, 109),	/* DIR_ESPI */
	MTP_GPP(2, 110, 131),	/* GPP_B */
};

static const struct intel_padgroup mtps_community3_gpps[] = {
	MTP_GPP(0, 132, 140),	/* SPI0 */
	MTP_GPP(1, 141, 164),	/* GPP_C */
	MTP_GPP(2, 165, 184),	/* GPP_H */
	MTP_GPP(3, 185, 188),	/* vGPIO_3 */
	MTP_GPP(4, 189, 200),	/* vGPIO_0 */
};

static const struct intel_padgroup mtps_community4_gpps[] = {
	MTP_GPP(0, 201, 208),	/* GPP_S */
	MTP_GPP(1, 209, 231),	/* GPP_E */
	MTP_GPP(2, 232, 245),	/* GPP_K */
	MTP_GPP(3, 246, 269),	/* GPP_F */
};

static const struct intel_padgroup mtps_community5_gpps[] = {
	MTP_GPP(0, 270, 290),	/* GPP_I */
};

static const struct intel_community mtps_communities[] = {
	MTP_COMMUNITY(0, 0, 82, mtps_community0_gpps),
	MTP_COMMUNITY(1, 83, 131, mtps_community1_gpps),
	MTP_COMMUNITY(2, 132, 200, mtps_community3_gpps),
	MTP_COMMUNITY(3, 201, 269, mtps_community4_gpps),
	MTP_COMMUNITY(4, 270, 290, mtps_community5_gpps),
};

static const struct intel_pinctrl_soc_data mtps_soc_data = {
	.pins = mtps_pins,
	.npins = ARRAY_SIZE(mtps_pins),
	.communities = mtps_communities,
	.ncommunities = ARRAY_SIZE(mtps_communities),
};

static const struct acpi_device_id mtp_pinctrl_acpi_match[] = {
	{ "INTC1084", (kernel_ulong_t)&mtps_soc_data },
	{ }
};
MODULE_DEVICE_TABLE(acpi, mtp_pinctrl_acpi_match);

static INTEL_PINCTRL_PM_OPS(mtp_pinctrl_pm_ops);

static struct platform_driver mtp_pinctrl_driver = {
	.probe = intel_pinctrl_probe_by_hid,
	.driver = {
		.name = "meteorpoint-pinctrl",
		.acpi_match_table = mtp_pinctrl_acpi_match,
		.pm = &mtp_pinctrl_pm_ops,
	},
};
module_platform_driver(mtp_pinctrl_driver);

MODULE_AUTHOR("Andy Shevchenko <andriy.shevchenko@linux.intel.com>");
MODULE_DESCRIPTION("Intel Meteor Point PCH pinctrl/GPIO driver");
MODULE_LICENSE("GPL v2");
