Protel Design System Design Rule Check
PCB File : D:\AD19\Projects\GSM\GSM.PcbDoc
Date     : 26.05.2020
Time     : 22:36:27

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Layer 2-No Net In net GND On Layer 2
   Polygon named: 3V3 In net +3.3V On Layer 1

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1151.575mil,720.472mil) from Top Layer to Bottom Layer Location : [X = 1151.575mil][Y = 720.472mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1151.575mil,763.779mil) from Top Layer to Bottom Layer Location : [X = 1151.575mil][Y = 763.779mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1151.575mil,807.087mil) from Top Layer to Bottom Layer Location : [X = 1151.575mil][Y = 807.087mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1194.882mil,720.472mil) from Top Layer to Bottom Layer Location : [X = 1194.882mil][Y = 720.472mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1194.882mil,763.779mil) from Top Layer to Bottom Layer Location : [X = 1194.882mil][Y = 763.779mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1194.882mil,807.087mil) from Top Layer to Bottom Layer Location : [X = 1194.882mil][Y = 807.087mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1238.189mil,720.472mil) from Top Layer to Bottom Layer Location : [X = 1238.189mil][Y = 720.472mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1238.189mil,763.779mil) from Top Layer to Bottom Layer Location : [X = 1238.189mil][Y = 763.779mil]
   Violation between Short-Circuit Constraint: Between Pad U3-21(1194.882mil,763.779mil) on Top Layer And Via (1238.189mil,807.087mil) from Top Layer to Bottom Layer Location : [X = 1238.189mil][Y = 807.087mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (581.693mil,412.402mil) from Top Layer to Bottom Layer Location : [X = 581.693mil][Y = 412.402mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (581.693mil,451.772mil) from Top Layer to Bottom Layer Location : [X = 581.693mil][Y = 451.772mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (621.063mil,412.402mil) from Top Layer to Bottom Layer Location : [X = 621.063mil][Y = 412.402mil]
   Violation between Short-Circuit Constraint: Between Pad U5-9(601.378mil,432.087mil) on Top Layer And Via (621.063mil,451.772mil) from Top Layer to Bottom Layer Location : [X = 621.063mil][Y = 451.772mil]
Rule Violations :13

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (3V3) on Layer 1 
   Violation between Modified Polygon: Polygon Shelved  (Layer 2-No Net) on Layer 2 
Rule Violations :2

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C10-1(13432.717mil,3212.638mil) on Top Layer And Pad C10-2(13432.717mil,3248.071mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C1-1(12900.827mil,6691.89mil) on Top Layer And Pad C1-2(12936.26mil,6691.89mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C11-1(13652.717mil,3212.638mil) on Top Layer And Pad C11-2(13652.717mil,3248.071mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C12-1(13852.717mil,3212.638mil) on Top Layer And Pad C12-2(13852.717mil,3248.071mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C13-1(14072.717mil,3212.638mil) on Top Layer And Pad C13-2(14072.717mil,3248.071mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C14-1(14302.717mil,3212.638mil) on Top Layer And Pad C14-2(14302.717mil,3248.071mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C15-1(14597.52mil,3378.976mil) on Top Layer And Pad C15-2(14597.52mil,3414.409mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C16-1(14817.52mil,3378.976mil) on Top Layer And Pad C16-2(14817.52mil,3414.409mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C17-1(15037.52mil,3378.976mil) on Top Layer And Pad C17-2(15037.52mil,3414.409mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C18-1(496.063mil,663.386mil) on Top Layer And Pad C18-2(496.063mil,627.953mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C19-1(785.433mil,664.37mil) on Top Layer And Pad C19-2(785.433mil,628.937mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.36mil < 10mil) Between Pad C19-1(785.433mil,664.37mil) on Top Layer And Via (750.984mil,687.008mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.36mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.37mil < 10mil) Between Pad C19-2(785.433mil,628.937mil) on Top Layer And Via (750mil,627.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C2-1(12268.543mil,6101.89mil) on Top Layer And Pad C2-2(12303.976mil,6101.89mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C22-1(993.11mil,437.008mil) on Top Layer And Pad C22-2(993.11mil,401.575mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C23-1(993.11mil,482.283mil) on Top Layer And Pad C23-2(993.11mil,517.717mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C26-1(1350.394mil,653.543mil) on Top Layer And Pad C26-2(1350.394mil,688.976mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C27-1(729.331mil,409.449mil) on Top Layer And Pad C27-2(729.331mil,444.882mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C28-1(945.866mil,765.748mil) on Top Layer And Pad C28-2(981.299mil,765.748mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C29-1(1862.205mil,806.102mil) on Top Layer And Pad C29-2(1897.638mil,806.102mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C30-1(14914.567mil,1107.637mil) on Top Layer And Pad C30-2(14914.567mil,1143.07mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C3-1(14749.449mil,1496.26mil) on Top Layer And Pad C3-2(14784.882mil,1496.26mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C31-1(14703.927mil,1107.637mil) on Top Layer And Pad C31-2(14703.927mil,1143.07mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C34-1(12571.299mil,7287.48mil) on Top Layer And Pad C34-2(12571.299mil,7322.913mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C35-1(12341.299mil,7287.48mil) on Top Layer And Pad C35-2(12341.299mil,7322.913mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C36-1(12111.299mil,7287.48mil) on Top Layer And Pad C36-2(12111.299mil,7322.913mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C37-1(11511.299mil,7287.48mil) on Top Layer And Pad C37-2(11511.299mil,7322.913mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C38-1(11281.299mil,7287.48mil) on Top Layer And Pad C38-2(11281.299mil,7322.913mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C39-1(10753.583mil,7295.197mil) on Top Layer And Pad C39-2(10789.016mil,7295.197mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C40-1(15540.669mil,1395.669mil) on Top Layer And Pad C40-2(15540.669mil,1431.102mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C4-1(14919.449mil,1496.26mil) on Top Layer And Pad C4-2(14954.882mil,1496.26mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C41-1(15770.669mil,1395.669mil) on Top Layer And Pad C41-2(15770.669mil,1431.102mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C42-1(1445.153mil,3076.714mil) on Top Layer And Pad C42-2(1480.586mil,3076.714mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C43-1(735.987mil,3308.998mil) on Top Layer And Pad C43-2(771.42mil,3308.998mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C44-1(5049.016mil,7359.567mil) on Top Layer And Pad C44-2(5049.016mil,7395mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.079mil < 10mil) Between Pad C44-1(5049.016mil,7359.567mil) on Top Layer And Pad R22-1(5089.016mil,7329.22mil) on Top Layer [Top Solder] Mask Sliver [2.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.079mil < 10mil) Between Pad C44-1(5049.016mil,7359.567mil) on Top Layer And Pad R22-2(5089.016mil,7393.22mil) on Top Layer [Top Solder] Mask Sliver [2.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.079mil < 10mil) Between Pad C44-2(5049.016mil,7395mil) on Top Layer And Pad R22-2(5089.016mil,7393.22mil) on Top Layer [Top Solder] Mask Sliver [2.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C45-1(4129.016mil,7359.567mil) on Top Layer And Pad C45-2(4129.016mil,7395mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C46-1(4359.016mil,7359.567mil) on Top Layer And Pad C46-2(4359.016mil,7395mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.079mil < 10mil) Between Pad C46-1(4359.016mil,7359.567mil) on Top Layer And Pad R24-1(4399.016mil,7329.22mil) on Top Layer [Top Solder] Mask Sliver [2.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.079mil < 10mil) Between Pad C46-1(4359.016mil,7359.567mil) on Top Layer And Pad R24-2(4399.016mil,7393.22mil) on Top Layer [Top Solder] Mask Sliver [2.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.079mil < 10mil) Between Pad C46-2(4359.016mil,7395mil) on Top Layer And Pad R24-2(4399.016mil,7393.22mil) on Top Layer [Top Solder] Mask Sliver [2.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C47-1(4825.668mil,1611.249mil) on Top Layer And Pad C47-2(4861.101mil,1611.249mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C48-1(3659.016mil,7359.567mil) on Top Layer And Pad C48-2(3659.016mil,7395mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C49-1(1092.26mil,3393.351mil) on Top Layer And Pad C49-2(1092.26mil,3428.784mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C50-1(1322.26mil,3393.351mil) on Top Layer And Pad C50-2(1322.26mil,3428.784mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C5-1(14399.449mil,1496.26mil) on Top Layer And Pad C5-2(14434.882mil,1496.26mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C51-1(1107.284mil,911.417mil) on Top Layer And Pad C51-2(1142.717mil,911.417mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C52-1(1222.441mil,911.417mil) on Top Layer And Pad C52-2(1187.008mil,911.417mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C53-1(3676.163mil,1485.265mil) on Top Layer And Pad C53-2(3676.163mil,1520.698mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C56-1(954.731mil,1769.683mil) on Top Layer And Pad C56-2(954.731mil,1805.116mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C59-1(1107.283mil,955.709mil) on Top Layer And Pad C59-2(1142.717mil,955.709mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C60-1(1274.606mil,1007.874mil) on Top Layer And Pad C60-2(1274.606mil,1043.307mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C6-1(14229.449mil,1496.26mil) on Top Layer And Pad C6-2(14264.882mil,1496.26mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C62-1(1274.744mil,1713.552mil) on Top Layer And Pad C62-2(1274.744mil,1748.985mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C63-1(819.882mil,1812.992mil) on Top Layer And Pad C63-2(819.882mil,1848.425mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C7-1(12925mil,3240.354mil) on Top Layer And Pad C7-2(12960.433mil,3240.354mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C8-1(13095mil,3240.354mil) on Top Layer And Pad C8-2(13130.433mil,3240.354mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.236mil < 10mil) Between Pad C9-1(13265mil,3240.354mil) on Top Layer And Pad C9-2(13300.433mil,3240.354mil) on Top Layer [Top Solder] Mask Sliver [2.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad J1-1(1495.079mil,536.417mil) on Top Layer And Pad J1-2(1520.669mil,528.937mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-1(1495.079mil,536.417mil) on Top Layer And Pad J1-6(1447.835mil,524.606mil) on Multi-Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-2(1520.669mil,528.937mil) on Top Layer And Pad J1-3(1546.26mil,528.937mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-3(1546.26mil,528.937mil) on Top Layer And Pad J1-4(1571.85mil,536.417mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad J1-4(1571.85mil,536.417mil) on Top Layer And Pad J1-5(1597.441mil,536.417mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad J1-5(1597.441mil,536.417mil) on Top Layer And Pad J1-7(1644.685mil,524.606mil) on Multi-Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-1(5699.016mil,8257.283mil) on Bottom Layer And Pad P1-2(5648.819mil,8257.283mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-3(5598.622mil,8257.283mil) on Bottom Layer And Pad P1-4(5548.425mil,8257.283mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-4(5548.425mil,8257.283mil) on Bottom Layer And Pad P1-5(5498.228mil,8257.283mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad P1-6(5448.032mil,8257.283mil) on Bottom Layer And Pad P1-7(5397.834mil,8257.283mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R10-1(13093.268mil,7315.748mil) on Top Layer And Pad R10-2(13093.268mil,7351.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R1-1(491.142mil,746.063mil) on Top Layer And Pad R1-2(491.142mil,781.496mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R11-1(11741.299mil,7287.48mil) on Top Layer And Pad R11-2(11741.299mil,7322.913mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R12-1(15247.52mil,1902.913mil) on Top Layer And Pad R12-2(15247.52mil,1938.346mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R18-1(14657.52mil,2692.913mil) on Top Layer And Pad R18-2(14657.52mil,2728.346mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R2-1(546.26mil,788.386mil) on Top Layer And Pad R2-2(546.26mil,823.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R27-1(13602.717mil,2886.575mil) on Top Layer And Pad R27-2(13602.717mil,2922.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R28-1(13832.717mil,2886.575mil) on Top Layer And Pad R28-2(13832.717mil,2922.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R3-1(783.465mil,795.276mil) on Top Layer And Pad R3-2(818.898mil,795.276mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R31-1(13162.717mil,2886.575mil) on Top Layer And Pad R31-2(13162.717mil,2922.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R32-1(16470.669mil,1771.732mil) on Top Layer And Pad R32-2(16470.669mil,1807.165mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R33-1(5709.016mil,7359.567mil) on Top Layer And Pad R33-2(5709.016mil,7395mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R34-1(4819.016mil,7359.567mil) on Top Layer And Pad R34-2(4819.016mil,7395mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R35-1(3889.016mil,7359.567mil) on Top Layer And Pad R35-2(3889.016mil,7395mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R36-1(13552.717mil,2902.638mil) on Top Layer And Pad R36-2(13552.717mil,2938.071mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R37-1(12311.299mil,5387.48mil) on Top Layer And Pad R37-2(12311.299mil,5422.913mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R38-1(11621.299mil,5387.48mil) on Top Layer And Pad R38-2(11621.299mil,5422.913mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R39-1(10941.299mil,5387.48mil) on Top Layer And Pad R39-2(10941.299mil,5422.913mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R40-1(15807.599mil,2572.205mil) on Top Layer And Pad R40-2(15807.599mil,2607.638mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R4-1(832.677mil,664.37mil) on Top Layer And Pad R4-2(832.677mil,628.937mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R41-1(14122.717mil,1736.575mil) on Top Layer And Pad R41-2(14122.717mil,1772.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R42-1(14332.717mil,1736.575mil) on Top Layer And Pad R42-2(14332.717mil,1772.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R43-1(13892.717mil,1736.575mil) on Top Layer And Pad R43-2(13892.717mil,1772.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R44-1(13662.717mil,1736.575mil) on Top Layer And Pad R44-2(13662.717mil,1772.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R45-1(13212.717mil,1736.575mil) on Top Layer And Pad R45-2(13212.717mil,1772.008mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R49-1(2291.339mil,1140.748mil) on Top Layer And Pad R49-2(2291.339mil,1176.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R50-1(2223.425mil,762.795mil) on Top Layer And Pad R50-2(2223.425mil,798.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R5-1(787.402mil,728.346mil) on Top Layer And Pad R5-2(822.835mil,728.346mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R51-1(2858.079mil,3776.517mil) on Top Layer And Pad R51-2(2858.079mil,3811.95mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R52-1(2399.395mil,3776.517mil) on Top Layer And Pad R52-2(2399.395mil,3811.95mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R53-1(1940.712mil,3776.517mil) on Top Layer And Pad R53-2(1940.712mil,3811.95mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R54-1(1710.385mil,3776.517mil) on Top Layer And Pad R54-2(1710.385mil,3811.95mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R55-1(1251.702mil,3776.517mil) on Top Layer And Pad R55-2(1251.702mil,3811.95mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R56-1(1021.375mil,3776.517mil) on Top Layer And Pad R56-2(1021.375mil,3811.95mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R57-1(5203.801mil,6222.607mil) on Top Layer And Pad R57-2(5203.801mil,6258.04mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R58-1(6237.874mil,6477.717mil) on Top Layer And Pad R58-2(6237.874mil,6513.15mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R59-1(4346.37mil,1071.879mil) on Top Layer And Pad R59-2(4346.37mil,1107.312mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R60-1(1625.039mil,1769.683mil) on Top Layer And Pad R60-2(1625.039mil,1805.116mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R6-1(2336.614mil,785.433mil) on Top Layer And Pad R6-2(2336.614mil,750mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R61-1(1414.399mil,1769.683mil) on Top Layer And Pad R61-2(1414.399mil,1805.116mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R62-1(1184.073mil,1769.683mil) on Top Layer And Pad R62-2(1184.073mil,1805.116mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R63-1(546.26mil,671.26mil) on Top Layer And Pad R63-2(546.26mil,706.693mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R64-1(2253.937mil,981.299mil) on Top Layer And Pad R64-2(2253.937mil,1016.732mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R65-1(1049.224mil,1812.992mil) on Top Layer And Pad R65-2(1049.224mil,1848.425mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R66-1(12794.986mil,5747.169mil) on Top Layer And Pad R66-2(12794.986mil,5782.602mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R67-1(12124.678mil,5747.169mil) on Top Layer And Pad R67-2(12124.678mil,5782.602mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R68-1(11433.7mil,5747.169mil) on Top Layer And Pad R68-2(11433.7mil,5782.602mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R69-1(2673.238mil,3118.11mil) on Top Layer And Pad R69-2(2673.238mil,3153.544mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R70-1(1692.876mil,3118.11mil) on Top Layer And Pad R70-2(1692.876mil,3153.544mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R7-1(734.252mil,1021.654mil) on Top Layer And Pad R7-2(734.252mil,986.22mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R71-1(13406.883mil,1050.551mil) on Top Layer And Pad R71-2(13406.883mil,1085.984mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R72-1(13175.573mil,1050.551mil) on Top Layer And Pad R72-2(13175.573mil,1085.984mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R8-1(1049.224mil,1065.945mil) on Top Layer And Pad R8-2(1049.224mil,1101.378mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad R9-1(3461.299mil,6571.22mil) on Top Layer And Pad R9-2(3496.732mil,6571.22mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-1(2432.087mil,694.882mil) on Top Layer And Pad U12-2(2432.087mil,657.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-2(2432.087mil,657.48mil) on Top Layer And Pad U12-3(2432.087mil,620.079mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-4(2530.512mil,620.079mil) on Top Layer And Pad U12-5(2530.512mil,657.48mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U12-5(2530.512mil,657.48mil) on Top Layer And Pad U12-6(2530.512mil,694.882mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-1(1103.347mil,814.961mil) on Top Layer And Pad U3-2(1103.347mil,789.37mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-1(1103.347mil,814.961mil) on Top Layer And Via (1151.575mil,807.087mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-10(1246.063mil,672.244mil) on Top Layer And Pad U3-9(1220.473mil,672.244mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-10(1246.063mil,672.244mil) on Top Layer And Via (1238.189mil,720.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-11(1286.417mil,712.598mil) on Top Layer And Pad U3-12(1286.417mil,738.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-11(1286.417mil,712.598mil) on Top Layer And Via (1238.189mil,720.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-12(1286.417mil,738.189mil) on Top Layer And Pad U3-13(1286.417mil,763.779mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-13(1286.417mil,763.779mil) on Top Layer And Pad U3-14(1286.417mil,789.37mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-13(1286.417mil,763.779mil) on Top Layer And Via (1238.189mil,763.779mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-14(1286.417mil,789.37mil) on Top Layer And Pad U3-15(1286.417mil,814.961mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-15(1286.417mil,814.961mil) on Top Layer And Via (1238.189mil,807.087mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-16(1246.063mil,855.315mil) on Top Layer And Pad U3-17(1220.473mil,855.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-16(1246.063mil,855.315mil) on Top Layer And Via (1238.189mil,807.087mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-17(1220.473mil,855.315mil) on Top Layer And Pad U3-18(1194.882mil,855.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-18(1194.882mil,855.315mil) on Top Layer And Pad U3-19(1169.291mil,855.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-18(1194.882mil,855.315mil) on Top Layer And Via (1194.882mil,807.087mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-19(1169.291mil,855.315mil) on Top Layer And Pad U3-20(1143.701mil,855.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-2(1103.347mil,789.37mil) on Top Layer And Pad U3-3(1103.347mil,763.779mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-20(1143.701mil,855.315mil) on Top Layer And Via (1151.575mil,807.087mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-3(1103.347mil,763.779mil) on Top Layer And Pad U3-4(1103.347mil,738.189mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-3(1103.347mil,763.779mil) on Top Layer And Via (1151.575mil,763.779mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-4(1103.347mil,738.189mil) on Top Layer And Pad U3-5(1103.347mil,712.598mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-5(1103.347mil,712.598mil) on Top Layer And Via (1151.575mil,720.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-6(1143.701mil,672.244mil) on Top Layer And Pad U3-7(1169.291mil,672.244mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.646mil < 10mil) Between Pad U3-6(1143.701mil,672.244mil) on Top Layer And Via (1151.575mil,720.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-7(1169.291mil,672.244mil) on Top Layer And Pad U3-8(1194.882mil,672.244mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-8(1194.882mil,672.244mil) on Top Layer And Pad U3-9(1220.473mil,672.244mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-8(1194.882mil,672.244mil) on Top Layer And Via (1194.882mil,720.472mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-1(595.472mil,627.953mil) on Bottom Layer And Pad U4-11(654.528mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-1(595.472mil,627.953mil) on Bottom Layer And Pad U4-2(595.472mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-1(595.472mil,627.953mil) on Bottom Layer And Via (638.779mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-10(713.583mil,627.953mil) on Bottom Layer And Pad U4-11(654.528mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-10(713.583mil,627.953mil) on Bottom Layer And Pad U4-9(713.583mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-10(713.583mil,627.953mil) on Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad U4-10(713.583mil,627.953mil) on Bottom Layer And Via (750mil,627.953mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-2(595.472mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-3(595.472mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-4(595.472mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-5(595.472mil,706.693mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-6(713.583mil,706.693mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-7(713.583mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-8(713.583mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-11(654.528mil,667.323mil) on Bottom Layer And Pad U4-9(713.583mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-2(595.472mil,647.638mil) on Bottom Layer And Pad U4-3(595.472mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-2(595.472mil,647.638mil) on Bottom Layer And Via (638.779mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-3(595.472mil,667.323mil) on Bottom Layer And Pad U4-4(595.472mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-3(595.472mil,667.323mil) on Bottom Layer And Via (638.779mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-3(595.472mil,667.323mil) on Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-4(595.472mil,687.008mil) on Bottom Layer And Pad U4-5(595.472mil,706.693mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-4(595.472mil,687.008mil) on Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-5(595.472mil,706.693mil) on Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-6(713.583mil,706.693mil) on Bottom Layer And Pad U4-7(713.583mil,687.008mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-6(713.583mil,706.693mil) on Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.45mil < 10mil) Between Pad U4-6(713.583mil,706.693mil) on Bottom Layer And Via (740.158mil,728.346mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.45mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.362mil < 10mil) Between Pad U4-6(713.583mil,706.693mil) on Bottom Layer And Via (750.984mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-7(713.583mil,687.008mil) on Bottom Layer And Pad U4-8(713.583mil,667.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-7(713.583mil,687.008mil) on Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-7(713.583mil,687.008mil) on Bottom Layer And Via (750.984mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-8(713.583mil,667.323mil) on Bottom Layer And Pad U4-9(713.583mil,647.638mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-8(713.583mil,667.323mil) on Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.422mil < 10mil) Between Pad U4-8(713.583mil,667.323mil) on Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.422mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.362mil < 10mil) Between Pad U4-8(713.583mil,667.323mil) on Bottom Layer And Via (750.984mil,687.008mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.362mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-9(713.583mil,647.638mil) on Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.577mil < 10mil) Between Pad U4-9(713.583mil,647.638mil) on Bottom Layer And Via (750mil,627.953mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.577mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-1(676.181mil,393.701mil) on Top Layer And Pad U5-2(676.181mil,419.291mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-1(676.181mil,393.701mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(676.181mil,419.291mil) on Top Layer And Pad U5-3(676.181mil,444.882mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-2(676.181mil,419.291mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-3(676.181mil,444.882mil) on Top Layer And Pad U5-4(676.181mil,470.472mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-3(676.181mil,444.882mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-4(676.181mil,470.472mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-5(526.575mil,470.472mil) on Top Layer And Pad U5-6(526.575mil,444.882mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-5(526.575mil,470.472mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(526.575mil,444.882mil) on Top Layer And Pad U5-7(526.575mil,419.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-6(526.575mil,444.882mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-7(526.575mil,419.291mil) on Top Layer And Pad U5-8(526.575mil,393.701mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-7(526.575mil,419.291mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U5-8(526.575mil,393.701mil) on Top Layer And Pad U5-9(601.378mil,432.087mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-1(11326.181mil,6474.567mil) on Top Layer And Pad U7-7(11381.299mil,6435.197mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-2(11326.181mil,6435.197mil) on Top Layer And Pad U7-7(11381.299mil,6435.197mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-3(11326.181mil,6395.827mil) on Top Layer And Pad U7-7(11381.299mil,6435.197mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-4(11436.417mil,6395.827mil) on Top Layer And Pad U7-7(11381.299mil,6435.197mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-5(11436.417mil,6435.197mil) on Top Layer And Pad U7-7(11381.299mil,6435.197mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U7-6(11436.417mil,6474.567mil) on Top Layer And Pad U7-7(11381.299mil,6435.197mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-1(11172.795mil,6763.583mil) on Top Layer And Pad U8-2(11172.795mil,6737.992mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-2(11172.795mil,6737.992mil) on Top Layer And Pad U8-3(11172.795mil,6712.402mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-3(11172.795mil,6712.402mil) on Top Layer And Pad U8-4(11172.795mil,6686.811mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-5(11109.803mil,6686.811mil) on Top Layer And Pad U8-6(11109.803mil,6712.402mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-6(11109.803mil,6712.402mil) on Top Layer And Pad U8-7(11109.803mil,6737.992mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U8-7(11109.803mil,6737.992mil) on Top Layer And Pad U8-8(11109.803mil,6763.583mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-1(11493.74mil,6738.681mil) on Top Layer And Pad U9-2(11493.74mil,6696.358mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-2(11493.74mil,6696.358mil) on Top Layer And Pad U9-3(11493.74mil,6654.035mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-3(11493.74mil,6654.035mil) on Top Layer And Pad U9-4(11493.74mil,6611.713mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-5(11548.858mil,6611.713mil) on Top Layer And Pad U9-6(11548.858mil,6654.035mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-6(11548.858mil,6654.035mil) on Top Layer And Pad U9-7(11548.858mil,6696.358mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-7(11548.858mil,6696.358mil) on Top Layer And Pad U9-8(11548.858mil,6738.681mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Via (638.779mil,647.638mil) from Top Layer to Bottom Layer And Via (638.779mil,687.008mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.717mil] / [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Via (638.779mil,647.638mil) from Top Layer to Bottom Layer And Via (670.275mil,647.638mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.843mil] / [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Via (638.779mil,687.008mil) from Top Layer to Bottom Layer And Via (670.275mil,687.008mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.843mil] / [Bottom Solder] Mask Sliver [1.843mil]
Rule Violations :227

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (13332.52mil,2570.433mil) on Top Overlay And Pad D16-2(13382.717mil,2534.291mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1457.677mil,596.457mil) on Top Overlay And Pad D9-2(1493.819mil,646.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (5015.354mil,970.472mil) on Top Overlay And Pad D18-1(5037.992mil,946.851mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C14-1(14302.717mil,3212.638mil) on Top Layer And Track (14283.032mil,3192.953mil)(14283.032mil,3267.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C14-1(14302.717mil,3212.638mil) on Top Layer And Track (14283.032mil,3192.953mil)(14322.402mil,3192.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C14-1(14302.717mil,3212.638mil) on Top Layer And Track (14322.402mil,3192.953mil)(14322.402mil,3267.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C18-1(496.063mil,663.386mil) on Top Layer And Track (476.378mil,608.268mil)(476.378mil,683.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C18-1(496.063mil,663.386mil) on Top Layer And Track (476.378mil,683.071mil)(515.748mil,683.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C18-1(496.063mil,663.386mil) on Top Layer And Track (515.748mil,608.268mil)(515.748mil,683.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C18-2(496.063mil,627.953mil) on Top Layer And Track (476.378mil,608.268mil)(476.378mil,683.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C18-2(496.063mil,627.953mil) on Top Layer And Track (476.378mil,608.268mil)(515.748mil,608.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C18-2(496.063mil,627.953mil) on Top Layer And Track (515.748mil,608.268mil)(515.748mil,683.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C21-1(4185.905mil,6191.386mil) on Top Layer And Track (4156.378mil,6164.331mil)(4156.378mil,6282.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad C21-1(4185.905mil,6191.386mil) on Top Layer And Track (4156.378mil,6164.331mil)(4215.433mil,6164.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C21-1(4185.905mil,6191.386mil) on Top Layer And Track (4215.433mil,6164.331mil)(4215.433mil,6282.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C21-2(4185.905mil,6255.386mil) on Top Layer And Track (4156.378mil,6164.331mil)(4156.378mil,6282.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.37mil < 10mil) Between Pad C21-2(4185.905mil,6255.386mil) on Top Layer And Track (4156.378mil,6282.441mil)(4215.433mil,6282.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C21-2(4185.905mil,6255.386mil) on Top Layer And Track (4215.433mil,6164.331mil)(4215.433mil,6282.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C22-1(993.11mil,437.008mil) on Top Layer And Track (1012.795mil,381.89mil)(1012.795mil,456.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C22-1(993.11mil,437.008mil) on Top Layer And Track (973.425mil,381.89mil)(973.425mil,456.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C22-1(993.11mil,437.008mil) on Top Layer And Track (973.425mil,456.693mil)(1012.795mil,456.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C22-2(993.11mil,401.575mil) on Top Layer And Track (1012.795mil,381.89mil)(1012.795mil,456.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C22-2(993.11mil,401.575mil) on Top Layer And Track (973.425mil,381.89mil)(1012.795mil,381.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C22-2(993.11mil,401.575mil) on Top Layer And Track (973.425mil,381.89mil)(973.425mil,456.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C28-1(945.866mil,765.748mil) on Top Layer And Track (926.181mil,746.063mil)(1000.984mil,746.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C28-1(945.866mil,765.748mil) on Top Layer And Track (926.181mil,746.063mil)(926.181mil,785.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C28-1(945.866mil,765.748mil) on Top Layer And Track (926.181mil,785.433mil)(1000.984mil,785.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C28-2(981.299mil,765.748mil) on Top Layer And Track (1000.984mil,746.063mil)(1000.984mil,785.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C28-2(981.299mil,765.748mil) on Top Layer And Track (926.181mil,746.063mil)(1000.984mil,746.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C28-2(981.299mil,765.748mil) on Top Layer And Track (926.181mil,785.433mil)(1000.984mil,785.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-1(12341.299mil,7287.48mil) on Top Layer And Track (12321.614mil,7267.795mil)(12321.614mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C35-1(12341.299mil,7287.48mil) on Top Layer And Track (12321.614mil,7267.795mil)(12360.984mil,7267.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-1(12341.299mil,7287.48mil) on Top Layer And Track (12360.984mil,7267.795mil)(12360.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-2(12341.299mil,7322.913mil) on Top Layer And Track (12321.614mil,7267.795mil)(12321.614mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C35-2(12341.299mil,7322.913mil) on Top Layer And Track (12321.614mil,7342.599mil)(12360.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C35-2(12341.299mil,7322.913mil) on Top Layer And Track (12360.984mil,7267.795mil)(12360.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C36-2(12111.299mil,7322.913mil) on Top Layer And Track (12091.614mil,7267.795mil)(12091.614mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C36-2(12111.299mil,7322.913mil) on Top Layer And Track (12091.614mil,7342.599mil)(12130.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C36-2(12111.299mil,7322.913mil) on Top Layer And Track (12130.984mil,7267.795mil)(12130.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C38-1(11281.299mil,7287.48mil) on Top Layer And Track (11261.614mil,7267.795mil)(11261.614mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C38-1(11281.299mil,7287.48mil) on Top Layer And Track (11261.614mil,7267.795mil)(11300.984mil,7267.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C38-1(11281.299mil,7287.48mil) on Top Layer And Track (11300.984mil,7267.795mil)(11300.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C38-2(11281.299mil,7322.913mil) on Top Layer And Track (11261.614mil,7267.795mil)(11261.614mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C38-2(11281.299mil,7322.913mil) on Top Layer And Track (11261.614mil,7342.599mil)(11300.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C38-2(11281.299mil,7322.913mil) on Top Layer And Track (11300.984mil,7267.795mil)(11300.984mil,7342.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C39-1(10753.583mil,7295.197mil) on Top Layer And Track (10733.898mil,7275.512mil)(10733.898mil,7314.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C39-1(10753.583mil,7295.197mil) on Top Layer And Track (10733.898mil,7275.512mil)(10808.701mil,7275.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C39-1(10753.583mil,7295.197mil) on Top Layer And Track (10733.898mil,7314.882mil)(10808.701mil,7314.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C39-2(10789.016mil,7295.197mil) on Top Layer And Track (10733.898mil,7275.512mil)(10808.701mil,7275.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C39-2(10789.016mil,7295.197mil) on Top Layer And Track (10733.898mil,7314.882mil)(10808.701mil,7314.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C39-2(10789.016mil,7295.197mil) on Top Layer And Track (10808.701mil,7275.512mil)(10808.701mil,7314.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C42-1(1445.153mil,3076.714mil) on Top Layer And Track (1425.468mil,3057.029mil)(1425.468mil,3096.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C42-1(1445.153mil,3076.714mil) on Top Layer And Track (1425.468mil,3057.029mil)(1500.271mil,3057.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C42-1(1445.153mil,3076.714mil) on Top Layer And Track (1425.468mil,3096.399mil)(1500.271mil,3096.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C42-2(1480.586mil,3076.714mil) on Top Layer And Track (1425.468mil,3057.029mil)(1500.271mil,3057.029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C42-2(1480.586mil,3076.714mil) on Top Layer And Track (1425.468mil,3096.399mil)(1500.271mil,3096.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C42-2(1480.586mil,3076.714mil) on Top Layer And Track (1500.271mil,3057.029mil)(1500.271mil,3096.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C44-1(5049.016mil,7359.567mil) on Top Layer And Track (5029.331mil,7339.882mil)(5029.331mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C44-1(5049.016mil,7359.567mil) on Top Layer And Track (5029.331mil,7339.882mil)(5068.701mil,7339.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.827mil < 10mil) Between Pad C44-1(5049.016mil,7359.567mil) on Top Layer And Track (5064.016mil,7304.134mil)(5064.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C44-1(5049.016mil,7359.567mil) on Top Layer And Track (5068.701mil,7339.882mil)(5068.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C44-2(5049.016mil,7395mil) on Top Layer And Track (5029.331mil,7339.882mil)(5029.331mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C44-2(5049.016mil,7395mil) on Top Layer And Track (5029.331mil,7414.685mil)(5068.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.827mil < 10mil) Between Pad C44-2(5049.016mil,7395mil) on Top Layer And Track (5064.016mil,7304.134mil)(5064.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.099mil < 10mil) Between Pad C44-2(5049.016mil,7395mil) on Top Layer And Track (5064.016mil,7418.307mil)(5114.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C44-2(5049.016mil,7395mil) on Top Layer And Track (5068.701mil,7339.882mil)(5068.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C47-1(4825.668mil,1611.249mil) on Top Layer And Track (4805.983mil,1591.564mil)(4805.983mil,1630.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-1(4825.668mil,1611.249mil) on Top Layer And Track (4805.983mil,1591.564mil)(4880.786mil,1591.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-1(4825.668mil,1611.249mil) on Top Layer And Track (4805.983mil,1630.934mil)(4880.786mil,1630.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-2(4861.101mil,1611.249mil) on Top Layer And Track (4805.983mil,1591.564mil)(4880.786mil,1591.564mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C47-2(4861.101mil,1611.249mil) on Top Layer And Track (4805.983mil,1630.934mil)(4880.786mil,1630.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C47-2(4861.101mil,1611.249mil) on Top Layer And Track (4880.786mil,1591.564mil)(4880.786mil,1630.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C49-2(1092.26mil,3428.784mil) on Top Layer And Track (1072.575mil,3373.666mil)(1072.575mil,3448.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C49-2(1092.26mil,3428.784mil) on Top Layer And Track (1072.575mil,3448.469mil)(1111.945mil,3448.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C49-2(1092.26mil,3428.784mil) on Top Layer And Track (1111.945mil,3373.666mil)(1111.945mil,3448.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.378mil < 10mil) Between Pad C54-1(1981.496mil,795.276mil) on Top Layer And Track (1946.496mil,748.032mil)(1946.496mil,840.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.536mil < 10mil) Between Pad C54-1(1981.496mil,795.276mil) on Top Layer And Track (1946.496mil,840.276mil)(2116.496mil,840.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad C54-1(1981.496mil,795.276mil) on Top Layer And Track (2015.748mil,763.78mil)(2047.244mil,763.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad C54-1(1981.496mil,795.276mil) on Top Layer And Track (2015.748mil,826.772mil)(2047.244mil,826.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.536mil < 10mil) Between Pad C54-2(2081.496mil,795.276mil) on Top Layer And Track (1946.496mil,840.276mil)(2116.496mil,840.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad C54-2(2081.496mil,795.276mil) on Top Layer And Track (2015.748mil,763.78mil)(2047.244mil,763.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.874mil < 10mil) Between Pad C54-2(2081.496mil,795.276mil) on Top Layer And Track (2015.748mil,826.772mil)(2047.244mil,826.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.378mil < 10mil) Between Pad C54-2(2081.496mil,795.276mil) on Top Layer And Track (2116.496mil,748.032mil)(2116.496mil,840.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C59-1(1107.283mil,955.709mil) on Top Layer And Track (1087.598mil,975.394mil)(1087.599mil,936.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C59-1(1107.283mil,955.709mil) on Top Layer And Track (1087.598mil,975.394mil)(1162.402mil,975.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C59-1(1107.283mil,955.709mil) on Top Layer And Track (1087.599mil,936.024mil)(1162.402mil,936.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-1(819.882mil,1812.992mil) on Top Layer And Track (800.197mil,1793.307mil)(800.197mil,1868.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C63-1(819.882mil,1812.992mil) on Top Layer And Track (800.197mil,1793.307mil)(839.567mil,1793.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-1(819.882mil,1812.992mil) on Top Layer And Track (839.567mil,1793.307mil)(839.567mil,1868.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-2(819.882mil,1848.425mil) on Top Layer And Track (800.197mil,1793.307mil)(800.197mil,1868.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Pad C63-2(819.882mil,1848.425mil) on Top Layer And Track (800.197mil,1868.11mil)(839.567mil,1868.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.512mil < 10mil) Between Pad C63-2(819.882mil,1848.425mil) on Top Layer And Track (839.567mil,1793.307mil)(839.567mil,1868.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D13-1(3588.858mil,8023.189mil) on Top Layer And Track (3558.346mil,7992.677mil)(3558.346mil,8053.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D13-1(3588.858mil,8023.189mil) on Top Layer And Track (3558.346mil,7992.677mil)(3678.425mil,7992.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D13-1(3588.858mil,8023.189mil) on Top Layer And Track (3558.346mil,8053.701mil)(3678.425mil,8053.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D13-2(3647.913mil,8023.189mil) on Top Layer And Track (3558.346mil,7992.677mil)(3678.425mil,7992.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D13-2(3647.913mil,8023.189mil) on Top Layer And Track (3558.346mil,8053.701mil)(3678.425mil,8053.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.811mil < 10mil) Between Pad D13-2(3647.913mil,8023.189mil) on Top Layer And Track (3678.425mil,7992.677mil)(3678.425mil,8053.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-1(13382.717mil,2374.291mil) on Top Layer And Track (13323.662mil,2363.74mil)(13338.425mil,2363.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-1(13382.717mil,2374.291mil) on Top Layer And Track (13427.008mil,2363.74mil)(13441.772mil,2363.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-2(13382.717mil,2534.291mil) on Top Layer And Track (13323.662mil,2544.842mil)(13338.425mil,2544.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-2(13382.717mil,2534.291mil) on Top Layer And Track (13427.008mil,2544.842mil)(13441.772mil,2544.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18-1(5037.992mil,946.851mil) on Top Layer And Track (5037.008mil,913.386mil)(5037.008mil,923.229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D18-1(5037.992mil,946.851mil) on Top Layer And Track (5037.008mil,970.472mil)(5037.008mil,980.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(542.323mil,545.276mil) on Top Layer And Text "U5" (504.15mil,537.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(1653.819mil,646.654mil) on Top Layer And Track (1664.37mil,587.598mil)(1664.37mil,602.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(1653.819mil,646.654mil) on Top Layer And Track (1664.37mil,690.945mil)(1664.37mil,705.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(1493.819mil,646.654mil) on Top Layer And Track (1483.268mil,587.598mil)(1483.268mil,602.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(1493.819mil,646.654mil) on Top Layer And Track (1483.268mil,705.709mil)(1483.268mil,690.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R13-1(15587.599mil,2554.921mil) on Top Layer And Track (15552.599mil,2524.961mil)(15552.599mil,2654.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R13-1(15587.599mil,2554.921mil) on Top Layer And Track (15552.599mil,2524.961mil)(15622.599mil,2524.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R13-1(15587.599mil,2554.921mil) on Top Layer And Track (15622.599mil,2524.961mil)(15622.599mil,2654.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R13-2(15587.599mil,2624.921mil) on Top Layer And Track (15552.599mil,2524.961mil)(15552.599mil,2654.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R13-2(15587.599mil,2624.921mil) on Top Layer And Track (15552.599mil,2654.882mil)(15622.599mil,2654.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R13-2(15587.599mil,2624.921mil) on Top Layer And Track (15622.599mil,2524.961mil)(15622.599mil,2654.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R14-1(14637.52mil,1885.63mil) on Top Layer And Track (14602.52mil,1855.669mil)(14602.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R14-1(14637.52mil,1885.63mil) on Top Layer And Track (14602.52mil,1855.669mil)(14672.52mil,1855.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R14-1(14637.52mil,1885.63mil) on Top Layer And Track (14672.52mil,1855.669mil)(14672.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R14-2(14637.52mil,1955.63mil) on Top Layer And Track (14602.52mil,1855.669mil)(14602.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R14-2(14637.52mil,1955.63mil) on Top Layer And Track (14602.52mil,1985.59mil)(14672.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R14-2(14637.52mil,1955.63mil) on Top Layer And Track (14672.52mil,1855.669mil)(14672.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R15-1(14857.52mil,1885.63mil) on Top Layer And Track (14822.52mil,1855.669mil)(14822.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R15-1(14857.52mil,1885.63mil) on Top Layer And Track (14822.52mil,1855.669mil)(14892.52mil,1855.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R15-1(14857.52mil,1885.63mil) on Top Layer And Track (14892.52mil,1855.669mil)(14892.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R15-2(14857.52mil,1955.63mil) on Top Layer And Track (14822.52mil,1855.669mil)(14822.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R15-2(14857.52mil,1955.63mil) on Top Layer And Track (14822.52mil,1985.59mil)(14892.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R15-2(14857.52mil,1955.63mil) on Top Layer And Track (14892.52mil,1855.669mil)(14892.52mil,1985.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R18-2(14657.52mil,2728.346mil) on Top Layer And Track (14638.52mil,2672.63mil)(14638.52mil,2748.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R18-2(14657.52mil,2728.346mil) on Top Layer And Track (14638.52mil,2748.63mil)(14676.52mil,2748.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R18-2(14657.52mil,2728.346mil) on Top Layer And Track (14676.52mil,2672.63mil)(14676.52mil,2748.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R2-1(546.26mil,788.386mil) on Top Layer And Track (527.26mil,768.102mil)(527.26mil,844.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R2-1(546.26mil,788.386mil) on Top Layer And Track (527.26mil,768.102mil)(565.26mil,768.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R2-1(546.26mil,788.386mil) on Top Layer And Track (565.26mil,768.102mil)(565.26mil,844.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R2-2(546.26mil,823.819mil) on Top Layer And Track (527.26mil,768.102mil)(527.26mil,844.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R2-2(546.26mil,823.819mil) on Top Layer And Track (527.26mil,844.102mil)(565.26mil,844.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R2-2(546.26mil,823.819mil) on Top Layer And Track (565.26mil,768.102mil)(565.26mil,844.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R22-1(5089.016mil,7329.22mil) on Top Layer And Track (5064.016mil,7304.134mil)(5064.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad R22-1(5089.016mil,7329.22mil) on Top Layer And Track (5064.016mil,7304.134mil)(5114.016mil,7304.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R22-1(5089.016mil,7329.22mil) on Top Layer And Track (5114.016mil,7304.134mil)(5114.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.592mil < 10mil) Between Pad R22-2(5089.016mil,7393.22mil) on Top Layer And Track (5029.331mil,7414.685mil)(5068.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R22-2(5089.016mil,7393.22mil) on Top Layer And Track (5064.016mil,7304.134mil)(5064.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad R22-2(5089.016mil,7393.22mil) on Top Layer And Track (5064.016mil,7418.307mil)(5114.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad R22-2(5089.016mil,7393.22mil) on Top Layer And Track (5068.701mil,7339.882mil)(5068.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R22-2(5089.016mil,7393.22mil) on Top Layer And Track (5114.016mil,7304.134mil)(5114.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R23-1(4931.102mil,7307.567mil) on Top Layer And Track (4906.102mil,7282.48mil)(4906.102mil,7396.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad R23-1(4931.102mil,7307.567mil) on Top Layer And Track (4906.102mil,7282.48mil)(4956.102mil,7282.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R23-1(4931.102mil,7307.567mil) on Top Layer And Track (4956.102mil,7282.48mil)(4956.102mil,7396.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R23-2(4931.102mil,7371.567mil) on Top Layer And Track (4906.102mil,7282.48mil)(4906.102mil,7396.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad R23-2(4931.102mil,7371.567mil) on Top Layer And Track (4906.102mil,7396.654mil)(4956.102mil,7396.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R23-2(4931.102mil,7371.567mil) on Top Layer And Track (4956.102mil,7282.48mil)(4956.102mil,7396.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.857mil < 10mil) Between Pad R24-1(4399.016mil,7329.22mil) on Top Layer And Track (4339.331mil,7339.882mil)(4378.701mil,7339.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R24-1(4399.016mil,7329.22mil) on Top Layer And Track (4374.016mil,7304.134mil)(4374.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad R24-1(4399.016mil,7329.22mil) on Top Layer And Track (4374.016mil,7304.134mil)(4424.016mil,7304.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad R24-1(4399.016mil,7329.22mil) on Top Layer And Track (4378.701mil,7339.882mil)(4378.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R24-1(4399.016mil,7329.22mil) on Top Layer And Track (4424.016mil,7304.134mil)(4424.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.592mil < 10mil) Between Pad R24-2(4399.016mil,7393.22mil) on Top Layer And Track (4339.331mil,7414.685mil)(4378.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R24-2(4399.016mil,7393.22mil) on Top Layer And Track (4374.016mil,7304.134mil)(4374.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.402mil < 10mil) Between Pad R24-2(4399.016mil,7393.22mil) on Top Layer And Track (4374.016mil,7418.307mil)(4424.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad R24-2(4399.016mil,7393.22mil) on Top Layer And Track (4378.701mil,7339.882mil)(4378.701mil,7414.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad R24-2(4399.016mil,7393.22mil) on Top Layer And Track (4424.016mil,7304.134mil)(4424.016mil,7418.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R26-1(14292.717mil,2869.291mil) on Top Layer And Track (14257.717mil,2839.331mil)(14257.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R26-1(14292.717mil,2869.291mil) on Top Layer And Track (14257.717mil,2839.331mil)(14327.717mil,2839.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R26-1(14292.717mil,2869.291mil) on Top Layer And Track (14327.717mil,2839.331mil)(14327.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R26-2(14292.717mil,2939.291mil) on Top Layer And Track (14257.717mil,2839.331mil)(14257.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R26-2(14292.717mil,2939.291mil) on Top Layer And Track (14257.717mil,2969.252mil)(14327.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R26-2(14292.717mil,2939.291mil) on Top Layer And Track (14327.717mil,2839.331mil)(14327.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R28-1(13832.717mil,2886.575mil) on Top Layer And Track (13813.717mil,2866.291mil)(13813.717mil,2942.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R28-1(13832.717mil,2886.575mil) on Top Layer And Track (13813.717mil,2866.291mil)(13851.717mil,2866.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R28-1(13832.717mil,2886.575mil) on Top Layer And Track (13851.717mil,2866.291mil)(13851.717mil,2942.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R29-1(14062.717mil,2869.291mil) on Top Layer And Track (14027.717mil,2839.331mil)(14027.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R29-1(14062.717mil,2869.291mil) on Top Layer And Track (14027.717mil,2839.331mil)(14097.717mil,2839.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R29-1(14062.717mil,2869.291mil) on Top Layer And Track (14097.717mil,2839.331mil)(14097.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R29-2(14062.717mil,2939.291mil) on Top Layer And Track (14027.717mil,2839.331mil)(14027.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad R29-2(14062.717mil,2939.291mil) on Top Layer And Track (14027.717mil,2969.252mil)(14097.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.457mil < 10mil) Between Pad R29-2(14062.717mil,2939.291mil) on Top Layer And Track (14097.717mil,2839.331mil)(14097.717mil,2969.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R3-1(783.465mil,795.276mil) on Top Layer And Track (763.181mil,776.276mil)(763.181mil,814.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R3-1(783.465mil,795.276mil) on Top Layer And Track (763.181mil,776.276mil)(839.181mil,776.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R3-1(783.465mil,795.276mil) on Top Layer And Track (763.181mil,814.276mil)(839.181mil,814.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R34-1(4819.016mil,7359.567mil) on Top Layer And Track (4800.016mil,7339.283mil)(4800.016mil,7415.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R34-1(4819.016mil,7359.567mil) on Top Layer And Track (4800.016mil,7339.283mil)(4838.016mil,7339.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R34-1(4819.016mil,7359.567mil) on Top Layer And Track (4838.016mil,7339.283mil)(4838.016mil,7415.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R34-2(4819.016mil,7395mil) on Top Layer And Track (4800.016mil,7339.283mil)(4800.016mil,7415.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R34-2(4819.016mil,7395mil) on Top Layer And Track (4800.016mil,7415.283mil)(4838.016mil,7415.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R34-2(4819.016mil,7395mil) on Top Layer And Track (4838.016mil,7339.283mil)(4838.016mil,7415.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R37-1(12311.299mil,5387.48mil) on Top Layer And Track (12292.299mil,5367.197mil)(12292.299mil,5443.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R37-1(12311.299mil,5387.48mil) on Top Layer And Track (12292.299mil,5367.197mil)(12330.299mil,5367.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R37-1(12311.299mil,5387.48mil) on Top Layer And Track (12330.299mil,5367.197mil)(12330.299mil,5443.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R37-2(12311.299mil,5422.913mil) on Top Layer And Track (12292.299mil,5367.197mil)(12292.299mil,5443.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R37-2(12311.299mil,5422.913mil) on Top Layer And Track (12292.299mil,5443.197mil)(12330.299mil,5443.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R37-2(12311.299mil,5422.913mil) on Top Layer And Track (12330.299mil,5367.197mil)(12330.299mil,5443.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R41-1(14122.717mil,1736.575mil) on Top Layer And Track (14103.717mil,1716.291mil)(14103.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R41-1(14122.717mil,1736.575mil) on Top Layer And Track (14103.717mil,1716.291mil)(14141.717mil,1716.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R41-1(14122.717mil,1736.575mil) on Top Layer And Track (14141.717mil,1716.291mil)(14141.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R41-2(14122.717mil,1772.008mil) on Top Layer And Track (14103.717mil,1716.291mil)(14103.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R41-2(14122.717mil,1772.008mil) on Top Layer And Track (14103.717mil,1792.291mil)(14141.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R41-2(14122.717mil,1772.008mil) on Top Layer And Track (14141.717mil,1716.291mil)(14141.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R42-2(14332.717mil,1772.008mil) on Top Layer And Track (14313.717mil,1716.291mil)(14313.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R42-2(14332.717mil,1772.008mil) on Top Layer And Track (14313.717mil,1792.291mil)(14351.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R42-2(14332.717mil,1772.008mil) on Top Layer And Track (14351.717mil,1716.291mil)(14351.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R43-1(13892.717mil,1736.575mil) on Top Layer And Track (13873.717mil,1716.291mil)(13873.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R43-1(13892.717mil,1736.575mil) on Top Layer And Track (13873.717mil,1716.291mil)(13911.717mil,1716.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R43-1(13892.717mil,1736.575mil) on Top Layer And Track (13911.717mil,1716.291mil)(13911.717mil,1792.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R49-1(2291.339mil,1140.748mil) on Top Layer And Track (2272.339mil,1120.465mil)(2272.339mil,1196.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R49-1(2291.339mil,1140.748mil) on Top Layer And Track (2272.339mil,1120.465mil)(2310.339mil,1120.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R49-1(2291.339mil,1140.748mil) on Top Layer And Track (2310.339mil,1120.465mil)(2310.339mil,1196.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-1(2858.079mil,3776.517mil) on Top Layer And Text "U11" (2853.669mil,3756.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R51-1(2858.079mil,3776.517mil) on Top Layer And Track (2839.079mil,3756.234mil)(2839.079mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R51-1(2858.079mil,3776.517mil) on Top Layer And Track (2839.079mil,3756.234mil)(2877.079mil,3756.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R51-1(2858.079mil,3776.517mil) on Top Layer And Track (2877.079mil,3756.234mil)(2877.079mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R55-1(1251.702mil,3776.517mil) on Top Layer And Track (1232.702mil,3756.234mil)(1232.702mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R55-1(1251.702mil,3776.517mil) on Top Layer And Track (1232.702mil,3756.234mil)(1270.702mil,3756.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R55-1(1251.702mil,3776.517mil) on Top Layer And Track (1270.702mil,3756.234mil)(1270.702mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R55-2(1251.702mil,3811.95mil) on Top Layer And Track (1232.702mil,3756.234mil)(1232.702mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R55-2(1251.702mil,3811.95mil) on Top Layer And Track (1232.702mil,3832.234mil)(1270.702mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R55-2(1251.702mil,3811.95mil) on Top Layer And Track (1270.702mil,3756.234mil)(1270.702mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R56-1(1021.375mil,3776.517mil) on Top Layer And Track (1002.375mil,3756.234mil)(1002.375mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R56-1(1021.375mil,3776.517mil) on Top Layer And Track (1002.375mil,3756.234mil)(1040.375mil,3756.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R56-1(1021.375mil,3776.517mil) on Top Layer And Track (1040.375mil,3756.234mil)(1040.375mil,3832.234mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-1(1414.399mil,1769.683mil) on Top Layer And Track (1395.399mil,1749.399mil)(1395.399mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R61-1(1414.399mil,1769.683mil) on Top Layer And Track (1395.399mil,1749.399mil)(1433.399mil,1749.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-1(1414.399mil,1769.683mil) on Top Layer And Track (1433.399mil,1749.399mil)(1433.399mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-2(1414.399mil,1805.116mil) on Top Layer And Track (1395.399mil,1749.399mil)(1395.399mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R61-2(1414.399mil,1805.116mil) on Top Layer And Track (1395.399mil,1825.399mil)(1433.399mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R61-2(1414.399mil,1805.116mil) on Top Layer And Track (1433.399mil,1749.399mil)(1433.399mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R62-1(1184.073mil,1769.683mil) on Top Layer And Track (1165.073mil,1749.399mil)(1165.073mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R62-1(1184.073mil,1769.683mil) on Top Layer And Track (1165.073mil,1749.399mil)(1203.073mil,1749.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R62-1(1184.073mil,1769.683mil) on Top Layer And Track (1203.073mil,1749.399mil)(1203.073mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R62-2(1184.073mil,1805.116mil) on Top Layer And Track (1165.073mil,1749.399mil)(1165.073mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R62-2(1184.073mil,1805.116mil) on Top Layer And Track (1165.073mil,1825.399mil)(1203.073mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R62-2(1184.073mil,1805.116mil) on Top Layer And Track (1203.073mil,1749.399mil)(1203.073mil,1825.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-1(1049.224mil,1812.992mil) on Top Layer And Track (1030.224mil,1792.709mil)(1030.224mil,1868.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R65-1(1049.224mil,1812.992mil) on Top Layer And Track (1030.224mil,1792.709mil)(1068.224mil,1792.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-1(1049.224mil,1812.992mil) on Top Layer And Track (1068.224mil,1792.709mil)(1068.224mil,1868.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-2(1049.224mil,1848.425mil) on Top Layer And Track (1030.224mil,1792.709mil)(1030.224mil,1868.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R65-2(1049.224mil,1848.425mil) on Top Layer And Track (1030.224mil,1868.709mil)(1068.224mil,1868.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R65-2(1049.224mil,1848.425mil) on Top Layer And Track (1068.224mil,1792.709mil)(1068.224mil,1868.709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R67-1(12124.678mil,5747.169mil) on Top Layer And Track (12105.678mil,5726.886mil)(12105.678mil,5802.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R67-1(12124.678mil,5747.169mil) on Top Layer And Track (12105.678mil,5726.886mil)(12143.678mil,5726.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R67-1(12124.678mil,5747.169mil) on Top Layer And Track (12143.678mil,5726.886mil)(12143.678mil,5802.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R67-2(12124.678mil,5782.602mil) on Top Layer And Track (12105.678mil,5726.886mil)(12105.678mil,5802.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R67-2(12124.678mil,5782.602mil) on Top Layer And Track (12105.678mil,5802.886mil)(12143.678mil,5802.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R67-2(12124.678mil,5782.602mil) on Top Layer And Track (12143.678mil,5726.886mil)(12143.678mil,5802.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R68-1(11433.7mil,5747.169mil) on Top Layer And Track (11414.7mil,5726.886mil)(11414.7mil,5802.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R68-1(11433.7mil,5747.169mil) on Top Layer And Track (11414.7mil,5726.886mil)(11452.7mil,5726.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R68-1(11433.7mil,5747.169mil) on Top Layer And Track (11452.7mil,5726.886mil)(11452.7mil,5802.886mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R69-1(2673.238mil,3118.11mil) on Top Layer And Track (2654.238mil,3097.827mil)(2654.238mil,3173.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad R69-1(2673.238mil,3118.11mil) on Top Layer And Track (2654.238mil,3097.827mil)(2692.238mil,3097.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.205mil < 10mil) Between Pad R69-1(2673.238mil,3118.11mil) on Top Layer And Track (2692.238mil,3097.827mil)(2692.238mil,3173.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-1(3112.97mil,3072.775mil) on Top Layer And Track (3083.836mil,3135.767mil)(3674.388mil,3135.767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-15(3191.711mil,3671.2mil) on Top Layer And Track (3083.836mil,3608.208mil)(3674.388mil,3608.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-16(3112.97mil,3671.2mil) on Top Layer And Track (3083.836mil,3608.208mil)(3674.388mil,3608.208mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U11-2(3191.711mil,3072.775mil) on Top Layer And Track (3083.836mil,3135.767mil)(3674.388mil,3135.767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U1-5(11188.74mil,5877.559mil) on Top Layer And Track (11140.512mil,5846.26mil)(11140.512mil,6058.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.89mil < 10mil) Between Pad U1-6(11188.74mil,5927.559mil) on Top Layer And Track (11140.512mil,5846.26mil)(11140.512mil,6058.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U7-1(11326.181mil,6474.567mil) on Top Layer And Track (11322.244mil,6494.252mil)(11440.354mil,6494.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U7-4(11436.417mil,6395.827mil) on Top Layer And Track (11322.244mil,6376.142mil)(11440.354mil,6376.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.101mil < 10mil) Between Pad Y1-2(15206.378mil,1476.26mil) on Top Layer And Track (15093.189mil,1430.984mil)(15222.126mil,1430.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.327mil < 10mil) Between Pad Y1-2(15206.378mil,1476.26mil) on Top Layer And Track (15093.189mil,1522.52mil)(15222.126mil,1522.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.327mil]
Rule Violations :258

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room sensors (Bounding Region = (10581.299mil, 4925.197mil, 13481.299mil, 7755.197mil) (InComponentClass('sensors'))
Rule Violations :0

Processing Rule : Room mcu (Bounding Region = (12796.429mil, 634.188mil, 16692.098mil, 3468.842mil) (InComponentClass('mcu'))
Rule Violations :0

Processing Rule : Room wifi (Bounding Region = (545.958mil, 2942.856mil, 3749.767mil, 3939.91mil) (InComponentClass('wifi'))
Rule Violations :0

Processing Rule : Room GSM (Bounding Region = (2569.016mil, 5897.283mil, 6529.016mil, 9837.283mil) (InComponentClass('GSM'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01