INFO: [HLS 200-10] Running 'D:/Applications/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Wang' on host 'laptop-5udm1u2m' (Windows NT_amd64 version 6.2) on Tue Oct 11 02:46:53 -0500 2022
INFO: [HLS 200-10] In directory 'D:/Code/UIUC-ECE527/mp3'
Sourcing Tcl script 'D:/Code/UIUC-ECE527/mp3/mp3a/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'D:/Code/UIUC-ECE527/mp3/mp3a'.
INFO: [HLS 200-10] Adding design file 'mp3a/multiply.h' to the project
INFO: [HLS 200-10] Adding design file 'mp3a/multiply_partA1-1.c' to the project
INFO: [HLS 200-10] Adding design file 'mp3a/multiply_partA1-2.c' to the project
INFO: [HLS 200-10] Adding design file 'mp3a/multiply_partA1-3.c' to the project
INFO: [HLS 200-10] Adding design file 'mp3a/multiply_partA2-1.c' to the project
INFO: [HLS 200-10] Adding design file 'mp3a/multiply_partA2-2.c' to the project
INFO: [HLS 200-10] Adding design file 'mp3a/multiply_partA2-3.c' to the project
INFO: [HLS 200-10] Adding test bench file 'mp3a/multiply_tb.c' to the project
INFO: [HLS 200-10] Opening solution 'D:/Code/UIUC-ECE527/mp3/mp3a/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mp3a/multiply_partA2-3.c' ... 
INFO: [HLS 200-10] Analyzing design file 'mp3a/multiply_partA2-2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'mp3a/multiply_partA2-1.c' ... 
INFO: [HLS 200-10] Analyzing design file 'mp3a/multiply_partA1-3.c' ... 
INFO: [HLS 200-10] Analyzing design file 'mp3a/multiply_partA1-2.c' ... 
INFO: [HLS 200-10] Analyzing design file 'mp3a/multiply_partA1-1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.344 ; gain = 92.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 184.344 ; gain = 92.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.344 ; gain = 92.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.344 ; gain = 92.691
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (mp3a/multiply_partA2-3.c:9) in function 'multiply_a23' partially with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.344 ; gain = 92.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 184.344 ; gain = 92.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multiply_a23' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_a23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'multiply_a23' consists of the following:
	'phi' operation ('k_0_0', mp3a/multiply_partA2-3.c:9) with incoming values : ('add_ln9', mp3a/multiply_partA2-3.c:9) [56]  (0 ns)
	'mul' operation of DSP[72] ('mul_ln14_4', mp3a/multiply_partA2-3.c:14) [71]  (3.36 ns)
	'add' operation of DSP[72] ('add_ln14_6', mp3a/multiply_partA2-3.c:14) [72]  (3.02 ns)
	'getelementptr' operation ('B_addr', mp3a/multiply_partA2-3.c:14) [74]  (0 ns)
	'load' operation ('B_load', mp3a/multiply_partA2-3.c:14) on array 'B' [76]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.871 seconds; current allocated memory: 102.017 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 102.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_a23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/mA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/nA' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/mB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/nB' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/mC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multiply_a23/nC' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multiply_a23' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'multiply_a23_mac_muladd_7ns_8ns_7ns_14_1_1' to 'multiply_a23_mac_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'multiply_a23/mA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_a23/mB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'multiply_a23/nB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'multiply_a23_mac_bkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_a23'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 103.395 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 184.344 ; gain = 92.691
INFO: [VHDL 208-304] Generating VHDL RTL for multiply_a23.
INFO: [VLOG 209-307] Generating Verilog RTL for multiply_a23.
INFO: [HLS 200-112] Total elapsed time: 14.689 seconds; peak allocated memory: 103.395 MB.
