Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=213.167.242.64
ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none;
	t=1793269152;
	b=PXqm3RdXIjg82ZkNwqQItfTIoIT7wNmM+X7MtciULEZfVHQh7V5BCQQYkmRdxdMwgCpM
	 H/z4ay0dnDN2Fyx0uFZ0309CI2Pv3USRsmJQJNNRztFQR324HvX95KLV4p5Z3A0WWTCUd
	 0e1O00qyz5IloFsXpWJbsdXDZlzcmA3Kh50DTli998RWOASeQ4RCZ8jA27S6JbN8LzpkF
	 Ja2Dm/l+Be9Ahu7ytXpU+nASxwTj92Jv85U9H+SyrA+R3d1eWbSGoBK68nWctX6k9r6o/
	 U6mt3Qbd34OJqxNPETdOLWi1Nam9nq5MF+UUCZQ4Xf6tUySqv7nKbWvgQoaJPa62XdA==
ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015;
	a=rsa-sha256; c=relaxed/relaxed; t=1793269152;
	h=DMARC-Filter:Received:DKIM-Signature:From:Date:Subject:MIME-Version:
	 Content-Type:Content-Transfer-Encoding:Message-Id:References:
	 In-Reply-To:To:Cc:X-Mailer:X-Developer-Signature:X-Developer-Key;
	bh=HB1+khf4W7ieUXsIe0qQgtyklax0j9dwfQ8Wri2lxaY=;
	b=h58acD7ZxwW1N9ueGvF5XSvWxoxdf/aRbrslETFIgVj26Tb9oLnXxag8n73ETHy23wlX
	 XjDKELRbjEzr/FijeQJb2cxnMBMdmz72xK7qS5BqshW+070iUs7CbdJWzQlHLapiuAgHr
	 /0R25Bis6PRcmv7vmUO0Jl6TD4CMH3ZzP0WYwHMkkrS5DL9d94AYMM/WdGe66dxYHwaao
	 FVmXvDlB15ppzisMgweM5mKXQRf9mh4gRZm5/5GcoKlx37ZzfMddzKHyWRJkh0QX5Z7io
	 P3YkUX/3oc6XxirJMmoCQ2qrbNdGPK6JC9zkDjgWwccR37GiJJWVz57Po+zSPvcvTwA==
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; 
	dmarc=pass header.from=ideasonboard.com;
	spf=pass smtp.mailfrom=ideasonboard.com;
	dkim=pass header.d=ideasonboard.com header.i=@ideasonboard.com header.a=rsa-sha256 header.s=mail header.b=R9DnLh+m;
	arc=none smtp.remote-ip=213.167.242.64
Received: from perceval.ideasonboard.com (perceval.ideasonboard.com [213.167.242.64])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature ECDSA (prime256v1))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3C41606A31F;
	Thu, 29 Oct 2026 10:19:11 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org A3C41606A31F
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=ideasonboard.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ideasonboard.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key, unprotected) header.d=ideasonboard.com header.i=@ideasonboard.com header.a=rsa-sha256 header.s=mail header.b=R9DnLh+m
Received: from [127.0.1.1] (91-158-153-178.elisa-laajakaista.fi [91.158.153.178])
	by perceval.ideasonboard.com (Postfix) with ESMTPSA id 467566DC;
	Thu, 29 Oct 2026 11:16:55 +0100 (CET)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ideasonboard.com;
	s=mail; t=1793269016;
	bh=aFTh2isL80rpjArw0pBCwb8jHtiH87EGszWWiIa4lhw=;
	h=From:Date:Subject:References:In-Reply-To:To:Cc:From;
	b=R9DnLh+mG+hYS3MdxySsJ/27GD6OyihS1Iaq7eu32TuhI308wfInUPBs9GZKLJLan
	 NNZkTTYRtIb02dYrPw3QXsxJuWo6MaYbyA+ZHYFoMidbWLo4vK2LQTM8wqNbAw3UH8
	 QFKvKZsa8y0vm4xk5v3lQl41JXWNuQ3KIKNtBMtY=
From: Tomi Valkeinen <tomi.valkeinen@ideasonboard.com>
Date: Thu, 29 Oct 2026 12:18:47 +0200
Subject: [PATCH v4 01/14] dt-bindings: display: ti,am65x-dss: Add AM62P DSS
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Post: <mailto:linux-kernel@vger.kernel.org>
List-Help: <mailto:linux-kernel+help@vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
List-Owner: <mailto:linux-kernel+owner@vger.kernel.org>
Precedence: list
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
Message-Id: <20261029-beagley-ai-display-v4-1-dc7f2b532478@ideasonboard.com>
References: <20261029-beagley-ai-display-v4-0-dc7f2b532478@ideasonboard.com>
In-Reply-To: <20261029-beagley-ai-display-v4-0-dc7f2b532478@ideasonboard.com>
To: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>, 
 Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de>, 
 David Airlie <airlied@gmail.com>, Simona Vetter <simona@ffwll.ch>, 
 Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
 Conor Dooley <conor+dt@kernel.org>, Lee Jones <lee@kernel.org>, 
 Aradhya Bhatia <aradhya.bhatia@linux.dev>, Nishanth Menon <nm@ti.com>, 
 Vignesh Raghavendra <vigneshr@ti.com>, Swamil Jain <s-jain1@ti.com>, 
 Devarsh Thakkar <devarsht@ti.com>, 
 Louis Chauvet <louis.chauvet@bootlin.com>
Cc: devicetree@vger.kernel.org, dri-devel@lists.freedesktop.org, 
 linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, 
 Tomi Valkeinen <tomi.valkeinen@ideasonboard.com>
X-Mailer: b4 0.16.0
X-Developer-Signature: v=1; a=openpgp-sha256; l=3512;
 i=tomi.valkeinen@ideasonboard.com; h=from:subject:message-id;
 bh=aFTh2isL80rpjArw0pBCwb8jHtiH87EGszWWiIa4lhw=;
 b=owEBbQKS/ZANAwAIAfo9qoy8lh71AcsmYgBq4x2VXLALbFjY8SqWaRTVz/iQg7GNH89sdNmMV
 bHXtrSQ+JCJAjMEAAEIAB0WIQTEOAw+ll79gQef86f6PaqMvJYe9QUCauMdlQAKCRD6PaqMvJYe
 9YpWD/4vh6Z6ZFLe0UQinSN2gRnsOMQ+HvfoiCjocyFM7lpSOZXOoKfATmEDVR2sX8RY6jM2Fgh
 r3kGpbw9wvnribWvw1zZvyx/OhZD/0FCmggwmnt0NeaA4CDmVVqqvHEUdCm+3JBoMWtC/N8LB5s
 g3Sg547NoR+6pOv0vB5l0CbFeucJD98cgHUFKeGNCWWZgBMDfYBzzPWYz7Si0SLoQEezFdoMe5Y
 wirPDa6s4mm1xL6ZicIL/t/bMf3G+S6pWg95BU15pKQjzMXYWH2MOAHMJYdAroMdu73JkwBmhkt
 80wTaRbLQ40x8x05OgFwYCyBj0Snv+zPxYMO9+MeJgOW1GeFCXH6s1OMnGqtGfJ8hYU6//cx8Wn
 Rv/ZV+rf+J1cFPCPNuaNIYnDa2qTVPMtyBF+SSu293osW1PmtMGLm2x4786a6+agSKOfB/t1X7Q
 ZGmB2DTiJLMys61OGH2muksQzf+D7r2dPJztYQWsSeAOUkjHjpV4ysJ0ZOlNDkQM+GggQw4/dvv
 f5blo1ChtiSmcnNAj9NKH4CzA/l0vK9J3D1mNC+B0nOzx1l8v4Ixa3GrVgjleH9MhZ8rR8CX4X0
 aG+sbQ1bBYsPxeBEK2PjrYRfn32JZKA5luhWHxQleNhmucjbOtPnHrFdQI1iVOeGHuYKCb73MNU
 2TWrlLmYMexoU9w==
X-Developer-Key: i=tomi.valkeinen@ideasonboard.com; a=openpgp;
 fpr=C4380C3E965EFD81079FF3A7FA3DAA8CBC961EF5

TI's AM62P, J722S and AM67A SoCs contain same implementation of the
display subsystem (DSS). There are two instances of the DSS (DSS0 and
DSS1), each with two video ports (VP) and two video planes.
Additionally the SoCs contain two OLDI TXes (OLDI0 and OLDI1), a MIPI
DSI TX and a MIPI DPI output path.

DSS0 supports:
- VP0: OLDI0 in single-link mode, or OLDI0 and OLDI1 in dual-link or
  clone mode.
- VP1: DPI

DSS1 supports:
- VP0: OLDI1 in single-link mode, or DPI
- VP1: DPI or DSI

The DSI is only connected to VP1 of DSS1, but OLDI and DPI are shared
between the DSS instances. Thus only a single VP can output to DPI, and
a single VP can use an OLDI block. Note that in single-link
configuration OLDI0 can be used by DSS0, and at the same time OLDI1 can
be used by DSS1.

The DSS IP itself is compatible with older SoCs. While we could use
"ti,am625-dss" compatible string, we add a new one "ti,am62p-dss" to be
on the safe side in case the driver needs to do something special for
the dual-DSS case in the future.

Original patch by Swamil Jain <s-jain1@ti.com>

Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ideasonboard.com>
---
 .../bindings/display/ti/ti,am65x-dss.yaml          | 27 ++++++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml b/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml
index db7d3d216b64..5ddee18b4982 100644
--- a/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml
+++ b/Documentation/devicetree/bindings/display/ti/ti,am65x-dss.yaml
@@ -28,11 +28,38 @@ description: |
   On AM62A7, the first VP is tied off in the SoC, and the second VP is routed to
   external MIPI DPI pins.
 
+  AM62P SoC contains two instances of the DSS:
+  On AM62P DSS0, the first VP is connected to two OLDI TX instances (the second
+  TX shared with DSS1), the second VP to external MIPI DPI pins (shared with
+  DSS1).
+  On AM62P DSS1, the first VP is connected either to the second OLDI TX, or
+  external MIPI DPI pins. The second VP is connected to either the external MIPI
+  DPI pins or a Cadence DSI TX.
+
+  An important note about OLDIs on AM62P:
+
+  There are two OLDI hardware blocks. Each OLDI has certain configuration that
+  has to be done before it can be used. The OLDI blocks get this configuration
+  directly from the DSS block, via DSS registers. However, as a single OLDI
+  block can be used either with DSS0 or DSS1, the source for the configuration
+  changes according to a mux. This mux is set according to the OLDI
+  configuration registers in DSS0. Thus the OLDI control paths change at
+  runtime, and it is not obvious how to structure this in the DT bindings.
+
+  The solution used here is that each DSS node contains the OLDI nodes that can
+  be used with that DSS. Thus the DSS0 node has two OLDI child nodes, OLDI0 and
+  OLDI1, and the DSS1 node has one OLDI child node, OLDI1, so three OLDI DT
+  nodes in total. The two OLDI1 nodes thus refer to the same piece of hardware,
+  and they cannot be used at the same time. The selection which OLDI nodes to
+  use are chosen in the board dts files, so assuming the dts files are correct,
+  no resource conflict can happen.
+
 properties:
   compatible:
     enum:
       - ti,am625-dss
       - ti,am62a7-dss
+      - ti,am62p-dss
       - ti,am65x-dss
 
   reg:

-- 
2.43.0

