{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:09:01 2023 " "Info: Processing started: Thu Jul 06 21:09:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c revision " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c revision" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement revision.v(88) " "Error (10170): Verilog HDL syntax error at revision.v(88) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement revision.v(91) " "Error (10170): Verilog HDL syntax error at revision.v(91) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"always\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement revision.v(96) " "Error (10170): Verilog HDL syntax error at revision.v(96) near text \"always\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"always\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \"<=\", or \"=\" revision.v(112) " "Error (10170): Verilog HDL syntax error at revision.v(112) near text \"#\";  expecting \"<=\", or \"=\"" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 112 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \";\" revision.v(113) " "Error (10170): Verilog HDL syntax error at revision.v(113) near text \",\";  expecting \";\"" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 113 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"u_RAM\";  expecting \";\" revision.v(116) " "Error (10170): Verilog HDL syntax error at revision.v(116) near text \"u_RAM\";  expecting \";\"" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 116 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"endmodule\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement revision.v(128) " "Error (10170): Verilog HDL syntax error at revision.v(128) near text \"endmodule\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"endmodule\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 128 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "revision.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file revision.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Error: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 06 21:09:02 2023 " "Error: Processing ended: Thu Jul 06 21:09:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
