

================================================================
== Vitis HLS Report for 'sqrt'
================================================================
* Date:           Tue Feb  8 15:34:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       75|  30.000 ns|  0.750 us|    3|   75|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 5 
3 --> 4 5 
4 --> 5 
5 --> 6 23 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 24 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_116_0_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_116_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_1_0_loc = alloca i64 1"   --->   Operation 27 'alloca' 'agg_result_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%eps_3_2_04_loc = alloca i64 1"   --->   Operation 28 'alloca' 'eps_3_2_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%eps_3_1_05_loc = alloca i64 1"   --->   Operation 29 'alloca' 'eps_3_1_05_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%eps_3_0_06_loc = alloca i64 1"   --->   Operation 30 'alloca' 'eps_3_0_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%eps_2_2_07_loc = alloca i64 1"   --->   Operation 31 'alloca' 'eps_2_2_07_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%eps_2_1_08_loc = alloca i64 1"   --->   Operation 32 'alloca' 'eps_2_1_08_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%num_res_load_1_loc = alloca i64 1"   --->   Operation 33 'alloca' 'num_res_load_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%num_res_load_2_loc = alloca i64 1"   --->   Operation 34 'alloca' 'num_res_load_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%eps_1_2_01_loc = alloca i64 1"   --->   Operation 35 'alloca' 'eps_1_2_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%eps_1_1_02_loc = alloca i64 1"   --->   Operation 36 'alloca' 'eps_1_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%res_loc = alloca i64 1"   --->   Operation 37 'alloca' 'res_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 38 'alloca' 'aux' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i128 %p_read" [../src/ban.cpp:61]   --->   Operation 39 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %trunc_ln61, i32 0" [../src/ban.cpp:61]   --->   Operation 40 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban.cpp:61]   --->   Operation 41 'partselect' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%normalizer_1 = bitcast i32 %trunc_ln61_1" [../src/ban.cpp:61]   --->   Operation 42 'bitcast' 'normalizer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.critedge25, void" [../src/ban.cpp:61]   --->   Operation 43 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0" [../src/ban.cpp:61]   --->   Operation 44 'fcmp' 'tmp_5' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62" [../src/ban.cpp:61]   --->   Operation 45 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54" [../src/ban.cpp:61]   --->   Operation 46 'partselect' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.84ns)   --->   "%icmp_ln61_1 = icmp_ne  i8 %tmp_4, i8 255" [../src/ban.cpp:61]   --->   Operation 47 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.05ns)   --->   "%icmp_ln61_2 = icmp_eq  i23 %trunc_ln61_2, i23 0" [../src/ban.cpp:61]   --->   Operation 48 'icmp' 'icmp_ln61_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%or_ln61 = or i1 %icmp_ln61_2, i1 %icmp_ln61_1" [../src/ban.cpp:61]   --->   Operation 49 'or' 'or_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0" [../src/ban.cpp:61]   --->   Operation 50 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_5" [../src/ban.cpp:61]   --->   Operation 51 'and' 'and_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 52 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1" [../src/ban.cpp:61]   --->   Operation 53 'fcmp' 'tmp_7' <Predicate = (!and_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.64>
ST_3 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1" [../src/ban.cpp:61]   --->   Operation 54 'fcmp' 'tmp_7' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.28ns)   --->   "%and_ln61_1 = and i1 %or_ln61, i1 %tmp_7" [../src/ban.cpp:61]   --->   Operation 55 'and' 'and_ln61_1' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_1, void %.critedge25, void %.preheader.preheader" [../src/ban.cpp:61]   --->   Operation 56 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit10._crit_edge"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.57ns)   --->   "%call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_68_1, i128 %p_read, i1 %res_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_68_1, i128 %p_read, i1 %res_loc"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.51>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%res_loc_load = load i1 %res_loc"   --->   Operation 60 'load' 'res_loc_load' <Predicate = (icmp_ln61 & !and_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %res_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:436]   --->   Operation 61 'br' 'br_ln436' <Predicate = (icmp_ln61 & !and_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.51ns)   --->   "%call_ln61 = call void @sqrt_Pipeline_VITIS_LOOP_444_1, i128 %p_read, i32 %normalizer_1, i32 %eps_1_1_02_loc, i32 %eps_1_2_01_loc, i32 %num_res_load_2_loc, i32 %num_res_load_1_loc, i32 %eps_2_1_08_loc, i32 %eps_2_2_07_loc" [../src/ban.cpp:61]   --->   Operation 62 'call' 'call_ln61' <Predicate = (!and_ln61 & !res_loc_load) | (!and_ln61 & !and_ln61_1) | (!icmp_ln61)> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %p_read, i32 1, i32 31" [../src/ban.cpp:502]   --->   Operation 63 'partselect' 'p' <Predicate = (!and_ln61 & !res_loc_load) | (!and_ln61 & !and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban.cpp:437]   --->   Operation 64 'partselect' 'trunc_ln2' <Predicate = (icmp_ln61 & and_ln61_1 & res_loc_load) | (icmp_ln61 & and_ln61)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln437 = bitcast i32 %trunc_ln2" [../src/ban.cpp:437]   --->   Operation 65 'bitcast' 'bitcast_ln437' <Predicate = (icmp_ln61 & and_ln61_1 & res_loc_load) | (icmp_ln61 & and_ln61)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln437_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban.cpp:437]   --->   Operation 66 'partselect' 'trunc_ln437_1' <Predicate = (icmp_ln61 & and_ln61_1 & res_loc_load) | (icmp_ln61 & and_ln61)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln437_1 = bitcast i32 %trunc_ln437_1" [../src/ban.cpp:437]   --->   Operation 67 'bitcast' 'bitcast_ln437_1' <Predicate = (icmp_ln61 & and_ln61_1 & res_loc_load) | (icmp_ln61 & and_ln61)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln437 = br void %_ZN3BanC2EiPKf.57.exit" [../src/ban.cpp:437]   --->   Operation 68 'br' 'br_ln437' <Predicate = (icmp_ln61 & and_ln61_1 & res_loc_load) | (icmp_ln61 & and_ln61)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln61 = call void @sqrt_Pipeline_VITIS_LOOP_444_1, i128 %p_read, i32 %normalizer_1, i32 %eps_1_1_02_loc, i32 %eps_1_2_01_loc, i32 %num_res_load_2_loc, i32 %num_res_load_1_loc, i32 %eps_2_1_08_loc, i32 %eps_2_2_07_loc" [../src/ban.cpp:61]   --->   Operation 69 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.47>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%eps_1_1_02_loc_load = load i32 %eps_1_1_02_loc"   --->   Operation 70 'load' 'eps_1_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%eps_1_2_01_loc_load = load i32 %eps_1_2_01_loc"   --->   Operation 71 'load' 'eps_1_2_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%eps_2_1_08_loc_load = load i32 %eps_2_1_08_loc"   --->   Operation 72 'load' 'eps_2_1_08_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%eps_2_2_07_loc_load = load i32 %eps_2_2_07_loc"   --->   Operation 73 'load' 'eps_2_2_07_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (0.47ns)   --->   "%call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_169_1, i32 %eps_1_1_02_loc_load, i32 %eps_1_2_01_loc_load, i32 %eps_2_1_08_loc_load, i32 %eps_2_2_07_loc_load, i32 %aux"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_169_1, i32 %eps_1_1_02_loc_load, i32 %eps_1_2_01_loc_load, i32 %eps_2_1_08_loc_load, i32 %eps_2_2_07_loc_load, i32 %aux"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 76 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %eps_3_0_06_loc, i32 %eps_3_1_05_loc, i32 %eps_3_2_04_loc"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.57>
ST_10 : Operation 77 [1/2] (0.87ns)   --->   "%call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %eps_3_0_06_loc, i32 %eps_3_1_05_loc, i32 %eps_3_2_04_loc"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 78 [8/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 78 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%eps_3_0_06_loc_load = load i32 %eps_3_0_06_loc"   --->   Operation 79 'load' 'eps_3_0_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%eps_3_1_05_loc_load = load i32 %eps_3_1_05_loc"   --->   Operation 80 'load' 'eps_3_1_05_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%eps_3_2_04_loc_load = load i32 %eps_3_2_04_loc"   --->   Operation 81 'load' 'eps_3_2_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [3/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_0_06_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 82 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [3/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_1_05_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 83 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [3/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_04_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 84 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [7/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 85 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 86 [2/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_0_06_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 86 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [2/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_1_05_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 87 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [2/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_04_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 88 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [6/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 89 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 90 [1/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_0_06_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 90 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_1_05_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 91 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_04_loc_load, i32 -0.125" [../src/ban.cpp:488]   --->   Operation 92 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [5/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 93 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.57>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%num_res_load = load i32 %num_res_load_2_loc"   --->   Operation 94 'load' 'num_res_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%num_res_load_6 = load i32 %num_res_load_1_loc"   --->   Operation 95 'load' 'num_res_load_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:488]   --->   Operation 96 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [4/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1" [../src/ban.cpp:488]   --->   Operation 97 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [4/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load, i32 %mul23_2" [../src/ban.cpp:488]   --->   Operation 98 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 99 [4/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 99 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.57>
ST_15 : Operation 100 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:488]   --->   Operation 100 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1" [../src/ban.cpp:488]   --->   Operation 101 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [3/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load, i32 %mul23_2" [../src/ban.cpp:488]   --->   Operation 102 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [3/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 103 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.57>
ST_16 : Operation 104 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:488]   --->   Operation 104 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1" [../src/ban.cpp:488]   --->   Operation 105 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [2/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load, i32 %mul23_2" [../src/ban.cpp:488]   --->   Operation 106 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [2/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 107 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.57>
ST_17 : Operation 108 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:488]   --->   Operation 108 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1" [../src/ban.cpp:488]   --->   Operation 109 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load, i32 %mul23_2" [../src/ban.cpp:488]   --->   Operation 110 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 111 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 112 [3/3] (7.01ns)   --->   "%tmp_11 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 112 'fmul' 'tmp_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [3/3] (7.01ns)   --->   "%tmp_12 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 113 'fmul' 'tmp_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [3/3] (7.01ns)   --->   "%tmp_13 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 114 'fmul' 'tmp_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 115 [2/3] (7.01ns)   --->   "%tmp_11 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 115 'fmul' 'tmp_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [2/3] (7.01ns)   --->   "%tmp_12 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 116 'fmul' 'tmp_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 117 [2/3] (7.01ns)   --->   "%tmp_13 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 117 'fmul' 'tmp_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 118 [1/3] (7.01ns)   --->   "%tmp_11 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 118 'fmul' 'tmp_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/3] (7.01ns)   --->   "%tmp_12 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 119 'fmul' 'tmp_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/3] (7.01ns)   --->   "%tmp_13 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:498]   --->   Operation 120 'fmul' 'tmp_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.47>
ST_21 : Operation 121 [2/2] (0.47ns)   --->   "%call_ln498 = call void @sqrt_Pipeline_VITIS_LOOP_21_1, i32 %tmp_11, i32 %tmp_12, i32 %tmp_13, i32 %agg_result_1_0_loc, i32 %agg_result_116_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:498]   --->   Operation 121 'call' 'call_ln498' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.87>
ST_22 : Operation 122 [1/2] (0.87ns)   --->   "%call_ln498 = call void @sqrt_Pipeline_VITIS_LOOP_21_1, i32 %tmp_11, i32 %tmp_12, i32 %tmp_13, i32 %agg_result_1_0_loc, i32 %agg_result_116_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:498]   --->   Operation 122 'call' 'call_ln498' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.42>
ST_23 : Operation 123 [1/1] (0.00ns)   --->   "%agg_result_1_0_loc_load = load i32 %agg_result_1_0_loc"   --->   Operation 123 'load' 'agg_result_1_0_loc_load' <Predicate = (!and_ln61 & !res_loc_load) | (!and_ln61 & !and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%agg_result_116_0_loc_load = load i32 %agg_result_116_0_loc"   --->   Operation 124 'load' 'agg_result_116_0_loc_load' <Predicate = (!and_ln61 & !res_loc_load) | (!and_ln61 & !and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc_load = load i32 %agg_result_12_0_loc"   --->   Operation 125 'load' 'agg_result_12_0_loc_load' <Predicate = (!and_ln61 & !res_loc_load) | (!and_ln61 & !and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.57.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!and_ln61 & !res_loc_load) | (!and_ln61 & !and_ln61_1) | (!icmp_ln61)> <Delay = 0.42>
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%this_num_0_write_assign = phi i32 %normalizer_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_1_0_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge"   --->   Operation 127 'phi' 'this_num_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%this_num_1_write_assign = phi i32 %bitcast_ln437, void %_ZNK3BaneqEf.exit, i32 %agg_result_116_0_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge" [../src/ban.cpp:437]   --->   Operation 128 'phi' 'this_num_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%this_num_2_write_assign = phi i32 %bitcast_ln437_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_12_0_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge" [../src/ban.cpp:437]   --->   Operation 129 'phi' 'this_num_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i31 0, void %_ZNK3BaneqEf.exit, i31 %p, void %_ZNK3BaneqEf.exit10._crit_edge"   --->   Operation 130 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln0 = sext i31 %this_p_write_assign" [../src/ban.cpp:0]   --->   Operation 131 'sext' 'sext_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln0" [../src/ban.cpp:503]   --->   Operation 132 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign" [../src/ban.cpp:503]   --->   Operation 133 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign" [../src/ban.cpp:503]   --->   Operation 134 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign" [../src/ban.cpp:503]   --->   Operation 135 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln503 = ret i128 %mrv_3" [../src/ban.cpp:503]   --->   Operation 136 'ret' 'ret_ln503' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.78ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read13' [2]  (0 ns)
	'fcmp' operation ('tmp_5', ../src/ban.cpp:61) [28]  (2.78 ns)

 <State 2>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', ../src/ban.cpp:61) [28]  (2.78 ns)
	'and' operation ('and_ln61', ../src/ban.cpp:61) [29]  (0.287 ns)

 <State 3>: 5.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', ../src/ban.cpp:61) [32]  (2.78 ns)
	'and' operation ('and_ln61_1', ../src/ban.cpp:61) [33]  (0.287 ns)
	blocking operation 2.57 ns on control path)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.52ns
The critical path consists of the following:
	'call' operation ('call_ln61', ../src/ban.cpp:61) to 'sqrt_Pipeline_VITIS_LOOP_444_1' [42]  (1.52 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.476ns
The critical path consists of the following:
	'load' operation ('eps_1_1_02_loc_load') on local variable 'eps_1_1_02_loc' [43]  (0 ns)
	'call' operation ('call_ln0') to 'sqrt_Pipeline_VITIS_LOOP_169_1' [49]  (0.476 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [60]  (6.58 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'load' operation ('eps_3_0_06_loc_load') on local variable 'eps_3_0_06_loc' [51]  (0 ns)
	'fmul' operation ('mul', ../src/ban.cpp:488) [54]  (7.02 ns)

 <State 12>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/ban.cpp:488) [54]  (7.02 ns)

 <State 13>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/ban.cpp:488) [54]  (7.02 ns)

 <State 14>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [60]  (6.58 ns)

 <State 15>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [60]  (6.58 ns)

 <State 16>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [60]  (6.58 ns)

 <State 17>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('normalizer', /home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487) [60]  (6.58 ns)

 <State 18>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:498) [61]  (7.02 ns)

 <State 19>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:498) [61]  (7.02 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('tmp', ../src/ban.cpp:498) [61]  (7.02 ns)

 <State 21>: 0.476ns
The critical path consists of the following:
	'call' operation ('call_ln498', ../src/ban.cpp:498) to 'sqrt_Pipeline_VITIS_LOOP_21_1' [65]  (0.476 ns)

 <State 22>: 0.873ns
The critical path consists of the following:
	'call' operation ('call_ln498', ../src/ban.cpp:498) to 'sqrt_Pipeline_VITIS_LOOP_21_1' [65]  (0.873 ns)

 <State 23>: 0.427ns
The critical path consists of the following:
	'load' operation ('agg_result_1_0_loc_load') on local variable 'agg_result_1_0_loc' [66]  (0 ns)
	multiplexor before 'phi' operation ('normalizer') with incoming values : ('normalizer', ../src/ban.cpp:61) ('agg_result_1_0_loc_load') [77]  (0.427 ns)
	'phi' operation ('normalizer') with incoming values : ('normalizer', ../src/ban.cpp:61) ('agg_result_1_0_loc_load') [77]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
