
Exercise6-EleminateResource.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c48  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08002d58  08002d58  00003d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e04  08002e04  00004010  2**0
                  CONTENTS
  4 .ARM          00000000  08002e04  08002e04  00004010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e04  08002e04  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e04  08002e04  00003e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e08  08002e08  00003e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002e0c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001020  20000010  08002e1c  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001030  08002e1c  00004030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c01a  00000000  00000000  00004039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000226f  00000000  00000000  00010053  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e00  00000000  00000000  000122c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac2  00000000  00000000  000130c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000180ab  00000000  00000000  00013b8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e9f2  00000000  00000000  0002bc35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fe5f  00000000  00000000  0003a627  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca486  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003978  00000000  00000000  000ca4cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000cde44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08002d40 	.word	0x08002d40

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08002d40 	.word	0x08002d40

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000180:	b5b0      	push	{r4, r5, r7, lr}
 8000182:	b096      	sub	sp, #88	@ 0x58
 8000184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	StartFlag = 1;
 8000186:	4b28      	ldr	r3, [pc, #160]	@ (8000228 <main+0xa8>)
 8000188:	2201      	movs	r2, #1
 800018a:	701a      	strb	r2, [r3, #0]
	GreenFlag = 1;
 800018c:	4b27      	ldr	r3, [pc, #156]	@ (800022c <main+0xac>)
 800018e:	2201      	movs	r2, #1
 8000190:	701a      	strb	r2, [r3, #0]
	RedFlag = 1;
 8000192:	4b27      	ldr	r3, [pc, #156]	@ (8000230 <main+0xb0>)
 8000194:	2201      	movs	r2, #1
 8000196:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000198:	f000 fa5a 	bl	8000650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800019c:	f000 f858 	bl	8000250 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a0:	f000 f8de 	bl	8000360 <MX_GPIO_Init>
  MX_TIM4_Init();
 80001a4:	f000 f88e 	bl	80002c4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(yellow_GPIO_Port, yellow_Pin, HIGH);
 80001a8:	2200      	movs	r2, #0
 80001aa:	2104      	movs	r1, #4
 80001ac:	4821      	ldr	r0, [pc, #132]	@ (8000234 <main+0xb4>)
 80001ae:	f000 fd19 	bl	8000be4 <HAL_GPIO_WritePin>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001b2:	4b21      	ldr	r3, [pc, #132]	@ (8000238 <main+0xb8>)
 80001b4:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80001b8:	461d      	mov	r5, r3
 80001ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80001c6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80001ca:	2100      	movs	r1, #0
 80001cc:	4618      	mov	r0, r3
 80001ce:	f001 fb95 	bl	80018fc <osThreadCreate>
 80001d2:	4603      	mov	r3, r0
 80001d4:	4a19      	ldr	r2, [pc, #100]	@ (800023c <main+0xbc>)
 80001d6:	6013      	str	r3, [r2, #0]

  /* definition and creation of Green_Led_Flash */
  osThreadDef(Green_Led_Flash, GreenTask, osPriorityNormal, 0, 128);
 80001d8:	4b19      	ldr	r3, [pc, #100]	@ (8000240 <main+0xc0>)
 80001da:	f107 0420 	add.w	r4, r7, #32
 80001de:	461d      	mov	r5, r3
 80001e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80001e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Green_Led_FlashHandle = osThreadCreate(osThread(Green_Led_Flash), NULL);
 80001ec:	f107 0320 	add.w	r3, r7, #32
 80001f0:	2100      	movs	r1, #0
 80001f2:	4618      	mov	r0, r3
 80001f4:	f001 fb82 	bl	80018fc <osThreadCreate>
 80001f8:	4603      	mov	r3, r0
 80001fa:	4a12      	ldr	r2, [pc, #72]	@ (8000244 <main+0xc4>)
 80001fc:	6013      	str	r3, [r2, #0]

  /* definition and creation of Red_Led_Flash */
  osThreadDef(Red_Led_Flash, RedTask, osPriorityNormal, 0, 128);
 80001fe:	4b12      	ldr	r3, [pc, #72]	@ (8000248 <main+0xc8>)
 8000200:	1d3c      	adds	r4, r7, #4
 8000202:	461d      	mov	r5, r3
 8000204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000208:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800020c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Red_Led_FlashHandle = osThreadCreate(osThread(Red_Led_Flash), NULL);
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	2100      	movs	r1, #0
 8000214:	4618      	mov	r0, r3
 8000216:	f001 fb71 	bl	80018fc <osThreadCreate>
 800021a:	4603      	mov	r3, r0
 800021c:	4a0b      	ldr	r2, [pc, #44]	@ (800024c <main+0xcc>)
 800021e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000220:	f001 fb65 	bl	80018ee <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000224:	bf00      	nop
 8000226:	e7fd      	b.n	8000224 <main+0xa4>
 8000228:	200002d4 	.word	0x200002d4
 800022c:	200002d6 	.word	0x200002d6
 8000230:	200002d5 	.word	0x200002d5
 8000234:	40010800 	.word	0x40010800
 8000238:	08002d64 	.word	0x08002d64
 800023c:	200002c8 	.word	0x200002c8
 8000240:	08002d90 	.word	0x08002d90
 8000244:	200002cc 	.word	0x200002cc
 8000248:	08002dbc 	.word	0x08002dbc
 800024c:	200002d0 	.word	0x200002d0

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b090      	sub	sp, #64	@ 0x40
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	f107 0318 	add.w	r3, r7, #24
 800025a:	2228      	movs	r2, #40	@ 0x28
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f002 fd42 	bl	8002ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000264:	1d3b      	adds	r3, r7, #4
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
 800026a:	605a      	str	r2, [r3, #4]
 800026c:	609a      	str	r2, [r3, #8]
 800026e:	60da      	str	r2, [r3, #12]
 8000270:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000272:	2301      	movs	r3, #1
 8000274:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000276:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800027a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800027c:	2300      	movs	r3, #0
 800027e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000280:	f107 0318 	add.w	r3, r7, #24
 8000284:	4618      	mov	r0, r3
 8000286:	f000 fcc5 	bl	8000c14 <HAL_RCC_OscConfig>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d001      	beq.n	8000294 <SystemClock_Config+0x44>
  {
    Error_Handler();
 8000290:	f000 f92e 	bl	80004f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000294:	230f      	movs	r3, #15
 8000296:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000298:	2301      	movs	r3, #1
 800029a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800029c:	2300      	movs	r3, #0
 800029e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a0:	2300      	movs	r3, #0
 80002a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002a4:	2300      	movs	r3, #0
 80002a6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002a8:	1d3b      	adds	r3, r7, #4
 80002aa:	2100      	movs	r1, #0
 80002ac:	4618      	mov	r0, r3
 80002ae:	f000 ff33 	bl	8001118 <HAL_RCC_ClockConfig>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80002b8:	f000 f91a 	bl	80004f0 <Error_Handler>
  }
}
 80002bc:	bf00      	nop
 80002be:	3740      	adds	r7, #64	@ 0x40
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}

080002c4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b086      	sub	sp, #24
 80002c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ca:	f107 0308 	add.w	r3, r7, #8
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
 80002d2:	605a      	str	r2, [r3, #4]
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002d8:	463b      	mov	r3, r7
 80002da:	2200      	movs	r2, #0
 80002dc:	601a      	str	r2, [r3, #0]
 80002de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80002e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000358 <MX_TIM4_Init+0x94>)
 80002e2:	4a1e      	ldr	r2, [pc, #120]	@ (800035c <MX_TIM4_Init+0x98>)
 80002e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80002e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000358 <MX_TIM4_Init+0x94>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000358 <MX_TIM4_Init+0x94>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80002f2:	4b19      	ldr	r3, [pc, #100]	@ (8000358 <MX_TIM4_Init+0x94>)
 80002f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80002f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002fa:	4b17      	ldr	r3, [pc, #92]	@ (8000358 <MX_TIM4_Init+0x94>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000300:	4b15      	ldr	r3, [pc, #84]	@ (8000358 <MX_TIM4_Init+0x94>)
 8000302:	2200      	movs	r2, #0
 8000304:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000306:	4814      	ldr	r0, [pc, #80]	@ (8000358 <MX_TIM4_Init+0x94>)
 8000308:	f001 f862 	bl	80013d0 <HAL_TIM_Base_Init>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000312:	f000 f8ed 	bl	80004f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000316:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800031a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800031c:	f107 0308 	add.w	r3, r7, #8
 8000320:	4619      	mov	r1, r3
 8000322:	480d      	ldr	r0, [pc, #52]	@ (8000358 <MX_TIM4_Init+0x94>)
 8000324:	f001 f8a3 	bl	800146e <HAL_TIM_ConfigClockSource>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800032e:	f000 f8df 	bl	80004f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000332:	2300      	movs	r3, #0
 8000334:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000336:	2300      	movs	r3, #0
 8000338:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800033a:	463b      	mov	r3, r7
 800033c:	4619      	mov	r1, r3
 800033e:	4806      	ldr	r0, [pc, #24]	@ (8000358 <MX_TIM4_Init+0x94>)
 8000340:	f001 fa60 	bl	8001804 <HAL_TIMEx_MasterConfigSynchronization>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800034a:	f000 f8d1 	bl	80004f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800034e:	bf00      	nop
 8000350:	3718      	adds	r7, #24
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	20000280 	.word	0x20000280
 800035c:	40000800 	.word	0x40000800

08000360 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b086      	sub	sp, #24
 8000364:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000366:	f107 0308 	add.w	r3, r7, #8
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	605a      	str	r2, [r3, #4]
 8000370:	609a      	str	r2, [r3, #8]
 8000372:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000374:	4b17      	ldr	r3, [pc, #92]	@ (80003d4 <MX_GPIO_Init+0x74>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	4a16      	ldr	r2, [pc, #88]	@ (80003d4 <MX_GPIO_Init+0x74>)
 800037a:	f043 0320 	orr.w	r3, r3, #32
 800037e:	6193      	str	r3, [r2, #24]
 8000380:	4b14      	ldr	r3, [pc, #80]	@ (80003d4 <MX_GPIO_Init+0x74>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	f003 0320 	and.w	r3, r3, #32
 8000388:	607b      	str	r3, [r7, #4]
 800038a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800038c:	4b11      	ldr	r3, [pc, #68]	@ (80003d4 <MX_GPIO_Init+0x74>)
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	4a10      	ldr	r2, [pc, #64]	@ (80003d4 <MX_GPIO_Init+0x74>)
 8000392:	f043 0304 	orr.w	r3, r3, #4
 8000396:	6193      	str	r3, [r2, #24]
 8000398:	4b0e      	ldr	r3, [pc, #56]	@ (80003d4 <MX_GPIO_Init+0x74>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	f003 0304 	and.w	r3, r3, #4
 80003a0:	603b      	str	r3, [r7, #0]
 80003a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, green_Pin|red_Pin|yellow_Pin, GPIO_PIN_RESET);
 80003a4:	2200      	movs	r2, #0
 80003a6:	2107      	movs	r1, #7
 80003a8:	480b      	ldr	r0, [pc, #44]	@ (80003d8 <MX_GPIO_Init+0x78>)
 80003aa:	f000 fc1b 	bl	8000be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : green_Pin red_Pin yellow_Pin */
  GPIO_InitStruct.Pin = green_Pin|red_Pin|yellow_Pin;
 80003ae:	2307      	movs	r3, #7
 80003b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b2:	2301      	movs	r3, #1
 80003b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003b6:	2300      	movs	r3, #0
 80003b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ba:	2302      	movs	r3, #2
 80003bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003be:	f107 0308 	add.w	r3, r7, #8
 80003c2:	4619      	mov	r1, r3
 80003c4:	4804      	ldr	r0, [pc, #16]	@ (80003d8 <MX_GPIO_Init+0x78>)
 80003c6:	f000 fa89 	bl	80008dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80003ca:	bf00      	nop
 80003cc:	3718      	adds	r7, #24
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40010800 	.word	0x40010800

080003dc <AccessSharedData>:

/* USER CODE BEGIN 4 */
void AccessSharedData(void) {
 80003dc:	b580      	push	{r7, lr}
 80003de:	af00      	add	r7, sp, #0
    if (StartFlag == 1) {
 80003e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000414 <AccessSharedData+0x38>)
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d103      	bne.n	80003f0 <AccessSharedData+0x14>
        // Set Start flag to Down to indicate resource is in use
        StartFlag = 0;
 80003e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000414 <AccessSharedData+0x38>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	701a      	strb	r2, [r3, #0]
 80003ee:	e004      	b.n	80003fa <AccessSharedData+0x1e>
    } else {
        // Resource contention: Turn on Blue LED
        HAL_GPIO_WritePin(yellow_GPIO_Port, yellow_Pin, HIGH);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2104      	movs	r1, #4
 80003f4:	4808      	ldr	r0, [pc, #32]	@ (8000418 <AccessSharedData+0x3c>)
 80003f6:	f000 fbf5 	bl	8000be4 <HAL_GPIO_WritePin>
    }

    // Simulate read/write operations with a delay of 500 milliseconds
    SimulateReadWriteOperation();
 80003fa:	f000 f80f 	bl	800041c <SimulateReadWriteOperation>

    // Set Start flag back to Up to indicate resource is free
    StartFlag = 1;
 80003fe:	4b05      	ldr	r3, [pc, #20]	@ (8000414 <AccessSharedData+0x38>)
 8000400:	2201      	movs	r2, #1
 8000402:	701a      	strb	r2, [r3, #0]

    // Turn off Blue LED (if it was turned on during contention)
    HAL_GPIO_WritePin(yellow_GPIO_Port, yellow_Pin, LOW);
 8000404:	2201      	movs	r2, #1
 8000406:	2104      	movs	r1, #4
 8000408:	4803      	ldr	r0, [pc, #12]	@ (8000418 <AccessSharedData+0x3c>)
 800040a:	f000 fbeb 	bl	8000be4 <HAL_GPIO_WritePin>
}
 800040e:	bf00      	nop
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	200002d4 	.word	0x200002d4
 8000418:	40010800 	.word	0x40010800

0800041c <SimulateReadWriteOperation>:

void SimulateReadWriteOperation(void) {
 800041c:	b480      	push	{r7}
 800041e:	b083      	sub	sp, #12
 8000420:	af00      	add	r7, sp, #0
    volatile uint32_t delay_count = 0;
 8000422:	2300      	movs	r3, #0
 8000424:	603b      	str	r3, [r7, #0]
    const uint32_t delay_target = 1000000; // Adjust this value to approximate 500 ms
 8000426:	4b09      	ldr	r3, [pc, #36]	@ (800044c <SimulateReadWriteOperation+0x30>)
 8000428:	607b      	str	r3, [r7, #4]

    // Dummy loop to simulate processing time
    for (delay_count = 0; delay_count < delay_target; delay_count++) {
 800042a:	2300      	movs	r3, #0
 800042c:	603b      	str	r3, [r7, #0]
 800042e:	e003      	b.n	8000438 <SimulateReadWriteOperation+0x1c>
        __asm("nop"); // No Operation: Keeps the processor busy without changing code behavior
 8000430:	bf00      	nop
    for (delay_count = 0; delay_count < delay_target; delay_count++) {
 8000432:	683b      	ldr	r3, [r7, #0]
 8000434:	3301      	adds	r3, #1
 8000436:	603b      	str	r3, [r7, #0]
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	429a      	cmp	r2, r3
 800043e:	d8f7      	bhi.n	8000430 <SimulateReadWriteOperation+0x14>
    }
}
 8000440:	bf00      	nop
 8000442:	bf00      	nop
 8000444:	370c      	adds	r7, #12
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr
 800044c:	000f4240 	.word	0x000f4240

08000450 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000458:	2001      	movs	r0, #1
 800045a:	f001 fa9b 	bl	8001994 <osDelay>
 800045e:	e7fb      	b.n	8000458 <StartDefaultTask+0x8>

08000460 <GreenTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GreenTask */
void GreenTask(void const * argument)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GreenTask */
  /* Infinite loop */
  for(;;)
  {
	  GreenFlag = 1;
 8000468:	4b0d      	ldr	r3, [pc, #52]	@ (80004a0 <GreenTask+0x40>)
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
	  	// Turn on Green LED
	  	HAL_GPIO_WritePin(green_GPIO_Port, green_Pin, HIGH);
 800046e:	2200      	movs	r2, #0
 8000470:	2101      	movs	r1, #1
 8000472:	480c      	ldr	r0, [pc, #48]	@ (80004a4 <GreenTask+0x44>)
 8000474:	f000 fbb6 	bl	8000be4 <HAL_GPIO_WritePin>

	  	// Enter critical section
	  	taskENTER_CRITICAL();
 8000478:	f002 f988 	bl	800278c <vPortEnterCritical>
	  	AccessSharedData();
 800047c:	f7ff ffae 	bl	80003dc <AccessSharedData>
	  	taskEXIT_CRITICAL(); // Corrected macro usage
 8000480:	f002 f9b4 	bl	80027ec <vPortExitCritical>

	  	// Turn off Green LED
	  	HAL_GPIO_WritePin(green_GPIO_Port, green_Pin, LOW);
 8000484:	2201      	movs	r2, #1
 8000486:	2101      	movs	r1, #1
 8000488:	4806      	ldr	r0, [pc, #24]	@ (80004a4 <GreenTask+0x44>)
 800048a:	f000 fbab 	bl	8000be4 <HAL_GPIO_WritePin>

	  	GreenFlag = 0;
 800048e:	4b04      	ldr	r3, [pc, #16]	@ (80004a0 <GreenTask+0x40>)
 8000490:	2200      	movs	r2, #0
 8000492:	701a      	strb	r2, [r3, #0]
	  	// Delay for 500 milliseconds
	  	osDelay(500);
 8000494:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000498:	f001 fa7c 	bl	8001994 <osDelay>
	  GreenFlag = 1;
 800049c:	bf00      	nop
 800049e:	e7e3      	b.n	8000468 <GreenTask+0x8>
 80004a0:	200002d6 	.word	0x200002d6
 80004a4:	40010800 	.word	0x40010800

080004a8 <RedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RedTask */
void RedTask(void const * argument)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RedTask */
  /* Infinite loop */
  for(;;)
  {
	  RedFlag = 1;
 80004b0:	4b0d      	ldr	r3, [pc, #52]	@ (80004e8 <RedTask+0x40>)
 80004b2:	2201      	movs	r2, #1
 80004b4:	701a      	strb	r2, [r3, #0]
	  	// Turn on Red LED
	  	HAL_GPIO_WritePin(red_GPIO_Port, red_Pin, HIGH);
 80004b6:	2200      	movs	r2, #0
 80004b8:	2102      	movs	r1, #2
 80004ba:	480c      	ldr	r0, [pc, #48]	@ (80004ec <RedTask+0x44>)
 80004bc:	f000 fb92 	bl	8000be4 <HAL_GPIO_WritePin>

	  	// Enter critical section
	  	taskENTER_CRITICAL();
 80004c0:	f002 f964 	bl	800278c <vPortEnterCritical>
	  	AccessSharedData();
 80004c4:	f7ff ff8a 	bl	80003dc <AccessSharedData>
	  	taskEXIT_CRITICAL(); // Corrected macro usage
 80004c8:	f002 f990 	bl	80027ec <vPortExitCritical>

	  	// Turn off Red LED
	  	HAL_GPIO_WritePin(red_GPIO_Port, red_Pin, LOW);
 80004cc:	2201      	movs	r2, #1
 80004ce:	2102      	movs	r1, #2
 80004d0:	4806      	ldr	r0, [pc, #24]	@ (80004ec <RedTask+0x44>)
 80004d2:	f000 fb87 	bl	8000be4 <HAL_GPIO_WritePin>

	  	RedFlag = 0;
 80004d6:	4b04      	ldr	r3, [pc, #16]	@ (80004e8 <RedTask+0x40>)
 80004d8:	2200      	movs	r2, #0
 80004da:	701a      	strb	r2, [r3, #0]
	  	// Delay for 100 milliseconds
	  	osDelay(100);
 80004dc:	2064      	movs	r0, #100	@ 0x64
 80004de:	f001 fa59 	bl	8001994 <osDelay>
	  RedFlag = 1;
 80004e2:	bf00      	nop
 80004e4:	e7e4      	b.n	80004b0 <RedTask+0x8>
 80004e6:	bf00      	nop
 80004e8:	200002d5 	.word	0x200002d5
 80004ec:	40010800 	.word	0x40010800

080004f0 <Error_Handler>:
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
void Error_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f4:	b672      	cpsid	i
}
 80004f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f8:	bf00      	nop
 80004fa:	e7fd      	b.n	80004f8 <Error_Handler+0x8>

080004fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000502:	4b18      	ldr	r3, [pc, #96]	@ (8000564 <HAL_MspInit+0x68>)
 8000504:	699b      	ldr	r3, [r3, #24]
 8000506:	4a17      	ldr	r2, [pc, #92]	@ (8000564 <HAL_MspInit+0x68>)
 8000508:	f043 0301 	orr.w	r3, r3, #1
 800050c:	6193      	str	r3, [r2, #24]
 800050e:	4b15      	ldr	r3, [pc, #84]	@ (8000564 <HAL_MspInit+0x68>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	60bb      	str	r3, [r7, #8]
 8000518:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051a:	4b12      	ldr	r3, [pc, #72]	@ (8000564 <HAL_MspInit+0x68>)
 800051c:	69db      	ldr	r3, [r3, #28]
 800051e:	4a11      	ldr	r2, [pc, #68]	@ (8000564 <HAL_MspInit+0x68>)
 8000520:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000524:	61d3      	str	r3, [r2, #28]
 8000526:	4b0f      	ldr	r3, [pc, #60]	@ (8000564 <HAL_MspInit+0x68>)
 8000528:	69db      	ldr	r3, [r3, #28]
 800052a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000532:	2200      	movs	r2, #0
 8000534:	210f      	movs	r1, #15
 8000536:	f06f 0001 	mvn.w	r0, #1
 800053a:	f000 f9a6 	bl	800088a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800053e:	4b0a      	ldr	r3, [pc, #40]	@ (8000568 <HAL_MspInit+0x6c>)
 8000540:	685b      	ldr	r3, [r3, #4]
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	4a04      	ldr	r2, [pc, #16]	@ (8000568 <HAL_MspInit+0x6c>)
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055a:	bf00      	nop
 800055c:	3710      	adds	r7, #16
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40021000 	.word	0x40021000
 8000568:	40010000 	.word	0x40010000

0800056c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800056c:	b480      	push	{r7}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a09      	ldr	r2, [pc, #36]	@ (80005a0 <HAL_TIM_Base_MspInit+0x34>)
 800057a:	4293      	cmp	r3, r2
 800057c:	d10b      	bne.n	8000596 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800057e:	4b09      	ldr	r3, [pc, #36]	@ (80005a4 <HAL_TIM_Base_MspInit+0x38>)
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	4a08      	ldr	r2, [pc, #32]	@ (80005a4 <HAL_TIM_Base_MspInit+0x38>)
 8000584:	f043 0304 	orr.w	r3, r3, #4
 8000588:	61d3      	str	r3, [r2, #28]
 800058a:	4b06      	ldr	r3, [pc, #24]	@ (80005a4 <HAL_TIM_Base_MspInit+0x38>)
 800058c:	69db      	ldr	r3, [r3, #28]
 800058e:	f003 0304 	and.w	r3, r3, #4
 8000592:	60fb      	str	r3, [r7, #12]
 8000594:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000596:	bf00      	nop
 8000598:	3714      	adds	r7, #20
 800059a:	46bd      	mov	sp, r7
 800059c:	bc80      	pop	{r7}
 800059e:	4770      	bx	lr
 80005a0:	40000800 	.word	0x40000800
 80005a4:	40021000 	.word	0x40021000

080005a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005ac:	bf00      	nop
 80005ae:	e7fd      	b.n	80005ac <NMI_Handler+0x4>

080005b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b4:	bf00      	nop
 80005b6:	e7fd      	b.n	80005b4 <HardFault_Handler+0x4>

080005b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <MemManage_Handler+0x4>

080005c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005c4:	bf00      	nop
 80005c6:	e7fd      	b.n	80005c4 <BusFault_Handler+0x4>

080005c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005cc:	bf00      	nop
 80005ce:	e7fd      	b.n	80005cc <UsageFault_Handler+0x4>

080005d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005d4:	bf00      	nop
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bc80      	pop	{r7}
 80005da:	4770      	bx	lr

080005dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e0:	f000 f87c 	bl	80006dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80005e4:	f001 ff60 	bl	80024a8 <xTaskGetSchedulerState>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b01      	cmp	r3, #1
 80005ec:	d001      	beq.n	80005f2 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80005ee:	f002 f94b 	bl	8002888 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005f6:	b480      	push	{r7}
 80005f8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005fa:	bf00      	nop
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr
	...

08000604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000604:	f7ff fff7 	bl	80005f6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000608:	480b      	ldr	r0, [pc, #44]	@ (8000638 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800060a:	490c      	ldr	r1, [pc, #48]	@ (800063c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800060c:	4a0c      	ldr	r2, [pc, #48]	@ (8000640 <LoopFillZerobss+0x16>)
  movs r3, #0
 800060e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000610:	e002      	b.n	8000618 <LoopCopyDataInit>

08000612 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000612:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000614:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000616:	3304      	adds	r3, #4

08000618 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000618:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800061a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800061c:	d3f9      	bcc.n	8000612 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800061e:	4a09      	ldr	r2, [pc, #36]	@ (8000644 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000620:	4c09      	ldr	r4, [pc, #36]	@ (8000648 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000622:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000624:	e001      	b.n	800062a <LoopFillZerobss>

08000626 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000626:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000628:	3204      	adds	r2, #4

0800062a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800062a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800062c:	d3fb      	bcc.n	8000626 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800062e:	f002 fb63 	bl	8002cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000632:	f7ff fda5 	bl	8000180 <main>
  bx lr
 8000636:	4770      	bx	lr
  ldr r0, =_sdata
 8000638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800063c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000640:	08002e0c 	.word	0x08002e0c
  ldr r2, =_sbss
 8000644:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000648:	20001030 	.word	0x20001030

0800064c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800064c:	e7fe      	b.n	800064c <ADC1_2_IRQHandler>
	...

08000650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000654:	4b08      	ldr	r3, [pc, #32]	@ (8000678 <HAL_Init+0x28>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a07      	ldr	r2, [pc, #28]	@ (8000678 <HAL_Init+0x28>)
 800065a:	f043 0310 	orr.w	r3, r3, #16
 800065e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000660:	2003      	movs	r0, #3
 8000662:	f000 f907 	bl	8000874 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000666:	200f      	movs	r0, #15
 8000668:	f000 f808 	bl	800067c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800066c:	f7ff ff46 	bl	80004fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000670:	2300      	movs	r3, #0
}
 8000672:	4618      	mov	r0, r3
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40022000 	.word	0x40022000

0800067c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000684:	4b12      	ldr	r3, [pc, #72]	@ (80006d0 <HAL_InitTick+0x54>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b12      	ldr	r3, [pc, #72]	@ (80006d4 <HAL_InitTick+0x58>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	4619      	mov	r1, r3
 800068e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000692:	fbb3 f3f1 	udiv	r3, r3, r1
 8000696:	fbb2 f3f3 	udiv	r3, r2, r3
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f911 	bl	80008c2 <HAL_SYSTICK_Config>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
 80006a8:	e00e      	b.n	80006c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b0f      	cmp	r3, #15
 80006ae:	d80a      	bhi.n	80006c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b0:	2200      	movs	r2, #0
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	f04f 30ff 	mov.w	r0, #4294967295
 80006b8:	f000 f8e7 	bl	800088a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006bc:	4a06      	ldr	r2, [pc, #24]	@ (80006d8 <HAL_InitTick+0x5c>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006c2:	2300      	movs	r3, #0
 80006c4:	e000      	b.n	80006c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006c6:	2301      	movs	r3, #1
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000000 	.word	0x20000000
 80006d4:	20000008 	.word	0x20000008
 80006d8:	20000004 	.word	0x20000004

080006dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e0:	4b05      	ldr	r3, [pc, #20]	@ (80006f8 <HAL_IncTick+0x1c>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b05      	ldr	r3, [pc, #20]	@ (80006fc <HAL_IncTick+0x20>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	4a03      	ldr	r2, [pc, #12]	@ (80006fc <HAL_IncTick+0x20>)
 80006ee:	6013      	str	r3, [r2, #0]
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr
 80006f8:	20000008 	.word	0x20000008
 80006fc:	200002d8 	.word	0x200002d8

08000700 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return uwTick;
 8000704:	4b02      	ldr	r3, [pc, #8]	@ (8000710 <HAL_GetTick+0x10>)
 8000706:	681b      	ldr	r3, [r3, #0]
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	200002d8 	.word	0x200002d8

08000714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000714:	b480      	push	{r7}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	f003 0307 	and.w	r3, r3, #7
 8000722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000724:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <__NVIC_SetPriorityGrouping+0x44>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800072a:	68ba      	ldr	r2, [r7, #8]
 800072c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000730:	4013      	ands	r3, r2
 8000732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000738:	68bb      	ldr	r3, [r7, #8]
 800073a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800073c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000740:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000746:	4a04      	ldr	r2, [pc, #16]	@ (8000758 <__NVIC_SetPriorityGrouping+0x44>)
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	60d3      	str	r3, [r2, #12]
}
 800074c:	bf00      	nop
 800074e:	3714      	adds	r7, #20
 8000750:	46bd      	mov	sp, r7
 8000752:	bc80      	pop	{r7}
 8000754:	4770      	bx	lr
 8000756:	bf00      	nop
 8000758:	e000ed00 	.word	0xe000ed00

0800075c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000760:	4b04      	ldr	r3, [pc, #16]	@ (8000774 <__NVIC_GetPriorityGrouping+0x18>)
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	0a1b      	lsrs	r3, r3, #8
 8000766:	f003 0307 	and.w	r3, r3, #7
}
 800076a:	4618      	mov	r0, r3
 800076c:	46bd      	mov	sp, r7
 800076e:	bc80      	pop	{r7}
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	e000ed00 	.word	0xe000ed00

08000778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	6039      	str	r1, [r7, #0]
 8000782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000788:	2b00      	cmp	r3, #0
 800078a:	db0a      	blt.n	80007a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	b2da      	uxtb	r2, r3
 8000790:	490c      	ldr	r1, [pc, #48]	@ (80007c4 <__NVIC_SetPriority+0x4c>)
 8000792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000796:	0112      	lsls	r2, r2, #4
 8000798:	b2d2      	uxtb	r2, r2
 800079a:	440b      	add	r3, r1
 800079c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007a0:	e00a      	b.n	80007b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	4908      	ldr	r1, [pc, #32]	@ (80007c8 <__NVIC_SetPriority+0x50>)
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	f003 030f 	and.w	r3, r3, #15
 80007ae:	3b04      	subs	r3, #4
 80007b0:	0112      	lsls	r2, r2, #4
 80007b2:	b2d2      	uxtb	r2, r2
 80007b4:	440b      	add	r3, r1
 80007b6:	761a      	strb	r2, [r3, #24]
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	e000e100 	.word	0xe000e100
 80007c8:	e000ed00 	.word	0xe000ed00

080007cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b089      	sub	sp, #36	@ 0x24
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	60f8      	str	r0, [r7, #12]
 80007d4:	60b9      	str	r1, [r7, #8]
 80007d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f003 0307 	and.w	r3, r3, #7
 80007de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e0:	69fb      	ldr	r3, [r7, #28]
 80007e2:	f1c3 0307 	rsb	r3, r3, #7
 80007e6:	2b04      	cmp	r3, #4
 80007e8:	bf28      	it	cs
 80007ea:	2304      	movcs	r3, #4
 80007ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ee:	69fb      	ldr	r3, [r7, #28]
 80007f0:	3304      	adds	r3, #4
 80007f2:	2b06      	cmp	r3, #6
 80007f4:	d902      	bls.n	80007fc <NVIC_EncodePriority+0x30>
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	3b03      	subs	r3, #3
 80007fa:	e000      	b.n	80007fe <NVIC_EncodePriority+0x32>
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000800:	f04f 32ff 	mov.w	r2, #4294967295
 8000804:	69bb      	ldr	r3, [r7, #24]
 8000806:	fa02 f303 	lsl.w	r3, r2, r3
 800080a:	43da      	mvns	r2, r3
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	401a      	ands	r2, r3
 8000810:	697b      	ldr	r3, [r7, #20]
 8000812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000814:	f04f 31ff 	mov.w	r1, #4294967295
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	fa01 f303 	lsl.w	r3, r1, r3
 800081e:	43d9      	mvns	r1, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000824:	4313      	orrs	r3, r2
         );
}
 8000826:	4618      	mov	r0, r3
 8000828:	3724      	adds	r7, #36	@ 0x24
 800082a:	46bd      	mov	sp, r7
 800082c:	bc80      	pop	{r7}
 800082e:	4770      	bx	lr

08000830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	3b01      	subs	r3, #1
 800083c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000840:	d301      	bcc.n	8000846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000842:	2301      	movs	r3, #1
 8000844:	e00f      	b.n	8000866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000846:	4a0a      	ldr	r2, [pc, #40]	@ (8000870 <SysTick_Config+0x40>)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800084e:	210f      	movs	r1, #15
 8000850:	f04f 30ff 	mov.w	r0, #4294967295
 8000854:	f7ff ff90 	bl	8000778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000858:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <SysTick_Config+0x40>)
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800085e:	4b04      	ldr	r3, [pc, #16]	@ (8000870 <SysTick_Config+0x40>)
 8000860:	2207      	movs	r2, #7
 8000862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000864:	2300      	movs	r3, #0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	e000e010 	.word	0xe000e010

08000874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f7ff ff49 	bl	8000714 <__NVIC_SetPriorityGrouping>
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}

0800088a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800088a:	b580      	push	{r7, lr}
 800088c:	b086      	sub	sp, #24
 800088e:	af00      	add	r7, sp, #0
 8000890:	4603      	mov	r3, r0
 8000892:	60b9      	str	r1, [r7, #8]
 8000894:	607a      	str	r2, [r7, #4]
 8000896:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000898:	2300      	movs	r3, #0
 800089a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800089c:	f7ff ff5e 	bl	800075c <__NVIC_GetPriorityGrouping>
 80008a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	68b9      	ldr	r1, [r7, #8]
 80008a6:	6978      	ldr	r0, [r7, #20]
 80008a8:	f7ff ff90 	bl	80007cc <NVIC_EncodePriority>
 80008ac:	4602      	mov	r2, r0
 80008ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b2:	4611      	mov	r1, r2
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff ff5f 	bl	8000778 <__NVIC_SetPriority>
}
 80008ba:	bf00      	nop
 80008bc:	3718      	adds	r7, #24
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b082      	sub	sp, #8
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f7ff ffb0 	bl	8000830 <SysTick_Config>
 80008d0:	4603      	mov	r3, r0
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
	...

080008dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008dc:	b480      	push	{r7}
 80008de:	b08b      	sub	sp, #44	@ 0x2c
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008e6:	2300      	movs	r3, #0
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008ea:	2300      	movs	r3, #0
 80008ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008ee:	e169      	b.n	8000bc4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008f0:	2201      	movs	r2, #1
 80008f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008f4:	fa02 f303 	lsl.w	r3, r2, r3
 80008f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	69fa      	ldr	r2, [r7, #28]
 8000900:	4013      	ands	r3, r2
 8000902:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000904:	69ba      	ldr	r2, [r7, #24]
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	429a      	cmp	r2, r3
 800090a:	f040 8158 	bne.w	8000bbe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	4a9a      	ldr	r2, [pc, #616]	@ (8000b7c <HAL_GPIO_Init+0x2a0>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d05e      	beq.n	80009d6 <HAL_GPIO_Init+0xfa>
 8000918:	4a98      	ldr	r2, [pc, #608]	@ (8000b7c <HAL_GPIO_Init+0x2a0>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d875      	bhi.n	8000a0a <HAL_GPIO_Init+0x12e>
 800091e:	4a98      	ldr	r2, [pc, #608]	@ (8000b80 <HAL_GPIO_Init+0x2a4>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d058      	beq.n	80009d6 <HAL_GPIO_Init+0xfa>
 8000924:	4a96      	ldr	r2, [pc, #600]	@ (8000b80 <HAL_GPIO_Init+0x2a4>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d86f      	bhi.n	8000a0a <HAL_GPIO_Init+0x12e>
 800092a:	4a96      	ldr	r2, [pc, #600]	@ (8000b84 <HAL_GPIO_Init+0x2a8>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d052      	beq.n	80009d6 <HAL_GPIO_Init+0xfa>
 8000930:	4a94      	ldr	r2, [pc, #592]	@ (8000b84 <HAL_GPIO_Init+0x2a8>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d869      	bhi.n	8000a0a <HAL_GPIO_Init+0x12e>
 8000936:	4a94      	ldr	r2, [pc, #592]	@ (8000b88 <HAL_GPIO_Init+0x2ac>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d04c      	beq.n	80009d6 <HAL_GPIO_Init+0xfa>
 800093c:	4a92      	ldr	r2, [pc, #584]	@ (8000b88 <HAL_GPIO_Init+0x2ac>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d863      	bhi.n	8000a0a <HAL_GPIO_Init+0x12e>
 8000942:	4a92      	ldr	r2, [pc, #584]	@ (8000b8c <HAL_GPIO_Init+0x2b0>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d046      	beq.n	80009d6 <HAL_GPIO_Init+0xfa>
 8000948:	4a90      	ldr	r2, [pc, #576]	@ (8000b8c <HAL_GPIO_Init+0x2b0>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d85d      	bhi.n	8000a0a <HAL_GPIO_Init+0x12e>
 800094e:	2b12      	cmp	r3, #18
 8000950:	d82a      	bhi.n	80009a8 <HAL_GPIO_Init+0xcc>
 8000952:	2b12      	cmp	r3, #18
 8000954:	d859      	bhi.n	8000a0a <HAL_GPIO_Init+0x12e>
 8000956:	a201      	add	r2, pc, #4	@ (adr r2, 800095c <HAL_GPIO_Init+0x80>)
 8000958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800095c:	080009d7 	.word	0x080009d7
 8000960:	080009b1 	.word	0x080009b1
 8000964:	080009c3 	.word	0x080009c3
 8000968:	08000a05 	.word	0x08000a05
 800096c:	08000a0b 	.word	0x08000a0b
 8000970:	08000a0b 	.word	0x08000a0b
 8000974:	08000a0b 	.word	0x08000a0b
 8000978:	08000a0b 	.word	0x08000a0b
 800097c:	08000a0b 	.word	0x08000a0b
 8000980:	08000a0b 	.word	0x08000a0b
 8000984:	08000a0b 	.word	0x08000a0b
 8000988:	08000a0b 	.word	0x08000a0b
 800098c:	08000a0b 	.word	0x08000a0b
 8000990:	08000a0b 	.word	0x08000a0b
 8000994:	08000a0b 	.word	0x08000a0b
 8000998:	08000a0b 	.word	0x08000a0b
 800099c:	08000a0b 	.word	0x08000a0b
 80009a0:	080009b9 	.word	0x080009b9
 80009a4:	080009cd 	.word	0x080009cd
 80009a8:	4a79      	ldr	r2, [pc, #484]	@ (8000b90 <HAL_GPIO_Init+0x2b4>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d013      	beq.n	80009d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80009ae:	e02c      	b.n	8000a0a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	68db      	ldr	r3, [r3, #12]
 80009b4:	623b      	str	r3, [r7, #32]
          break;
 80009b6:	e029      	b.n	8000a0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	3304      	adds	r3, #4
 80009be:	623b      	str	r3, [r7, #32]
          break;
 80009c0:	e024      	b.n	8000a0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	68db      	ldr	r3, [r3, #12]
 80009c6:	3308      	adds	r3, #8
 80009c8:	623b      	str	r3, [r7, #32]
          break;
 80009ca:	e01f      	b.n	8000a0c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	330c      	adds	r3, #12
 80009d2:	623b      	str	r3, [r7, #32]
          break;
 80009d4:	e01a      	b.n	8000a0c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d102      	bne.n	80009e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009de:	2304      	movs	r3, #4
 80009e0:	623b      	str	r3, [r7, #32]
          break;
 80009e2:	e013      	b.n	8000a0c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	689b      	ldr	r3, [r3, #8]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d105      	bne.n	80009f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009ec:	2308      	movs	r3, #8
 80009ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	69fa      	ldr	r2, [r7, #28]
 80009f4:	611a      	str	r2, [r3, #16]
          break;
 80009f6:	e009      	b.n	8000a0c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009f8:	2308      	movs	r3, #8
 80009fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	69fa      	ldr	r2, [r7, #28]
 8000a00:	615a      	str	r2, [r3, #20]
          break;
 8000a02:	e003      	b.n	8000a0c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a04:	2300      	movs	r3, #0
 8000a06:	623b      	str	r3, [r7, #32]
          break;
 8000a08:	e000      	b.n	8000a0c <HAL_GPIO_Init+0x130>
          break;
 8000a0a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	2bff      	cmp	r3, #255	@ 0xff
 8000a10:	d801      	bhi.n	8000a16 <HAL_GPIO_Init+0x13a>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	e001      	b.n	8000a1a <HAL_GPIO_Init+0x13e>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3304      	adds	r3, #4
 8000a1a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a1c:	69bb      	ldr	r3, [r7, #24]
 8000a1e:	2bff      	cmp	r3, #255	@ 0xff
 8000a20:	d802      	bhi.n	8000a28 <HAL_GPIO_Init+0x14c>
 8000a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	e002      	b.n	8000a2e <HAL_GPIO_Init+0x152>
 8000a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a2a:	3b08      	subs	r3, #8
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	210f      	movs	r1, #15
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3c:	43db      	mvns	r3, r3
 8000a3e:	401a      	ands	r2, r3
 8000a40:	6a39      	ldr	r1, [r7, #32]
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	fa01 f303 	lsl.w	r3, r1, r3
 8000a48:	431a      	orrs	r2, r3
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	f000 80b1 	beq.w	8000bbe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a5c:	4b4d      	ldr	r3, [pc, #308]	@ (8000b94 <HAL_GPIO_Init+0x2b8>)
 8000a5e:	699b      	ldr	r3, [r3, #24]
 8000a60:	4a4c      	ldr	r2, [pc, #304]	@ (8000b94 <HAL_GPIO_Init+0x2b8>)
 8000a62:	f043 0301 	orr.w	r3, r3, #1
 8000a66:	6193      	str	r3, [r2, #24]
 8000a68:	4b4a      	ldr	r3, [pc, #296]	@ (8000b94 <HAL_GPIO_Init+0x2b8>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	f003 0301 	and.w	r3, r3, #1
 8000a70:	60bb      	str	r3, [r7, #8]
 8000a72:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a74:	4a48      	ldr	r2, [pc, #288]	@ (8000b98 <HAL_GPIO_Init+0x2bc>)
 8000a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a78:	089b      	lsrs	r3, r3, #2
 8000a7a:	3302      	adds	r3, #2
 8000a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a80:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a84:	f003 0303 	and.w	r3, r3, #3
 8000a88:	009b      	lsls	r3, r3, #2
 8000a8a:	220f      	movs	r2, #15
 8000a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a90:	43db      	mvns	r3, r3
 8000a92:	68fa      	ldr	r2, [r7, #12]
 8000a94:	4013      	ands	r3, r2
 8000a96:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4a40      	ldr	r2, [pc, #256]	@ (8000b9c <HAL_GPIO_Init+0x2c0>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d013      	beq.n	8000ac8 <HAL_GPIO_Init+0x1ec>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4a3f      	ldr	r2, [pc, #252]	@ (8000ba0 <HAL_GPIO_Init+0x2c4>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d00d      	beq.n	8000ac4 <HAL_GPIO_Init+0x1e8>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4a3e      	ldr	r2, [pc, #248]	@ (8000ba4 <HAL_GPIO_Init+0x2c8>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d007      	beq.n	8000ac0 <HAL_GPIO_Init+0x1e4>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4a3d      	ldr	r2, [pc, #244]	@ (8000ba8 <HAL_GPIO_Init+0x2cc>)
 8000ab4:	4293      	cmp	r3, r2
 8000ab6:	d101      	bne.n	8000abc <HAL_GPIO_Init+0x1e0>
 8000ab8:	2303      	movs	r3, #3
 8000aba:	e006      	b.n	8000aca <HAL_GPIO_Init+0x1ee>
 8000abc:	2304      	movs	r3, #4
 8000abe:	e004      	b.n	8000aca <HAL_GPIO_Init+0x1ee>
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	e002      	b.n	8000aca <HAL_GPIO_Init+0x1ee>
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e000      	b.n	8000aca <HAL_GPIO_Init+0x1ee>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000acc:	f002 0203 	and.w	r2, r2, #3
 8000ad0:	0092      	lsls	r2, r2, #2
 8000ad2:	4093      	lsls	r3, r2
 8000ad4:	68fa      	ldr	r2, [r7, #12]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ada:	492f      	ldr	r1, [pc, #188]	@ (8000b98 <HAL_GPIO_Init+0x2bc>)
 8000adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ade:	089b      	lsrs	r3, r3, #2
 8000ae0:	3302      	adds	r3, #2
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d006      	beq.n	8000b02 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000af4:	4b2d      	ldr	r3, [pc, #180]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000af6:	689a      	ldr	r2, [r3, #8]
 8000af8:	492c      	ldr	r1, [pc, #176]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	608b      	str	r3, [r1, #8]
 8000b00:	e006      	b.n	8000b10 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b02:	4b2a      	ldr	r3, [pc, #168]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b04:	689a      	ldr	r2, [r3, #8]
 8000b06:	69bb      	ldr	r3, [r7, #24]
 8000b08:	43db      	mvns	r3, r3
 8000b0a:	4928      	ldr	r1, [pc, #160]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d006      	beq.n	8000b2a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b1c:	4b23      	ldr	r3, [pc, #140]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b1e:	68da      	ldr	r2, [r3, #12]
 8000b20:	4922      	ldr	r1, [pc, #136]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b22:	69bb      	ldr	r3, [r7, #24]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	60cb      	str	r3, [r1, #12]
 8000b28:	e006      	b.n	8000b38 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b2a:	4b20      	ldr	r3, [pc, #128]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b2c:	68da      	ldr	r2, [r3, #12]
 8000b2e:	69bb      	ldr	r3, [r7, #24]
 8000b30:	43db      	mvns	r3, r3
 8000b32:	491e      	ldr	r1, [pc, #120]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b34:	4013      	ands	r3, r2
 8000b36:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d006      	beq.n	8000b52 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b44:	4b19      	ldr	r3, [pc, #100]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b46:	685a      	ldr	r2, [r3, #4]
 8000b48:	4918      	ldr	r1, [pc, #96]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	604b      	str	r3, [r1, #4]
 8000b50:	e006      	b.n	8000b60 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b52:	4b16      	ldr	r3, [pc, #88]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b54:	685a      	ldr	r2, [r3, #4]
 8000b56:	69bb      	ldr	r3, [r7, #24]
 8000b58:	43db      	mvns	r3, r3
 8000b5a:	4914      	ldr	r1, [pc, #80]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d021      	beq.n	8000bb0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	490e      	ldr	r1, [pc, #56]	@ (8000bac <HAL_GPIO_Init+0x2d0>)
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	600b      	str	r3, [r1, #0]
 8000b78:	e021      	b.n	8000bbe <HAL_GPIO_Init+0x2e2>
 8000b7a:	bf00      	nop
 8000b7c:	10320000 	.word	0x10320000
 8000b80:	10310000 	.word	0x10310000
 8000b84:	10220000 	.word	0x10220000
 8000b88:	10210000 	.word	0x10210000
 8000b8c:	10120000 	.word	0x10120000
 8000b90:	10110000 	.word	0x10110000
 8000b94:	40021000 	.word	0x40021000
 8000b98:	40010000 	.word	0x40010000
 8000b9c:	40010800 	.word	0x40010800
 8000ba0:	40010c00 	.word	0x40010c00
 8000ba4:	40011000 	.word	0x40011000
 8000ba8:	40011400 	.word	0x40011400
 8000bac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <HAL_GPIO_Init+0x304>)
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	4909      	ldr	r1, [pc, #36]	@ (8000be0 <HAL_GPIO_Init+0x304>)
 8000bba:	4013      	ands	r3, r2
 8000bbc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bca:	fa22 f303 	lsr.w	r3, r2, r3
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	f47f ae8e 	bne.w	80008f0 <HAL_GPIO_Init+0x14>
  }
}
 8000bd4:	bf00      	nop
 8000bd6:	bf00      	nop
 8000bd8:	372c      	adds	r7, #44	@ 0x2c
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr
 8000be0:	40010400 	.word	0x40010400

08000be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	807b      	strh	r3, [r7, #2]
 8000bf0:	4613      	mov	r3, r2
 8000bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bf4:	787b      	ldrb	r3, [r7, #1]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d003      	beq.n	8000c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bfa:	887a      	ldrh	r2, [r7, #2]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c00:	e003      	b.n	8000c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c02:	887b      	ldrh	r3, [r7, #2]
 8000c04:	041a      	lsls	r2, r3, #16
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	611a      	str	r2, [r3, #16]
}
 8000c0a:	bf00      	nop
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bc80      	pop	{r7}
 8000c12:	4770      	bx	lr

08000c14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e272      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	f000 8087 	beq.w	8000d42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c34:	4b92      	ldr	r3, [pc, #584]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f003 030c 	and.w	r3, r3, #12
 8000c3c:	2b04      	cmp	r3, #4
 8000c3e:	d00c      	beq.n	8000c5a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c40:	4b8f      	ldr	r3, [pc, #572]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f003 030c 	and.w	r3, r3, #12
 8000c48:	2b08      	cmp	r3, #8
 8000c4a:	d112      	bne.n	8000c72 <HAL_RCC_OscConfig+0x5e>
 8000c4c:	4b8c      	ldr	r3, [pc, #560]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c58:	d10b      	bne.n	8000c72 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c5a:	4b89      	ldr	r3, [pc, #548]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d06c      	beq.n	8000d40 <HAL_RCC_OscConfig+0x12c>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d168      	bne.n	8000d40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e24c      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c7a:	d106      	bne.n	8000c8a <HAL_RCC_OscConfig+0x76>
 8000c7c:	4b80      	ldr	r3, [pc, #512]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a7f      	ldr	r2, [pc, #508]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c86:	6013      	str	r3, [r2, #0]
 8000c88:	e02e      	b.n	8000ce8 <HAL_RCC_OscConfig+0xd4>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d10c      	bne.n	8000cac <HAL_RCC_OscConfig+0x98>
 8000c92:	4b7b      	ldr	r3, [pc, #492]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a7a      	ldr	r2, [pc, #488]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000c98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	4b78      	ldr	r3, [pc, #480]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a77      	ldr	r2, [pc, #476]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000ca4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ca8:	6013      	str	r3, [r2, #0]
 8000caa:	e01d      	b.n	8000ce8 <HAL_RCC_OscConfig+0xd4>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cb4:	d10c      	bne.n	8000cd0 <HAL_RCC_OscConfig+0xbc>
 8000cb6:	4b72      	ldr	r3, [pc, #456]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a71      	ldr	r2, [pc, #452]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000cbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cc0:	6013      	str	r3, [r2, #0]
 8000cc2:	4b6f      	ldr	r3, [pc, #444]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a6e      	ldr	r2, [pc, #440]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ccc:	6013      	str	r3, [r2, #0]
 8000cce:	e00b      	b.n	8000ce8 <HAL_RCC_OscConfig+0xd4>
 8000cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a6a      	ldr	r2, [pc, #424]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000cd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cda:	6013      	str	r3, [r2, #0]
 8000cdc:	4b68      	ldr	r3, [pc, #416]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a67      	ldr	r2, [pc, #412]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000ce2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ce6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d013      	beq.n	8000d18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf0:	f7ff fd06 	bl	8000700 <HAL_GetTick>
 8000cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf6:	e008      	b.n	8000d0a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cf8:	f7ff fd02 	bl	8000700 <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	2b64      	cmp	r3, #100	@ 0x64
 8000d04:	d901      	bls.n	8000d0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d06:	2303      	movs	r3, #3
 8000d08:	e200      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d0a:	4b5d      	ldr	r3, [pc, #372]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d0f0      	beq.n	8000cf8 <HAL_RCC_OscConfig+0xe4>
 8000d16:	e014      	b.n	8000d42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d18:	f7ff fcf2 	bl	8000700 <HAL_GetTick>
 8000d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d1e:	e008      	b.n	8000d32 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d20:	f7ff fcee 	bl	8000700 <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	693b      	ldr	r3, [r7, #16]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	2b64      	cmp	r3, #100	@ 0x64
 8000d2c:	d901      	bls.n	8000d32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	e1ec      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d32:	4b53      	ldr	r3, [pc, #332]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1f0      	bne.n	8000d20 <HAL_RCC_OscConfig+0x10c>
 8000d3e:	e000      	b.n	8000d42 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 0302 	and.w	r3, r3, #2
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d063      	beq.n	8000e16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d4e:	4b4c      	ldr	r3, [pc, #304]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f003 030c 	and.w	r3, r3, #12
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d00b      	beq.n	8000d72 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d5a:	4b49      	ldr	r3, [pc, #292]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	f003 030c 	and.w	r3, r3, #12
 8000d62:	2b08      	cmp	r3, #8
 8000d64:	d11c      	bne.n	8000da0 <HAL_RCC_OscConfig+0x18c>
 8000d66:	4b46      	ldr	r3, [pc, #280]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d116      	bne.n	8000da0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d72:	4b43      	ldr	r3, [pc, #268]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d005      	beq.n	8000d8a <HAL_RCC_OscConfig+0x176>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	691b      	ldr	r3, [r3, #16]
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d001      	beq.n	8000d8a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	e1c0      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d8a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	695b      	ldr	r3, [r3, #20]
 8000d96:	00db      	lsls	r3, r3, #3
 8000d98:	4939      	ldr	r1, [pc, #228]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d9e:	e03a      	b.n	8000e16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	691b      	ldr	r3, [r3, #16]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d020      	beq.n	8000dea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000da8:	4b36      	ldr	r3, [pc, #216]	@ (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000daa:	2201      	movs	r2, #1
 8000dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dae:	f7ff fca7 	bl	8000700 <HAL_GetTick>
 8000db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db4:	e008      	b.n	8000dc8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db6:	f7ff fca3 	bl	8000700 <HAL_GetTick>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d901      	bls.n	8000dc8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	e1a1      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000dc8:	4b2d      	ldr	r3, [pc, #180]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f003 0302 	and.w	r3, r3, #2
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d0f0      	beq.n	8000db6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	695b      	ldr	r3, [r3, #20]
 8000de0:	00db      	lsls	r3, r3, #3
 8000de2:	4927      	ldr	r1, [pc, #156]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000de4:	4313      	orrs	r3, r2
 8000de6:	600b      	str	r3, [r1, #0]
 8000de8:	e015      	b.n	8000e16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dea:	4b26      	ldr	r3, [pc, #152]	@ (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df0:	f7ff fc86 	bl	8000700 <HAL_GetTick>
 8000df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000df8:	f7ff fc82 	bl	8000700 <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e180      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1f0      	bne.n	8000df8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 0308 	and.w	r3, r3, #8
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d03a      	beq.n	8000e98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	699b      	ldr	r3, [r3, #24]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d019      	beq.n	8000e5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e2a:	4b17      	ldr	r3, [pc, #92]	@ (8000e88 <HAL_RCC_OscConfig+0x274>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e30:	f7ff fc66 	bl	8000700 <HAL_GetTick>
 8000e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e36:	e008      	b.n	8000e4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e38:	f7ff fc62 	bl	8000700 <HAL_GetTick>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d901      	bls.n	8000e4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e46:	2303      	movs	r3, #3
 8000e48:	e160      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d0f0      	beq.n	8000e38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e56:	2001      	movs	r0, #1
 8000e58:	f000 fa9c 	bl	8001394 <RCC_Delay>
 8000e5c:	e01c      	b.n	8000e98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e88 <HAL_RCC_OscConfig+0x274>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e64:	f7ff fc4c 	bl	8000700 <HAL_GetTick>
 8000e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e6a:	e00f      	b.n	8000e8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e6c:	f7ff fc48 	bl	8000700 <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d908      	bls.n	8000e8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e146      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
 8000e7e:	bf00      	nop
 8000e80:	40021000 	.word	0x40021000
 8000e84:	42420000 	.word	0x42420000
 8000e88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e8c:	4b92      	ldr	r3, [pc, #584]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e90:	f003 0302 	and.w	r3, r3, #2
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d1e9      	bne.n	8000e6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0304 	and.w	r3, r3, #4
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f000 80a6 	beq.w	8000ff2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eaa:	4b8b      	ldr	r3, [pc, #556]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000eac:	69db      	ldr	r3, [r3, #28]
 8000eae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d10d      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eb6:	4b88      	ldr	r3, [pc, #544]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000eb8:	69db      	ldr	r3, [r3, #28]
 8000eba:	4a87      	ldr	r2, [pc, #540]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000ebc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ec0:	61d3      	str	r3, [r2, #28]
 8000ec2:	4b85      	ldr	r3, [pc, #532]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000ec4:	69db      	ldr	r3, [r3, #28]
 8000ec6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eca:	60bb      	str	r3, [r7, #8]
 8000ecc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed2:	4b82      	ldr	r3, [pc, #520]	@ (80010dc <HAL_RCC_OscConfig+0x4c8>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d118      	bne.n	8000f10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ede:	4b7f      	ldr	r3, [pc, #508]	@ (80010dc <HAL_RCC_OscConfig+0x4c8>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a7e      	ldr	r2, [pc, #504]	@ (80010dc <HAL_RCC_OscConfig+0x4c8>)
 8000ee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ee8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eea:	f7ff fc09 	bl	8000700 <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef0:	e008      	b.n	8000f04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ef2:	f7ff fc05 	bl	8000700 <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b64      	cmp	r3, #100	@ 0x64
 8000efe:	d901      	bls.n	8000f04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f00:	2303      	movs	r3, #3
 8000f02:	e103      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f04:	4b75      	ldr	r3, [pc, #468]	@ (80010dc <HAL_RCC_OscConfig+0x4c8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0f0      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d106      	bne.n	8000f26 <HAL_RCC_OscConfig+0x312>
 8000f18:	4b6f      	ldr	r3, [pc, #444]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f1a:	6a1b      	ldr	r3, [r3, #32]
 8000f1c:	4a6e      	ldr	r2, [pc, #440]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f1e:	f043 0301 	orr.w	r3, r3, #1
 8000f22:	6213      	str	r3, [r2, #32]
 8000f24:	e02d      	b.n	8000f82 <HAL_RCC_OscConfig+0x36e>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d10c      	bne.n	8000f48 <HAL_RCC_OscConfig+0x334>
 8000f2e:	4b6a      	ldr	r3, [pc, #424]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f30:	6a1b      	ldr	r3, [r3, #32]
 8000f32:	4a69      	ldr	r2, [pc, #420]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f34:	f023 0301 	bic.w	r3, r3, #1
 8000f38:	6213      	str	r3, [r2, #32]
 8000f3a:	4b67      	ldr	r3, [pc, #412]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f3c:	6a1b      	ldr	r3, [r3, #32]
 8000f3e:	4a66      	ldr	r2, [pc, #408]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f40:	f023 0304 	bic.w	r3, r3, #4
 8000f44:	6213      	str	r3, [r2, #32]
 8000f46:	e01c      	b.n	8000f82 <HAL_RCC_OscConfig+0x36e>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	2b05      	cmp	r3, #5
 8000f4e:	d10c      	bne.n	8000f6a <HAL_RCC_OscConfig+0x356>
 8000f50:	4b61      	ldr	r3, [pc, #388]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f52:	6a1b      	ldr	r3, [r3, #32]
 8000f54:	4a60      	ldr	r2, [pc, #384]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f56:	f043 0304 	orr.w	r3, r3, #4
 8000f5a:	6213      	str	r3, [r2, #32]
 8000f5c:	4b5e      	ldr	r3, [pc, #376]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f5e:	6a1b      	ldr	r3, [r3, #32]
 8000f60:	4a5d      	ldr	r2, [pc, #372]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f62:	f043 0301 	orr.w	r3, r3, #1
 8000f66:	6213      	str	r3, [r2, #32]
 8000f68:	e00b      	b.n	8000f82 <HAL_RCC_OscConfig+0x36e>
 8000f6a:	4b5b      	ldr	r3, [pc, #364]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f6c:	6a1b      	ldr	r3, [r3, #32]
 8000f6e:	4a5a      	ldr	r2, [pc, #360]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	f023 0301 	bic.w	r3, r3, #1
 8000f74:	6213      	str	r3, [r2, #32]
 8000f76:	4b58      	ldr	r3, [pc, #352]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f78:	6a1b      	ldr	r3, [r3, #32]
 8000f7a:	4a57      	ldr	r2, [pc, #348]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	f023 0304 	bic.w	r3, r3, #4
 8000f80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d015      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8a:	f7ff fbb9 	bl	8000700 <HAL_GetTick>
 8000f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f90:	e00a      	b.n	8000fa8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f92:	f7ff fbb5 	bl	8000700 <HAL_GetTick>
 8000f96:	4602      	mov	r2, r0
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e0b1      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fa8:	4b4b      	ldr	r3, [pc, #300]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000faa:	6a1b      	ldr	r3, [r3, #32]
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d0ee      	beq.n	8000f92 <HAL_RCC_OscConfig+0x37e>
 8000fb4:	e014      	b.n	8000fe0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fb6:	f7ff fba3 	bl	8000700 <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fbc:	e00a      	b.n	8000fd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fbe:	f7ff fb9f 	bl	8000700 <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e09b      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fd4:	4b40      	ldr	r3, [pc, #256]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	6a1b      	ldr	r3, [r3, #32]
 8000fd8:	f003 0302 	and.w	r3, r3, #2
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1ee      	bne.n	8000fbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fe0:	7dfb      	ldrb	r3, [r7, #23]
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d105      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fe6:	4b3c      	ldr	r3, [pc, #240]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000fe8:	69db      	ldr	r3, [r3, #28]
 8000fea:	4a3b      	ldr	r2, [pc, #236]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000fec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ff0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69db      	ldr	r3, [r3, #28]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f000 8087 	beq.w	800110a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ffc:	4b36      	ldr	r3, [pc, #216]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 030c 	and.w	r3, r3, #12
 8001004:	2b08      	cmp	r3, #8
 8001006:	d061      	beq.n	80010cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	69db      	ldr	r3, [r3, #28]
 800100c:	2b02      	cmp	r3, #2
 800100e:	d146      	bne.n	800109e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001010:	4b33      	ldr	r3, [pc, #204]	@ (80010e0 <HAL_RCC_OscConfig+0x4cc>)
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001016:	f7ff fb73 	bl	8000700 <HAL_GetTick>
 800101a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800101c:	e008      	b.n	8001030 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800101e:	f7ff fb6f 	bl	8000700 <HAL_GetTick>
 8001022:	4602      	mov	r2, r0
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	1ad3      	subs	r3, r2, r3
 8001028:	2b02      	cmp	r3, #2
 800102a:	d901      	bls.n	8001030 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800102c:	2303      	movs	r3, #3
 800102e:	e06d      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001030:	4b29      	ldr	r3, [pc, #164]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f0      	bne.n	800101e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001044:	d108      	bne.n	8001058 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001046:	4b24      	ldr	r3, [pc, #144]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	4921      	ldr	r1, [pc, #132]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8001054:	4313      	orrs	r3, r2
 8001056:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001058:	4b1f      	ldr	r3, [pc, #124]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6a19      	ldr	r1, [r3, #32]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	430b      	orrs	r3, r1
 800106a:	491b      	ldr	r1, [pc, #108]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 800106c:	4313      	orrs	r3, r2
 800106e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001070:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <HAL_RCC_OscConfig+0x4cc>)
 8001072:	2201      	movs	r2, #1
 8001074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001076:	f7ff fb43 	bl	8000700 <HAL_GetTick>
 800107a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800107c:	e008      	b.n	8001090 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800107e:	f7ff fb3f 	bl	8000700 <HAL_GetTick>
 8001082:	4602      	mov	r2, r0
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	1ad3      	subs	r3, r2, r3
 8001088:	2b02      	cmp	r3, #2
 800108a:	d901      	bls.n	8001090 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
 800108e:	e03d      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001090:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001098:	2b00      	cmp	r3, #0
 800109a:	d0f0      	beq.n	800107e <HAL_RCC_OscConfig+0x46a>
 800109c:	e035      	b.n	800110a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800109e:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <HAL_RCC_OscConfig+0x4cc>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a4:	f7ff fb2c 	bl	8000700 <HAL_GetTick>
 80010a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010aa:	e008      	b.n	80010be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ac:	f7ff fb28 	bl	8000700 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d901      	bls.n	80010be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e026      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_RCC_OscConfig+0x4c4>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d1f0      	bne.n	80010ac <HAL_RCC_OscConfig+0x498>
 80010ca:	e01e      	b.n	800110a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69db      	ldr	r3, [r3, #28]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d107      	bne.n	80010e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e019      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40007000 	.word	0x40007000
 80010e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <HAL_RCC_OscConfig+0x500>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d106      	bne.n	8001106 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001102:	429a      	cmp	r2, r3
 8001104:	d001      	beq.n	800110a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e000      	b.n	800110c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800110a:	2300      	movs	r3, #0
}
 800110c:	4618      	mov	r0, r3
 800110e:	3718      	adds	r7, #24
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40021000 	.word	0x40021000

08001118 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e0d0      	b.n	80012ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800112c:	4b6a      	ldr	r3, [pc, #424]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f003 0307 	and.w	r3, r3, #7
 8001134:	683a      	ldr	r2, [r7, #0]
 8001136:	429a      	cmp	r2, r3
 8001138:	d910      	bls.n	800115c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800113a:	4b67      	ldr	r3, [pc, #412]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f023 0207 	bic.w	r2, r3, #7
 8001142:	4965      	ldr	r1, [pc, #404]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	4313      	orrs	r3, r2
 8001148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800114a:	4b63      	ldr	r3, [pc, #396]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	429a      	cmp	r2, r3
 8001156:	d001      	beq.n	800115c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	e0b8      	b.n	80012ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	2b00      	cmp	r3, #0
 8001166:	d020      	beq.n	80011aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f003 0304 	and.w	r3, r3, #4
 8001170:	2b00      	cmp	r3, #0
 8001172:	d005      	beq.n	8001180 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001174:	4b59      	ldr	r3, [pc, #356]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	4a58      	ldr	r2, [pc, #352]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 800117a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800117e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0308 	and.w	r3, r3, #8
 8001188:	2b00      	cmp	r3, #0
 800118a:	d005      	beq.n	8001198 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800118c:	4b53      	ldr	r3, [pc, #332]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	4a52      	ldr	r2, [pc, #328]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 8001192:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001196:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001198:	4b50      	ldr	r3, [pc, #320]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	494d      	ldr	r1, [pc, #308]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d040      	beq.n	8001238 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d107      	bne.n	80011ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011be:	4b47      	ldr	r3, [pc, #284]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d115      	bne.n	80011f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e07f      	b.n	80012ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d107      	bne.n	80011e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011d6:	4b41      	ldr	r3, [pc, #260]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d109      	bne.n	80011f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e073      	b.n	80012ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e6:	4b3d      	ldr	r3, [pc, #244]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d101      	bne.n	80011f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
 80011f4:	e06b      	b.n	80012ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011f6:	4b39      	ldr	r3, [pc, #228]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f023 0203 	bic.w	r2, r3, #3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	4936      	ldr	r1, [pc, #216]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 8001204:	4313      	orrs	r3, r2
 8001206:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001208:	f7ff fa7a 	bl	8000700 <HAL_GetTick>
 800120c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800120e:	e00a      	b.n	8001226 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001210:	f7ff fa76 	bl	8000700 <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800121e:	4293      	cmp	r3, r2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e053      	b.n	80012ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001226:	4b2d      	ldr	r3, [pc, #180]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f003 020c 	and.w	r2, r3, #12
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	429a      	cmp	r2, r3
 8001236:	d1eb      	bne.n	8001210 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001238:	4b27      	ldr	r3, [pc, #156]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	429a      	cmp	r2, r3
 8001244:	d210      	bcs.n	8001268 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001246:	4b24      	ldr	r3, [pc, #144]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f023 0207 	bic.w	r2, r3, #7
 800124e:	4922      	ldr	r1, [pc, #136]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	4313      	orrs	r3, r2
 8001254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001256:	4b20      	ldr	r3, [pc, #128]	@ (80012d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0307 	and.w	r3, r3, #7
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	429a      	cmp	r2, r3
 8001262:	d001      	beq.n	8001268 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e032      	b.n	80012ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0304 	and.w	r3, r3, #4
 8001270:	2b00      	cmp	r3, #0
 8001272:	d008      	beq.n	8001286 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001274:	4b19      	ldr	r3, [pc, #100]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	4916      	ldr	r1, [pc, #88]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 8001282:	4313      	orrs	r3, r2
 8001284:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0308 	and.w	r3, r3, #8
 800128e:	2b00      	cmp	r3, #0
 8001290:	d009      	beq.n	80012a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001292:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	691b      	ldr	r3, [r3, #16]
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	490e      	ldr	r1, [pc, #56]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80012a2:	4313      	orrs	r3, r2
 80012a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012a6:	f000 f821 	bl	80012ec <HAL_RCC_GetSysClockFreq>
 80012aa:	4602      	mov	r2, r0
 80012ac:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <HAL_RCC_ClockConfig+0x1c4>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	091b      	lsrs	r3, r3, #4
 80012b2:	f003 030f 	and.w	r3, r3, #15
 80012b6:	490a      	ldr	r1, [pc, #40]	@ (80012e0 <HAL_RCC_ClockConfig+0x1c8>)
 80012b8:	5ccb      	ldrb	r3, [r1, r3]
 80012ba:	fa22 f303 	lsr.w	r3, r2, r3
 80012be:	4a09      	ldr	r2, [pc, #36]	@ (80012e4 <HAL_RCC_ClockConfig+0x1cc>)
 80012c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012c2:	4b09      	ldr	r3, [pc, #36]	@ (80012e8 <HAL_RCC_ClockConfig+0x1d0>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff f9d8 	bl	800067c <HAL_InitTick>

  return HAL_OK;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40022000 	.word	0x40022000
 80012dc:	40021000 	.word	0x40021000
 80012e0:	08002de0 	.word	0x08002de0
 80012e4:	20000000 	.word	0x20000000
 80012e8:	20000004 	.word	0x20000004

080012ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b087      	sub	sp, #28
 80012f0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012f2:	2300      	movs	r3, #0
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	2300      	movs	r3, #0
 8001300:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001306:	4b1e      	ldr	r3, [pc, #120]	@ (8001380 <HAL_RCC_GetSysClockFreq+0x94>)
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f003 030c 	and.w	r3, r3, #12
 8001312:	2b04      	cmp	r3, #4
 8001314:	d002      	beq.n	800131c <HAL_RCC_GetSysClockFreq+0x30>
 8001316:	2b08      	cmp	r3, #8
 8001318:	d003      	beq.n	8001322 <HAL_RCC_GetSysClockFreq+0x36>
 800131a:	e027      	b.n	800136c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_RCC_GetSysClockFreq+0x98>)
 800131e:	613b      	str	r3, [r7, #16]
      break;
 8001320:	e027      	b.n	8001372 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	0c9b      	lsrs	r3, r3, #18
 8001326:	f003 030f 	and.w	r3, r3, #15
 800132a:	4a17      	ldr	r2, [pc, #92]	@ (8001388 <HAL_RCC_GetSysClockFreq+0x9c>)
 800132c:	5cd3      	ldrb	r3, [r2, r3]
 800132e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d010      	beq.n	800135c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800133a:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <HAL_RCC_GetSysClockFreq+0x94>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	0c5b      	lsrs	r3, r3, #17
 8001340:	f003 0301 	and.w	r3, r3, #1
 8001344:	4a11      	ldr	r2, [pc, #68]	@ (800138c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001346:	5cd3      	ldrb	r3, [r2, r3]
 8001348:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a0d      	ldr	r2, [pc, #52]	@ (8001384 <HAL_RCC_GetSysClockFreq+0x98>)
 800134e:	fb03 f202 	mul.w	r2, r3, r2
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	fbb2 f3f3 	udiv	r3, r2, r3
 8001358:	617b      	str	r3, [r7, #20]
 800135a:	e004      	b.n	8001366 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4a0c      	ldr	r2, [pc, #48]	@ (8001390 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001360:	fb02 f303 	mul.w	r3, r2, r3
 8001364:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	613b      	str	r3, [r7, #16]
      break;
 800136a:	e002      	b.n	8001372 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800136c:	4b05      	ldr	r3, [pc, #20]	@ (8001384 <HAL_RCC_GetSysClockFreq+0x98>)
 800136e:	613b      	str	r3, [r7, #16]
      break;
 8001370:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001372:	693b      	ldr	r3, [r7, #16]
}
 8001374:	4618      	mov	r0, r3
 8001376:	371c      	adds	r7, #28
 8001378:	46bd      	mov	sp, r7
 800137a:	bc80      	pop	{r7}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40021000 	.word	0x40021000
 8001384:	007a1200 	.word	0x007a1200
 8001388:	08002df0 	.word	0x08002df0
 800138c:	08002e00 	.word	0x08002e00
 8001390:	003d0900 	.word	0x003d0900

08001394 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800139c:	4b0a      	ldr	r3, [pc, #40]	@ (80013c8 <RCC_Delay+0x34>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <RCC_Delay+0x38>)
 80013a2:	fba2 2303 	umull	r2, r3, r2, r3
 80013a6:	0a5b      	lsrs	r3, r3, #9
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	fb02 f303 	mul.w	r3, r2, r3
 80013ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80013b0:	bf00      	nop
  }
  while (Delay --);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	1e5a      	subs	r2, r3, #1
 80013b6:	60fa      	str	r2, [r7, #12]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d1f9      	bne.n	80013b0 <RCC_Delay+0x1c>
}
 80013bc:	bf00      	nop
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	20000000 	.word	0x20000000
 80013cc:	10624dd3 	.word	0x10624dd3

080013d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e041      	b.n	8001466 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d106      	bne.n	80013fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff f8b8 	bl	800056c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2202      	movs	r2, #2
 8001400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3304      	adds	r3, #4
 800140c:	4619      	mov	r1, r3
 800140e:	4610      	mov	r0, r2
 8001410:	f000 f8f4 	bl	80015fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2201      	movs	r2, #1
 8001420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2201      	movs	r2, #1
 8001428:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2201      	movs	r2, #1
 8001430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2201      	movs	r2, #1
 8001440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2201      	movs	r2, #1
 8001448:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b084      	sub	sp, #16
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
 8001476:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001478:	2300      	movs	r3, #0
 800147a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001482:	2b01      	cmp	r3, #1
 8001484:	d101      	bne.n	800148a <HAL_TIM_ConfigClockSource+0x1c>
 8001486:	2302      	movs	r3, #2
 8001488:	e0b4      	b.n	80015f4 <HAL_TIM_ConfigClockSource+0x186>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2201      	movs	r2, #1
 800148e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2202      	movs	r2, #2
 8001496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80014a8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80014b0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	68ba      	ldr	r2, [r7, #8]
 80014b8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014c2:	d03e      	beq.n	8001542 <HAL_TIM_ConfigClockSource+0xd4>
 80014c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014c8:	f200 8087 	bhi.w	80015da <HAL_TIM_ConfigClockSource+0x16c>
 80014cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014d0:	f000 8086 	beq.w	80015e0 <HAL_TIM_ConfigClockSource+0x172>
 80014d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80014d8:	d87f      	bhi.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
 80014da:	2b70      	cmp	r3, #112	@ 0x70
 80014dc:	d01a      	beq.n	8001514 <HAL_TIM_ConfigClockSource+0xa6>
 80014de:	2b70      	cmp	r3, #112	@ 0x70
 80014e0:	d87b      	bhi.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
 80014e2:	2b60      	cmp	r3, #96	@ 0x60
 80014e4:	d050      	beq.n	8001588 <HAL_TIM_ConfigClockSource+0x11a>
 80014e6:	2b60      	cmp	r3, #96	@ 0x60
 80014e8:	d877      	bhi.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
 80014ea:	2b50      	cmp	r3, #80	@ 0x50
 80014ec:	d03c      	beq.n	8001568 <HAL_TIM_ConfigClockSource+0xfa>
 80014ee:	2b50      	cmp	r3, #80	@ 0x50
 80014f0:	d873      	bhi.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
 80014f2:	2b40      	cmp	r3, #64	@ 0x40
 80014f4:	d058      	beq.n	80015a8 <HAL_TIM_ConfigClockSource+0x13a>
 80014f6:	2b40      	cmp	r3, #64	@ 0x40
 80014f8:	d86f      	bhi.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
 80014fa:	2b30      	cmp	r3, #48	@ 0x30
 80014fc:	d064      	beq.n	80015c8 <HAL_TIM_ConfigClockSource+0x15a>
 80014fe:	2b30      	cmp	r3, #48	@ 0x30
 8001500:	d86b      	bhi.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
 8001502:	2b20      	cmp	r3, #32
 8001504:	d060      	beq.n	80015c8 <HAL_TIM_ConfigClockSource+0x15a>
 8001506:	2b20      	cmp	r3, #32
 8001508:	d867      	bhi.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
 800150a:	2b00      	cmp	r3, #0
 800150c:	d05c      	beq.n	80015c8 <HAL_TIM_ConfigClockSource+0x15a>
 800150e:	2b10      	cmp	r3, #16
 8001510:	d05a      	beq.n	80015c8 <HAL_TIM_ConfigClockSource+0x15a>
 8001512:	e062      	b.n	80015da <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001524:	f000 f94f 	bl	80017c6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001536:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68ba      	ldr	r2, [r7, #8]
 800153e:	609a      	str	r2, [r3, #8]
      break;
 8001540:	e04f      	b.n	80015e2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001552:	f000 f938 	bl	80017c6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001564:	609a      	str	r2, [r3, #8]
      break;
 8001566:	e03c      	b.n	80015e2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001574:	461a      	mov	r2, r3
 8001576:	f000 f8af 	bl	80016d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2150      	movs	r1, #80	@ 0x50
 8001580:	4618      	mov	r0, r3
 8001582:	f000 f906 	bl	8001792 <TIM_ITRx_SetConfig>
      break;
 8001586:	e02c      	b.n	80015e2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001594:	461a      	mov	r2, r3
 8001596:	f000 f8cd 	bl	8001734 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2160      	movs	r1, #96	@ 0x60
 80015a0:	4618      	mov	r0, r3
 80015a2:	f000 f8f6 	bl	8001792 <TIM_ITRx_SetConfig>
      break;
 80015a6:	e01c      	b.n	80015e2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80015b4:	461a      	mov	r2, r3
 80015b6:	f000 f88f 	bl	80016d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2140      	movs	r1, #64	@ 0x40
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f8e6 	bl	8001792 <TIM_ITRx_SetConfig>
      break;
 80015c6:	e00c      	b.n	80015e2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4619      	mov	r1, r3
 80015d2:	4610      	mov	r0, r2
 80015d4:	f000 f8dd 	bl	8001792 <TIM_ITRx_SetConfig>
      break;
 80015d8:	e003      	b.n	80015e2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	73fb      	strb	r3, [r7, #15]
      break;
 80015de:	e000      	b.n	80015e2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80015e0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2201      	movs	r2, #1
 80015e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	4a2f      	ldr	r2, [pc, #188]	@ (80016cc <TIM_Base_SetConfig+0xd0>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d00b      	beq.n	800162c <TIM_Base_SetConfig+0x30>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800161a:	d007      	beq.n	800162c <TIM_Base_SetConfig+0x30>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4a2c      	ldr	r2, [pc, #176]	@ (80016d0 <TIM_Base_SetConfig+0xd4>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d003      	beq.n	800162c <TIM_Base_SetConfig+0x30>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a2b      	ldr	r2, [pc, #172]	@ (80016d4 <TIM_Base_SetConfig+0xd8>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d108      	bne.n	800163e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001632:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	4313      	orrs	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a22      	ldr	r2, [pc, #136]	@ (80016cc <TIM_Base_SetConfig+0xd0>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d00b      	beq.n	800165e <TIM_Base_SetConfig+0x62>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800164c:	d007      	beq.n	800165e <TIM_Base_SetConfig+0x62>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a1f      	ldr	r2, [pc, #124]	@ (80016d0 <TIM_Base_SetConfig+0xd4>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d003      	beq.n	800165e <TIM_Base_SetConfig+0x62>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a1e      	ldr	r2, [pc, #120]	@ (80016d4 <TIM_Base_SetConfig+0xd8>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d108      	bne.n	8001670 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001664:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	4313      	orrs	r3, r2
 800166e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	4313      	orrs	r3, r2
 800167c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	4a0d      	ldr	r2, [pc, #52]	@ (80016cc <TIM_Base_SetConfig+0xd0>)
 8001698:	4293      	cmp	r3, r2
 800169a:	d103      	bne.n	80016a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	691a      	ldr	r2, [r3, #16]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	691b      	ldr	r3, [r3, #16]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d005      	beq.n	80016c2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	691b      	ldr	r3, [r3, #16]
 80016ba:	f023 0201 	bic.w	r2, r3, #1
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	611a      	str	r2, [r3, #16]
  }
}
 80016c2:	bf00      	nop
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr
 80016cc:	40012c00 	.word	0x40012c00
 80016d0:	40000400 	.word	0x40000400
 80016d4:	40000800 	.word	0x40000800

080016d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80016d8:	b480      	push	{r7}
 80016da:	b087      	sub	sp, #28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6a1b      	ldr	r3, [r3, #32]
 80016ee:	f023 0201 	bic.w	r2, r3, #1
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	011b      	lsls	r3, r3, #4
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4313      	orrs	r3, r2
 800170c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	f023 030a 	bic.w	r3, r3, #10
 8001714:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001716:	697a      	ldr	r2, [r7, #20]
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	4313      	orrs	r3, r2
 800171c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	697a      	ldr	r2, [r7, #20]
 8001728:	621a      	str	r2, [r3, #32]
}
 800172a:	bf00      	nop
 800172c:	371c      	adds	r7, #28
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr

08001734 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001734:	b480      	push	{r7}
 8001736:	b087      	sub	sp, #28
 8001738:	af00      	add	r7, sp, #0
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6a1b      	ldr	r3, [r3, #32]
 8001744:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	f023 0210 	bic.w	r2, r3, #16
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800175e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	031b      	lsls	r3, r3, #12
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001770:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	4313      	orrs	r3, r2
 800177a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	697a      	ldr	r2, [r7, #20]
 8001786:	621a      	str	r2, [r3, #32]
}
 8001788:	bf00      	nop
 800178a:	371c      	adds	r7, #28
 800178c:	46bd      	mov	sp, r7
 800178e:	bc80      	pop	{r7}
 8001790:	4770      	bx	lr

08001792 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001792:	b480      	push	{r7}
 8001794:	b085      	sub	sp, #20
 8001796:	af00      	add	r7, sp, #0
 8001798:	6078      	str	r0, [r7, #4]
 800179a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80017a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	f043 0307 	orr.w	r3, r3, #7
 80017b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	609a      	str	r2, [r3, #8]
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr

080017c6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80017c6:	b480      	push	{r7}
 80017c8:	b087      	sub	sp, #28
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	60f8      	str	r0, [r7, #12]
 80017ce:	60b9      	str	r1, [r7, #8]
 80017d0:	607a      	str	r2, [r7, #4]
 80017d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80017e0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	021a      	lsls	r2, r3, #8
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	431a      	orrs	r2, r3
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	697a      	ldr	r2, [r7, #20]
 80017f8:	609a      	str	r2, [r3, #8]
}
 80017fa:	bf00      	nop
 80017fc:	371c      	adds	r7, #28
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr

08001804 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001814:	2b01      	cmp	r3, #1
 8001816:	d101      	bne.n	800181c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001818:	2302      	movs	r3, #2
 800181a:	e046      	b.n	80018aa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2201      	movs	r2, #1
 8001820:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2202      	movs	r2, #2
 8001828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001842:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	68fa      	ldr	r2, [r7, #12]
 800184a:	4313      	orrs	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a16      	ldr	r2, [pc, #88]	@ (80018b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d00e      	beq.n	800187e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001868:	d009      	beq.n	800187e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a12      	ldr	r2, [pc, #72]	@ (80018b8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d004      	beq.n	800187e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a10      	ldr	r2, [pc, #64]	@ (80018bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d10c      	bne.n	8001898 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001884:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	68ba      	ldr	r2, [r7, #8]
 800188c:	4313      	orrs	r3, r2
 800188e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	68ba      	ldr	r2, [r7, #8]
 8001896:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr
 80018b4:	40012c00 	.word	0x40012c00
 80018b8:	40000400 	.word	0x40000400
 80018bc:	40000800 	.word	0x40000800

080018c0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	4603      	mov	r3, r0
 80018c8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80018ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d2:	2b84      	cmp	r3, #132	@ 0x84
 80018d4:	d005      	beq.n	80018e2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80018d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	4413      	add	r3, r2
 80018de:	3303      	adds	r3, #3
 80018e0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80018e2:	68fb      	ldr	r3, [r7, #12]
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr

080018ee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80018f2:	f000 fadf 	bl	8001eb4 <vTaskStartScheduler>
  
  return osOK;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	bd80      	pop	{r7, pc}

080018fc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80018fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018fe:	b089      	sub	sp, #36	@ 0x24
 8001900:	af04      	add	r7, sp, #16
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d020      	beq.n	8001950 <osThreadCreate+0x54>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d01c      	beq.n	8001950 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685c      	ldr	r4, [r3, #4]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	691e      	ldr	r6, [r3, #16]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ffc9 	bl	80018c0 <makeFreeRtosPriority>
 800192e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001938:	9202      	str	r2, [sp, #8]
 800193a:	9301      	str	r3, [sp, #4]
 800193c:	9100      	str	r1, [sp, #0]
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	4632      	mov	r2, r6
 8001942:	4629      	mov	r1, r5
 8001944:	4620      	mov	r0, r4
 8001946:	f000 f8e8 	bl	8001b1a <xTaskCreateStatic>
 800194a:	4603      	mov	r3, r0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	e01c      	b.n	800198a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	685c      	ldr	r4, [r3, #4]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800195c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ffab 	bl	80018c0 <makeFreeRtosPriority>
 800196a:	4602      	mov	r2, r0
 800196c:	f107 030c 	add.w	r3, r7, #12
 8001970:	9301      	str	r3, [sp, #4]
 8001972:	9200      	str	r2, [sp, #0]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	4632      	mov	r2, r6
 8001978:	4629      	mov	r1, r5
 800197a:	4620      	mov	r0, r4
 800197c:	f000 f92d 	bl	8001bda <xTaskCreate>
 8001980:	4603      	mov	r3, r0
 8001982:	2b01      	cmp	r3, #1
 8001984:	d001      	beq.n	800198a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8001986:	2300      	movs	r3, #0
 8001988:	e000      	b.n	800198c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800198a:	68fb      	ldr	r3, [r7, #12]
}
 800198c:	4618      	mov	r0, r3
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001994 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <osDelay+0x16>
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	e000      	b.n	80019ac <osDelay+0x18>
 80019aa:	2301      	movs	r3, #1
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 fa4b 	bl	8001e48 <vTaskDelay>
  
  return osOK;
 80019b2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f103 0208 	add.w	r2, r3, #8
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f04f 32ff 	mov.w	r2, #4294967295
 80019d4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f103 0208 	add.w	r2, r3, #8
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f103 0208 	add.w	r2, r3, #8
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr

080019fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bc80      	pop	{r7}
 8001a10:	4770      	bx	lr

08001a12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a12:	b480      	push	{r7}
 8001a14:	b085      	sub	sp, #20
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	68fa      	ldr	r2, [r7, #12]
 8001a26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	689a      	ldr	r2, [r3, #8]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	1c5a      	adds	r2, r3, #1
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	601a      	str	r2, [r3, #0]
}
 8001a4e:	bf00      	nop
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bc80      	pop	{r7}
 8001a56:	4770      	bx	lr

08001a58 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b085      	sub	sp, #20
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a6e:	d103      	bne.n	8001a78 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	e00c      	b.n	8001a92 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3308      	adds	r3, #8
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	e002      	b.n	8001a86 <vListInsert+0x2e>
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68ba      	ldr	r2, [r7, #8]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d2f6      	bcs.n	8001a80 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	685a      	ldr	r2, [r3, #4]
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	683a      	ldr	r2, [r7, #0]
 8001aac:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	1c5a      	adds	r2, r3, #1
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	601a      	str	r2, [r3, #0]
}
 8001abe:	bf00      	nop
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	691b      	ldr	r3, [r3, #16]
 8001ad4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	6892      	ldr	r2, [r2, #8]
 8001ade:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	6852      	ldr	r2, [r2, #4]
 8001ae8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d103      	bne.n	8001afc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2200      	movs	r2, #0
 8001b00:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	1e5a      	subs	r2, r3, #1
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3714      	adds	r7, #20
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b08e      	sub	sp, #56	@ 0x38
 8001b1e:	af04      	add	r7, sp, #16
 8001b20:	60f8      	str	r0, [r7, #12]
 8001b22:	60b9      	str	r1, [r7, #8]
 8001b24:	607a      	str	r2, [r7, #4]
 8001b26:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10b      	bne.n	8001b46 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b32:	f383 8811 	msr	BASEPRI, r3
 8001b36:	f3bf 8f6f 	isb	sy
 8001b3a:	f3bf 8f4f 	dsb	sy
 8001b3e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001b40:	bf00      	nop
 8001b42:	bf00      	nop
 8001b44:	e7fd      	b.n	8001b42 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d10b      	bne.n	8001b64 <xTaskCreateStatic+0x4a>
	__asm volatile
 8001b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b50:	f383 8811 	msr	BASEPRI, r3
 8001b54:	f3bf 8f6f 	isb	sy
 8001b58:	f3bf 8f4f 	dsb	sy
 8001b5c:	61fb      	str	r3, [r7, #28]
}
 8001b5e:	bf00      	nop
 8001b60:	bf00      	nop
 8001b62:	e7fd      	b.n	8001b60 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8001b64:	2354      	movs	r3, #84	@ 0x54
 8001b66:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	2b54      	cmp	r3, #84	@ 0x54
 8001b6c:	d00b      	beq.n	8001b86 <xTaskCreateStatic+0x6c>
	__asm volatile
 8001b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001b72:	f383 8811 	msr	BASEPRI, r3
 8001b76:	f3bf 8f6f 	isb	sy
 8001b7a:	f3bf 8f4f 	dsb	sy
 8001b7e:	61bb      	str	r3, [r7, #24]
}
 8001b80:	bf00      	nop
 8001b82:	bf00      	nop
 8001b84:	e7fd      	b.n	8001b82 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8001b86:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8001b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d01e      	beq.n	8001bcc <xTaskCreateStatic+0xb2>
 8001b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d01b      	beq.n	8001bcc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8001b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b9c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	9303      	str	r3, [sp, #12]
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	9302      	str	r3, [sp, #8]
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	9301      	str	r3, [sp, #4]
 8001bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	68b9      	ldr	r1, [r7, #8]
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f000 f850 	bl	8001c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001bc4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001bc6:	f000 f8d5 	bl	8001d74 <prvAddNewTaskToReadyList>
 8001bca:	e001      	b.n	8001bd0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8001bd0:	697b      	ldr	r3, [r7, #20]
	}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3728      	adds	r7, #40	@ 0x28
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b08c      	sub	sp, #48	@ 0x30
 8001bde:	af04      	add	r7, sp, #16
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	603b      	str	r3, [r7, #0]
 8001be6:	4613      	mov	r3, r2
 8001be8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fe8e 	bl	8002910 <pvPortMalloc>
 8001bf4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d00e      	beq.n	8001c1a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001bfc:	2054      	movs	r0, #84	@ 0x54
 8001bfe:	f000 fe87 	bl	8002910 <pvPortMalloc>
 8001c02:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	697a      	ldr	r2, [r7, #20]
 8001c0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c10:	e005      	b.n	8001c1e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001c12:	6978      	ldr	r0, [r7, #20]
 8001c14:	f000 ff4a 	bl	8002aac <vPortFree>
 8001c18:	e001      	b.n	8001c1e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d017      	beq.n	8001c54 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	2200      	movs	r2, #0
 8001c28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001c2c:	88fa      	ldrh	r2, [r7, #6]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	9303      	str	r3, [sp, #12]
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	9302      	str	r3, [sp, #8]
 8001c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c38:	9301      	str	r3, [sp, #4]
 8001c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f000 f80e 	bl	8001c64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001c48:	69f8      	ldr	r0, [r7, #28]
 8001c4a:	f000 f893 	bl	8001d74 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	61bb      	str	r3, [r7, #24]
 8001c52:	e002      	b.n	8001c5a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295
 8001c58:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001c5a:	69bb      	ldr	r3, [r7, #24]
	}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3720      	adds	r7, #32
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b088      	sub	sp, #32
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]
 8001c70:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	009b      	lsls	r3, r3, #2
 8001c80:	4413      	add	r3, r2
 8001c82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	f023 0307 	bic.w	r3, r3, #7
 8001c8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00b      	beq.n	8001cae <prvInitialiseNewTask+0x4a>
	__asm volatile
 8001c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c9a:	f383 8811 	msr	BASEPRI, r3
 8001c9e:	f3bf 8f6f 	isb	sy
 8001ca2:	f3bf 8f4f 	dsb	sy
 8001ca6:	617b      	str	r3, [r7, #20]
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop
 8001cac:	e7fd      	b.n	8001caa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d01f      	beq.n	8001cf4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
 8001cb8:	e012      	b.n	8001ce0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001cba:	68ba      	ldr	r2, [r7, #8]
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	7819      	ldrb	r1, [r3, #0]
 8001cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	3334      	adds	r3, #52	@ 0x34
 8001cca:	460a      	mov	r2, r1
 8001ccc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8001cce:	68ba      	ldr	r2, [r7, #8]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d006      	beq.n	8001ce8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	61fb      	str	r3, [r7, #28]
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	2b0f      	cmp	r3, #15
 8001ce4:	d9e9      	bls.n	8001cba <prvInitialiseNewTask+0x56>
 8001ce6:	e000      	b.n	8001cea <prvInitialiseNewTask+0x86>
			{
				break;
 8001ce8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cec:	2200      	movs	r2, #0
 8001cee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cf2:	e003      	b.n	8001cfc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cfe:	2b06      	cmp	r3, #6
 8001d00:	d901      	bls.n	8001d06 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001d02:	2306      	movs	r3, #6
 8001d04:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d0a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d10:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d14:	2200      	movs	r2, #0
 8001d16:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff fe6c 	bl	80019fa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d24:	3318      	adds	r3, #24
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff fe67 	bl	80019fa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d30:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d34:	f1c3 0207 	rsb	r2, r3, #7
 8001d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d3a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d40:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d44:	2200      	movs	r2, #0
 8001d46:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	68f9      	ldr	r1, [r7, #12]
 8001d54:	69b8      	ldr	r0, [r7, #24]
 8001d56:	f000 fc2b 	bl	80025b0 <pxPortInitialiseStack>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d5e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8001d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d002      	beq.n	8001d6c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d6a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001d6c:	bf00      	nop
 8001d6e:	3720      	adds	r7, #32
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001d7c:	f000 fd06 	bl	800278c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001d80:	4b2a      	ldr	r3, [pc, #168]	@ (8001e2c <prvAddNewTaskToReadyList+0xb8>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	3301      	adds	r3, #1
 8001d86:	4a29      	ldr	r2, [pc, #164]	@ (8001e2c <prvAddNewTaskToReadyList+0xb8>)
 8001d88:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001d8a:	4b29      	ldr	r3, [pc, #164]	@ (8001e30 <prvAddNewTaskToReadyList+0xbc>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d109      	bne.n	8001da6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001d92:	4a27      	ldr	r2, [pc, #156]	@ (8001e30 <prvAddNewTaskToReadyList+0xbc>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001d98:	4b24      	ldr	r3, [pc, #144]	@ (8001e2c <prvAddNewTaskToReadyList+0xb8>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d110      	bne.n	8001dc2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001da0:	f000 fac4 	bl	800232c <prvInitialiseTaskLists>
 8001da4:	e00d      	b.n	8001dc2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001da6:	4b23      	ldr	r3, [pc, #140]	@ (8001e34 <prvAddNewTaskToReadyList+0xc0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d109      	bne.n	8001dc2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001dae:	4b20      	ldr	r3, [pc, #128]	@ (8001e30 <prvAddNewTaskToReadyList+0xbc>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d802      	bhi.n	8001dc2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001dbc:	4a1c      	ldr	r2, [pc, #112]	@ (8001e30 <prvAddNewTaskToReadyList+0xbc>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001dc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e38 <prvAddNewTaskToReadyList+0xc4>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	4a1b      	ldr	r2, [pc, #108]	@ (8001e38 <prvAddNewTaskToReadyList+0xc4>)
 8001dca:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	409a      	lsls	r2, r3
 8001dd4:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <prvAddNewTaskToReadyList+0xc8>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	4a18      	ldr	r2, [pc, #96]	@ (8001e3c <prvAddNewTaskToReadyList+0xc8>)
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001de2:	4613      	mov	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4a15      	ldr	r2, [pc, #84]	@ (8001e40 <prvAddNewTaskToReadyList+0xcc>)
 8001dec:	441a      	add	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	3304      	adds	r3, #4
 8001df2:	4619      	mov	r1, r3
 8001df4:	4610      	mov	r0, r2
 8001df6:	f7ff fe0c 	bl	8001a12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001dfa:	f000 fcf7 	bl	80027ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <prvAddNewTaskToReadyList+0xc0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d00e      	beq.n	8001e24 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001e06:	4b0a      	ldr	r3, [pc, #40]	@ (8001e30 <prvAddNewTaskToReadyList+0xbc>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d207      	bcs.n	8001e24 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001e14:	4b0b      	ldr	r3, [pc, #44]	@ (8001e44 <prvAddNewTaskToReadyList+0xd0>)
 8001e16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	f3bf 8f4f 	dsb	sy
 8001e20:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001e24:	bf00      	nop
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200003dc 	.word	0x200003dc
 8001e30:	200002dc 	.word	0x200002dc
 8001e34:	200003e8 	.word	0x200003e8
 8001e38:	200003f8 	.word	0x200003f8
 8001e3c:	200003e4 	.word	0x200003e4
 8001e40:	200002e0 	.word	0x200002e0
 8001e44:	e000ed04 	.word	0xe000ed04

08001e48 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d018      	beq.n	8001e8c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001e5a:	4b14      	ldr	r3, [pc, #80]	@ (8001eac <vTaskDelay+0x64>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00b      	beq.n	8001e7a <vTaskDelay+0x32>
	__asm volatile
 8001e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e66:	f383 8811 	msr	BASEPRI, r3
 8001e6a:	f3bf 8f6f 	isb	sy
 8001e6e:	f3bf 8f4f 	dsb	sy
 8001e72:	60bb      	str	r3, [r7, #8]
}
 8001e74:	bf00      	nop
 8001e76:	bf00      	nop
 8001e78:	e7fd      	b.n	8001e76 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8001e7a:	f000 f87d 	bl	8001f78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001e7e:	2100      	movs	r1, #0
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fb2f 	bl	80024e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001e86:	f000 f885 	bl	8001f94 <xTaskResumeAll>
 8001e8a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d107      	bne.n	8001ea2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8001e92:	4b07      	ldr	r3, [pc, #28]	@ (8001eb0 <vTaskDelay+0x68>)
 8001e94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	f3bf 8f4f 	dsb	sy
 8001e9e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000404 	.word	0x20000404
 8001eb0:	e000ed04 	.word	0xe000ed04

08001eb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	@ 0x28
 8001eb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001ec2:	463a      	mov	r2, r7
 8001ec4:	1d39      	adds	r1, r7, #4
 8001ec6:	f107 0308 	add.w	r3, r7, #8
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe f940 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001ed0:	6839      	ldr	r1, [r7, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	68ba      	ldr	r2, [r7, #8]
 8001ed6:	9202      	str	r2, [sp, #8]
 8001ed8:	9301      	str	r3, [sp, #4]
 8001eda:	2300      	movs	r3, #0
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	460a      	mov	r2, r1
 8001ee2:	491f      	ldr	r1, [pc, #124]	@ (8001f60 <vTaskStartScheduler+0xac>)
 8001ee4:	481f      	ldr	r0, [pc, #124]	@ (8001f64 <vTaskStartScheduler+0xb0>)
 8001ee6:	f7ff fe18 	bl	8001b1a <xTaskCreateStatic>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4a1e      	ldr	r2, [pc, #120]	@ (8001f68 <vTaskStartScheduler+0xb4>)
 8001eee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <vTaskStartScheduler+0xb4>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d002      	beq.n	8001efe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	617b      	str	r3, [r7, #20]
 8001efc:	e001      	b.n	8001f02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d116      	bne.n	8001f36 <vTaskStartScheduler+0x82>
	__asm volatile
 8001f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f0c:	f383 8811 	msr	BASEPRI, r3
 8001f10:	f3bf 8f6f 	isb	sy
 8001f14:	f3bf 8f4f 	dsb	sy
 8001f18:	613b      	str	r3, [r7, #16]
}
 8001f1a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001f1c:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <vTaskStartScheduler+0xb8>)
 8001f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8001f22:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001f24:	4b12      	ldr	r3, [pc, #72]	@ (8001f70 <vTaskStartScheduler+0xbc>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001f2a:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <vTaskStartScheduler+0xc0>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001f30:	f000 fbba 	bl	80026a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001f34:	e00f      	b.n	8001f56 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f3c:	d10b      	bne.n	8001f56 <vTaskStartScheduler+0xa2>
	__asm volatile
 8001f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001f42:	f383 8811 	msr	BASEPRI, r3
 8001f46:	f3bf 8f6f 	isb	sy
 8001f4a:	f3bf 8f4f 	dsb	sy
 8001f4e:	60fb      	str	r3, [r7, #12]
}
 8001f50:	bf00      	nop
 8001f52:	bf00      	nop
 8001f54:	e7fd      	b.n	8001f52 <vTaskStartScheduler+0x9e>
}
 8001f56:	bf00      	nop
 8001f58:	3718      	adds	r7, #24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	08002dd8 	.word	0x08002dd8
 8001f64:	080022fd 	.word	0x080022fd
 8001f68:	20000400 	.word	0x20000400
 8001f6c:	200003fc 	.word	0x200003fc
 8001f70:	200003e8 	.word	0x200003e8
 8001f74:	200003e0 	.word	0x200003e0

08001f78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001f7c:	4b04      	ldr	r3, [pc, #16]	@ (8001f90 <vTaskSuspendAll+0x18>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	3301      	adds	r3, #1
 8001f82:	4a03      	ldr	r2, [pc, #12]	@ (8001f90 <vTaskSuspendAll+0x18>)
 8001f84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001f86:	bf00      	nop
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	20000404 	.word	0x20000404

08001f94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001fa2:	4b42      	ldr	r3, [pc, #264]	@ (80020ac <xTaskResumeAll+0x118>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d10b      	bne.n	8001fc2 <xTaskResumeAll+0x2e>
	__asm volatile
 8001faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fae:	f383 8811 	msr	BASEPRI, r3
 8001fb2:	f3bf 8f6f 	isb	sy
 8001fb6:	f3bf 8f4f 	dsb	sy
 8001fba:	603b      	str	r3, [r7, #0]
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	e7fd      	b.n	8001fbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001fc2:	f000 fbe3 	bl	800278c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001fc6:	4b39      	ldr	r3, [pc, #228]	@ (80020ac <xTaskResumeAll+0x118>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	4a37      	ldr	r2, [pc, #220]	@ (80020ac <xTaskResumeAll+0x118>)
 8001fce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001fd0:	4b36      	ldr	r3, [pc, #216]	@ (80020ac <xTaskResumeAll+0x118>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d161      	bne.n	800209c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001fd8:	4b35      	ldr	r3, [pc, #212]	@ (80020b0 <xTaskResumeAll+0x11c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d05d      	beq.n	800209c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001fe0:	e02e      	b.n	8002040 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001fe2:	4b34      	ldr	r3, [pc, #208]	@ (80020b4 <xTaskResumeAll+0x120>)
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	3318      	adds	r3, #24
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff fd6a 	bl	8001ac8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	3304      	adds	r3, #4
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff fd65 	bl	8001ac8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002002:	2201      	movs	r2, #1
 8002004:	409a      	lsls	r2, r3
 8002006:	4b2c      	ldr	r3, [pc, #176]	@ (80020b8 <xTaskResumeAll+0x124>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4313      	orrs	r3, r2
 800200c:	4a2a      	ldr	r2, [pc, #168]	@ (80020b8 <xTaskResumeAll+0x124>)
 800200e:	6013      	str	r3, [r2, #0]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002014:	4613      	mov	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	4413      	add	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4a27      	ldr	r2, [pc, #156]	@ (80020bc <xTaskResumeAll+0x128>)
 800201e:	441a      	add	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	3304      	adds	r3, #4
 8002024:	4619      	mov	r1, r3
 8002026:	4610      	mov	r0, r2
 8002028:	f7ff fcf3 	bl	8001a12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002030:	4b23      	ldr	r3, [pc, #140]	@ (80020c0 <xTaskResumeAll+0x12c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002036:	429a      	cmp	r2, r3
 8002038:	d302      	bcc.n	8002040 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800203a:	4b22      	ldr	r3, [pc, #136]	@ (80020c4 <xTaskResumeAll+0x130>)
 800203c:	2201      	movs	r2, #1
 800203e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002040:	4b1c      	ldr	r3, [pc, #112]	@ (80020b4 <xTaskResumeAll+0x120>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d1cc      	bne.n	8001fe2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800204e:	f000 fa0b 	bl	8002468 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002052:	4b1d      	ldr	r3, [pc, #116]	@ (80020c8 <xTaskResumeAll+0x134>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d010      	beq.n	8002080 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800205e:	f000 f837 	bl	80020d0 <xTaskIncrementTick>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d002      	beq.n	800206e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8002068:	4b16      	ldr	r3, [pc, #88]	@ (80020c4 <xTaskResumeAll+0x130>)
 800206a:	2201      	movs	r2, #1
 800206c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	3b01      	subs	r3, #1
 8002072:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f1      	bne.n	800205e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800207a:	4b13      	ldr	r3, [pc, #76]	@ (80020c8 <xTaskResumeAll+0x134>)
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002080:	4b10      	ldr	r3, [pc, #64]	@ (80020c4 <xTaskResumeAll+0x130>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d009      	beq.n	800209c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002088:	2301      	movs	r3, #1
 800208a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800208c:	4b0f      	ldr	r3, [pc, #60]	@ (80020cc <xTaskResumeAll+0x138>)
 800208e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	f3bf 8f4f 	dsb	sy
 8002098:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800209c:	f000 fba6 	bl	80027ec <vPortExitCritical>

	return xAlreadyYielded;
 80020a0:	68bb      	ldr	r3, [r7, #8]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000404 	.word	0x20000404
 80020b0:	200003dc 	.word	0x200003dc
 80020b4:	2000039c 	.word	0x2000039c
 80020b8:	200003e4 	.word	0x200003e4
 80020bc:	200002e0 	.word	0x200002e0
 80020c0:	200002dc 	.word	0x200002dc
 80020c4:	200003f0 	.word	0x200003f0
 80020c8:	200003ec 	.word	0x200003ec
 80020cc:	e000ed04 	.word	0xe000ed04

080020d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80020da:	4b4f      	ldr	r3, [pc, #316]	@ (8002218 <xTaskIncrementTick+0x148>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	f040 808f 	bne.w	8002202 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80020e4:	4b4d      	ldr	r3, [pc, #308]	@ (800221c <xTaskIncrementTick+0x14c>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	3301      	adds	r3, #1
 80020ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80020ec:	4a4b      	ldr	r2, [pc, #300]	@ (800221c <xTaskIncrementTick+0x14c>)
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d121      	bne.n	800213c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80020f8:	4b49      	ldr	r3, [pc, #292]	@ (8002220 <xTaskIncrementTick+0x150>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00b      	beq.n	800211a <xTaskIncrementTick+0x4a>
	__asm volatile
 8002102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002106:	f383 8811 	msr	BASEPRI, r3
 800210a:	f3bf 8f6f 	isb	sy
 800210e:	f3bf 8f4f 	dsb	sy
 8002112:	603b      	str	r3, [r7, #0]
}
 8002114:	bf00      	nop
 8002116:	bf00      	nop
 8002118:	e7fd      	b.n	8002116 <xTaskIncrementTick+0x46>
 800211a:	4b41      	ldr	r3, [pc, #260]	@ (8002220 <xTaskIncrementTick+0x150>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	4b40      	ldr	r3, [pc, #256]	@ (8002224 <xTaskIncrementTick+0x154>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a3e      	ldr	r2, [pc, #248]	@ (8002220 <xTaskIncrementTick+0x150>)
 8002126:	6013      	str	r3, [r2, #0]
 8002128:	4a3e      	ldr	r2, [pc, #248]	@ (8002224 <xTaskIncrementTick+0x154>)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	4b3e      	ldr	r3, [pc, #248]	@ (8002228 <xTaskIncrementTick+0x158>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3301      	adds	r3, #1
 8002134:	4a3c      	ldr	r2, [pc, #240]	@ (8002228 <xTaskIncrementTick+0x158>)
 8002136:	6013      	str	r3, [r2, #0]
 8002138:	f000 f996 	bl	8002468 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800213c:	4b3b      	ldr	r3, [pc, #236]	@ (800222c <xTaskIncrementTick+0x15c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	429a      	cmp	r2, r3
 8002144:	d348      	bcc.n	80021d8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002146:	4b36      	ldr	r3, [pc, #216]	@ (8002220 <xTaskIncrementTick+0x150>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d104      	bne.n	800215a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002150:	4b36      	ldr	r3, [pc, #216]	@ (800222c <xTaskIncrementTick+0x15c>)
 8002152:	f04f 32ff 	mov.w	r2, #4294967295
 8002156:	601a      	str	r2, [r3, #0]
					break;
 8002158:	e03e      	b.n	80021d8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800215a:	4b31      	ldr	r3, [pc, #196]	@ (8002220 <xTaskIncrementTick+0x150>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	429a      	cmp	r2, r3
 8002170:	d203      	bcs.n	800217a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002172:	4a2e      	ldr	r2, [pc, #184]	@ (800222c <xTaskIncrementTick+0x15c>)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002178:	e02e      	b.n	80021d8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800217a:	68bb      	ldr	r3, [r7, #8]
 800217c:	3304      	adds	r3, #4
 800217e:	4618      	mov	r0, r3
 8002180:	f7ff fca2 	bl	8001ac8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002188:	2b00      	cmp	r3, #0
 800218a:	d004      	beq.n	8002196 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	3318      	adds	r3, #24
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff fc99 	bl	8001ac8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800219a:	2201      	movs	r2, #1
 800219c:	409a      	lsls	r2, r3
 800219e:	4b24      	ldr	r3, [pc, #144]	@ (8002230 <xTaskIncrementTick+0x160>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	4a22      	ldr	r2, [pc, #136]	@ (8002230 <xTaskIncrementTick+0x160>)
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002234 <xTaskIncrementTick+0x164>)
 80021b6:	441a      	add	r2, r3
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	3304      	adds	r3, #4
 80021bc:	4619      	mov	r1, r3
 80021be:	4610      	mov	r0, r2
 80021c0:	f7ff fc27 	bl	8001a12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002238 <xTaskIncrementTick+0x168>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d3b9      	bcc.n	8002146 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80021d2:	2301      	movs	r3, #1
 80021d4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021d6:	e7b6      	b.n	8002146 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80021d8:	4b17      	ldr	r3, [pc, #92]	@ (8002238 <xTaskIncrementTick+0x168>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021de:	4915      	ldr	r1, [pc, #84]	@ (8002234 <xTaskIncrementTick+0x164>)
 80021e0:	4613      	mov	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d901      	bls.n	80021f4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80021f0:	2301      	movs	r3, #1
 80021f2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80021f4:	4b11      	ldr	r3, [pc, #68]	@ (800223c <xTaskIncrementTick+0x16c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d007      	beq.n	800220c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80021fc:	2301      	movs	r3, #1
 80021fe:	617b      	str	r3, [r7, #20]
 8002200:	e004      	b.n	800220c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002202:	4b0f      	ldr	r3, [pc, #60]	@ (8002240 <xTaskIncrementTick+0x170>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	3301      	adds	r3, #1
 8002208:	4a0d      	ldr	r2, [pc, #52]	@ (8002240 <xTaskIncrementTick+0x170>)
 800220a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800220c:	697b      	ldr	r3, [r7, #20]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3718      	adds	r7, #24
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20000404 	.word	0x20000404
 800221c:	200003e0 	.word	0x200003e0
 8002220:	20000394 	.word	0x20000394
 8002224:	20000398 	.word	0x20000398
 8002228:	200003f4 	.word	0x200003f4
 800222c:	200003fc 	.word	0x200003fc
 8002230:	200003e4 	.word	0x200003e4
 8002234:	200002e0 	.word	0x200002e0
 8002238:	200002dc 	.word	0x200002dc
 800223c:	200003f0 	.word	0x200003f0
 8002240:	200003ec 	.word	0x200003ec

08002244 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002244:	b480      	push	{r7}
 8002246:	b087      	sub	sp, #28
 8002248:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800224a:	4b27      	ldr	r3, [pc, #156]	@ (80022e8 <vTaskSwitchContext+0xa4>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002252:	4b26      	ldr	r3, [pc, #152]	@ (80022ec <vTaskSwitchContext+0xa8>)
 8002254:	2201      	movs	r2, #1
 8002256:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002258:	e040      	b.n	80022dc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800225a:	4b24      	ldr	r3, [pc, #144]	@ (80022ec <vTaskSwitchContext+0xa8>)
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002260:	4b23      	ldr	r3, [pc, #140]	@ (80022f0 <vTaskSwitchContext+0xac>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	fab3 f383 	clz	r3, r3
 800226c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800226e:	7afb      	ldrb	r3, [r7, #11]
 8002270:	f1c3 031f 	rsb	r3, r3, #31
 8002274:	617b      	str	r3, [r7, #20]
 8002276:	491f      	ldr	r1, [pc, #124]	@ (80022f4 <vTaskSwitchContext+0xb0>)
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	440b      	add	r3, r1
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d10b      	bne.n	80022a2 <vTaskSwitchContext+0x5e>
	__asm volatile
 800228a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800228e:	f383 8811 	msr	BASEPRI, r3
 8002292:	f3bf 8f6f 	isb	sy
 8002296:	f3bf 8f4f 	dsb	sy
 800229a:	607b      	str	r3, [r7, #4]
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	e7fd      	b.n	800229e <vTaskSwitchContext+0x5a>
 80022a2:	697a      	ldr	r2, [r7, #20]
 80022a4:	4613      	mov	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4a11      	ldr	r2, [pc, #68]	@ (80022f4 <vTaskSwitchContext+0xb0>)
 80022ae:	4413      	add	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	685a      	ldr	r2, [r3, #4]
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	605a      	str	r2, [r3, #4]
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	3308      	adds	r3, #8
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d104      	bne.n	80022d2 <vTaskSwitchContext+0x8e>
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	605a      	str	r2, [r3, #4]
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	68db      	ldr	r3, [r3, #12]
 80022d8:	4a07      	ldr	r2, [pc, #28]	@ (80022f8 <vTaskSwitchContext+0xb4>)
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	bf00      	nop
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bc80      	pop	{r7}
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000404 	.word	0x20000404
 80022ec:	200003f0 	.word	0x200003f0
 80022f0:	200003e4 	.word	0x200003e4
 80022f4:	200002e0 	.word	0x200002e0
 80022f8:	200002dc 	.word	0x200002dc

080022fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002304:	f000 f852 	bl	80023ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <prvIdleTask+0x28>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d9f9      	bls.n	8002304 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002310:	4b05      	ldr	r3, [pc, #20]	@ (8002328 <prvIdleTask+0x2c>)
 8002312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	f3bf 8f4f 	dsb	sy
 800231c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002320:	e7f0      	b.n	8002304 <prvIdleTask+0x8>
 8002322:	bf00      	nop
 8002324:	200002e0 	.word	0x200002e0
 8002328:	e000ed04 	.word	0xe000ed04

0800232c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002332:	2300      	movs	r3, #0
 8002334:	607b      	str	r3, [r7, #4]
 8002336:	e00c      	b.n	8002352 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002338:	687a      	ldr	r2, [r7, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	009b      	lsls	r3, r3, #2
 800233e:	4413      	add	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4a12      	ldr	r2, [pc, #72]	@ (800238c <prvInitialiseTaskLists+0x60>)
 8002344:	4413      	add	r3, r2
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff fb38 	bl	80019bc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3301      	adds	r3, #1
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b06      	cmp	r3, #6
 8002356:	d9ef      	bls.n	8002338 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002358:	480d      	ldr	r0, [pc, #52]	@ (8002390 <prvInitialiseTaskLists+0x64>)
 800235a:	f7ff fb2f 	bl	80019bc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800235e:	480d      	ldr	r0, [pc, #52]	@ (8002394 <prvInitialiseTaskLists+0x68>)
 8002360:	f7ff fb2c 	bl	80019bc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002364:	480c      	ldr	r0, [pc, #48]	@ (8002398 <prvInitialiseTaskLists+0x6c>)
 8002366:	f7ff fb29 	bl	80019bc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800236a:	480c      	ldr	r0, [pc, #48]	@ (800239c <prvInitialiseTaskLists+0x70>)
 800236c:	f7ff fb26 	bl	80019bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002370:	480b      	ldr	r0, [pc, #44]	@ (80023a0 <prvInitialiseTaskLists+0x74>)
 8002372:	f7ff fb23 	bl	80019bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002376:	4b0b      	ldr	r3, [pc, #44]	@ (80023a4 <prvInitialiseTaskLists+0x78>)
 8002378:	4a05      	ldr	r2, [pc, #20]	@ (8002390 <prvInitialiseTaskLists+0x64>)
 800237a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800237c:	4b0a      	ldr	r3, [pc, #40]	@ (80023a8 <prvInitialiseTaskLists+0x7c>)
 800237e:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <prvInitialiseTaskLists+0x68>)
 8002380:	601a      	str	r2, [r3, #0]
}
 8002382:	bf00      	nop
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	200002e0 	.word	0x200002e0
 8002390:	2000036c 	.word	0x2000036c
 8002394:	20000380 	.word	0x20000380
 8002398:	2000039c 	.word	0x2000039c
 800239c:	200003b0 	.word	0x200003b0
 80023a0:	200003c8 	.word	0x200003c8
 80023a4:	20000394 	.word	0x20000394
 80023a8:	20000398 	.word	0x20000398

080023ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023b2:	e019      	b.n	80023e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80023b4:	f000 f9ea 	bl	800278c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023b8:	4b10      	ldr	r3, [pc, #64]	@ (80023fc <prvCheckTasksWaitingTermination+0x50>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	68db      	ldr	r3, [r3, #12]
 80023be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3304      	adds	r3, #4
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff fb7f 	bl	8001ac8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80023ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002400 <prvCheckTasksWaitingTermination+0x54>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002400 <prvCheckTasksWaitingTermination+0x54>)
 80023d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <prvCheckTasksWaitingTermination+0x58>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	3b01      	subs	r3, #1
 80023da:	4a0a      	ldr	r2, [pc, #40]	@ (8002404 <prvCheckTasksWaitingTermination+0x58>)
 80023dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80023de:	f000 fa05 	bl	80027ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 f810 	bl	8002408 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <prvCheckTasksWaitingTermination+0x58>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1e1      	bne.n	80023b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80023f0:	bf00      	nop
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200003b0 	.word	0x200003b0
 8002400:	200003dc 	.word	0x200003dc
 8002404:	200003c4 	.word	0x200003c4

08002408 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002416:	2b00      	cmp	r3, #0
 8002418:	d108      	bne.n	800242c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fb44 	bl	8002aac <vPortFree>
				vPortFree( pxTCB );
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f000 fb41 	bl	8002aac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800242a:	e019      	b.n	8002460 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002432:	2b01      	cmp	r3, #1
 8002434:	d103      	bne.n	800243e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 fb38 	bl	8002aac <vPortFree>
	}
 800243c:	e010      	b.n	8002460 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002444:	2b02      	cmp	r3, #2
 8002446:	d00b      	beq.n	8002460 <prvDeleteTCB+0x58>
	__asm volatile
 8002448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800244c:	f383 8811 	msr	BASEPRI, r3
 8002450:	f3bf 8f6f 	isb	sy
 8002454:	f3bf 8f4f 	dsb	sy
 8002458:	60fb      	str	r3, [r7, #12]
}
 800245a:	bf00      	nop
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <prvDeleteTCB+0x54>
	}
 8002460:	bf00      	nop
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800246e:	4b0c      	ldr	r3, [pc, #48]	@ (80024a0 <prvResetNextTaskUnblockTime+0x38>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d104      	bne.n	8002482 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002478:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <prvResetNextTaskUnblockTime+0x3c>)
 800247a:	f04f 32ff 	mov.w	r2, #4294967295
 800247e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002480:	e008      	b.n	8002494 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002482:	4b07      	ldr	r3, [pc, #28]	@ (80024a0 <prvResetNextTaskUnblockTime+0x38>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	4a04      	ldr	r2, [pc, #16]	@ (80024a4 <prvResetNextTaskUnblockTime+0x3c>)
 8002492:	6013      	str	r3, [r2, #0]
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20000394 	.word	0x20000394
 80024a4:	200003fc 	.word	0x200003fc

080024a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80024ae:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <xTaskGetSchedulerState+0x34>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d102      	bne.n	80024bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80024b6:	2301      	movs	r3, #1
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	e008      	b.n	80024ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024bc:	4b08      	ldr	r3, [pc, #32]	@ (80024e0 <xTaskGetSchedulerState+0x38>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d102      	bne.n	80024ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80024c4:	2302      	movs	r3, #2
 80024c6:	607b      	str	r3, [r7, #4]
 80024c8:	e001      	b.n	80024ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80024ca:	2300      	movs	r3, #0
 80024cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80024ce:	687b      	ldr	r3, [r7, #4]
	}
 80024d0:	4618      	mov	r0, r3
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bc80      	pop	{r7}
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	200003e8 	.word	0x200003e8
 80024e0:	20000404 	.word	0x20000404

080024e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80024ee:	4b29      	ldr	r3, [pc, #164]	@ (8002594 <prvAddCurrentTaskToDelayedList+0xb0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80024f4:	4b28      	ldr	r3, [pc, #160]	@ (8002598 <prvAddCurrentTaskToDelayedList+0xb4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	3304      	adds	r3, #4
 80024fa:	4618      	mov	r0, r3
 80024fc:	f7ff fae4 	bl	8001ac8 <uxListRemove>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10b      	bne.n	800251e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002506:	4b24      	ldr	r3, [pc, #144]	@ (8002598 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250c:	2201      	movs	r2, #1
 800250e:	fa02 f303 	lsl.w	r3, r2, r3
 8002512:	43da      	mvns	r2, r3
 8002514:	4b21      	ldr	r3, [pc, #132]	@ (800259c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4013      	ands	r3, r2
 800251a:	4a20      	ldr	r2, [pc, #128]	@ (800259c <prvAddCurrentTaskToDelayedList+0xb8>)
 800251c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002524:	d10a      	bne.n	800253c <prvAddCurrentTaskToDelayedList+0x58>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d007      	beq.n	800253c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800252c:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <prvAddCurrentTaskToDelayedList+0xb4>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	3304      	adds	r3, #4
 8002532:	4619      	mov	r1, r3
 8002534:	481a      	ldr	r0, [pc, #104]	@ (80025a0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002536:	f7ff fa6c 	bl	8001a12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800253a:	e026      	b.n	800258a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4413      	add	r3, r2
 8002542:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002544:	4b14      	ldr	r3, [pc, #80]	@ (8002598 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800254c:	68ba      	ldr	r2, [r7, #8]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	429a      	cmp	r2, r3
 8002552:	d209      	bcs.n	8002568 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002554:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4b0f      	ldr	r3, [pc, #60]	@ (8002598 <prvAddCurrentTaskToDelayedList+0xb4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	3304      	adds	r3, #4
 800255e:	4619      	mov	r1, r3
 8002560:	4610      	mov	r0, r2
 8002562:	f7ff fa79 	bl	8001a58 <vListInsert>
}
 8002566:	e010      	b.n	800258a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002568:	4b0f      	ldr	r3, [pc, #60]	@ (80025a8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	4b0a      	ldr	r3, [pc, #40]	@ (8002598 <prvAddCurrentTaskToDelayedList+0xb4>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	3304      	adds	r3, #4
 8002572:	4619      	mov	r1, r3
 8002574:	4610      	mov	r0, r2
 8002576:	f7ff fa6f 	bl	8001a58 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800257a:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	429a      	cmp	r2, r3
 8002582:	d202      	bcs.n	800258a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002584:	4a09      	ldr	r2, [pc, #36]	@ (80025ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	6013      	str	r3, [r2, #0]
}
 800258a:	bf00      	nop
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200003e0 	.word	0x200003e0
 8002598:	200002dc 	.word	0x200002dc
 800259c:	200003e4 	.word	0x200003e4
 80025a0:	200003c8 	.word	0x200003c8
 80025a4:	20000398 	.word	0x20000398
 80025a8:	20000394 	.word	0x20000394
 80025ac:	200003fc 	.word	0x200003fc

080025b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	3b04      	subs	r3, #4
 80025c0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80025c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	3b04      	subs	r3, #4
 80025ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	f023 0201 	bic.w	r2, r3, #1
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	3b04      	subs	r3, #4
 80025de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80025e0:	4a08      	ldr	r2, [pc, #32]	@ (8002604 <pxPortInitialiseStack+0x54>)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	3b14      	subs	r3, #20
 80025ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	3b20      	subs	r3, #32
 80025f6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80025f8:	68fb      	ldr	r3, [r7, #12]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3714      	adds	r7, #20
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr
 8002604:	08002609 	.word	0x08002609

08002608 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800260e:	2300      	movs	r3, #0
 8002610:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002612:	4b12      	ldr	r3, [pc, #72]	@ (800265c <prvTaskExitError+0x54>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800261a:	d00b      	beq.n	8002634 <prvTaskExitError+0x2c>
	__asm volatile
 800261c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002620:	f383 8811 	msr	BASEPRI, r3
 8002624:	f3bf 8f6f 	isb	sy
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	60fb      	str	r3, [r7, #12]
}
 800262e:	bf00      	nop
 8002630:	bf00      	nop
 8002632:	e7fd      	b.n	8002630 <prvTaskExitError+0x28>
	__asm volatile
 8002634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002638:	f383 8811 	msr	BASEPRI, r3
 800263c:	f3bf 8f6f 	isb	sy
 8002640:	f3bf 8f4f 	dsb	sy
 8002644:	60bb      	str	r3, [r7, #8]
}
 8002646:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002648:	bf00      	nop
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0fc      	beq.n	800264a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002650:	bf00      	nop
 8002652:	bf00      	nop
 8002654:	3714      	adds	r7, #20
 8002656:	46bd      	mov	sp, r7
 8002658:	bc80      	pop	{r7}
 800265a:	4770      	bx	lr
 800265c:	2000000c 	.word	0x2000000c

08002660 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002660:	4b07      	ldr	r3, [pc, #28]	@ (8002680 <pxCurrentTCBConst2>)
 8002662:	6819      	ldr	r1, [r3, #0]
 8002664:	6808      	ldr	r0, [r1, #0]
 8002666:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800266a:	f380 8809 	msr	PSP, r0
 800266e:	f3bf 8f6f 	isb	sy
 8002672:	f04f 0000 	mov.w	r0, #0
 8002676:	f380 8811 	msr	BASEPRI, r0
 800267a:	f04e 0e0d 	orr.w	lr, lr, #13
 800267e:	4770      	bx	lr

08002680 <pxCurrentTCBConst2>:
 8002680:	200002dc 	.word	0x200002dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop

08002688 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002688:	4806      	ldr	r0, [pc, #24]	@ (80026a4 <prvPortStartFirstTask+0x1c>)
 800268a:	6800      	ldr	r0, [r0, #0]
 800268c:	6800      	ldr	r0, [r0, #0]
 800268e:	f380 8808 	msr	MSP, r0
 8002692:	b662      	cpsie	i
 8002694:	b661      	cpsie	f
 8002696:	f3bf 8f4f 	dsb	sy
 800269a:	f3bf 8f6f 	isb	sy
 800269e:	df00      	svc	0
 80026a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80026a2:	bf00      	nop
 80026a4:	e000ed08 	.word	0xe000ed08

080026a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80026ae:	4b32      	ldr	r3, [pc, #200]	@ (8002778 <xPortStartScheduler+0xd0>)
 80026b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	22ff      	movs	r2, #255	@ 0xff
 80026be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80026c8:	78fb      	ldrb	r3, [r7, #3]
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	4b2a      	ldr	r3, [pc, #168]	@ (800277c <xPortStartScheduler+0xd4>)
 80026d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80026d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002780 <xPortStartScheduler+0xd8>)
 80026d8:	2207      	movs	r2, #7
 80026da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80026dc:	e009      	b.n	80026f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80026de:	4b28      	ldr	r3, [pc, #160]	@ (8002780 <xPortStartScheduler+0xd8>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	4a26      	ldr	r2, [pc, #152]	@ (8002780 <xPortStartScheduler+0xd8>)
 80026e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80026f2:	78fb      	ldrb	r3, [r7, #3]
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026fa:	2b80      	cmp	r3, #128	@ 0x80
 80026fc:	d0ef      	beq.n	80026de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80026fe:	4b20      	ldr	r3, [pc, #128]	@ (8002780 <xPortStartScheduler+0xd8>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f1c3 0307 	rsb	r3, r3, #7
 8002706:	2b04      	cmp	r3, #4
 8002708:	d00b      	beq.n	8002722 <xPortStartScheduler+0x7a>
	__asm volatile
 800270a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800270e:	f383 8811 	msr	BASEPRI, r3
 8002712:	f3bf 8f6f 	isb	sy
 8002716:	f3bf 8f4f 	dsb	sy
 800271a:	60bb      	str	r3, [r7, #8]
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	e7fd      	b.n	800271e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002722:	4b17      	ldr	r3, [pc, #92]	@ (8002780 <xPortStartScheduler+0xd8>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	021b      	lsls	r3, r3, #8
 8002728:	4a15      	ldr	r2, [pc, #84]	@ (8002780 <xPortStartScheduler+0xd8>)
 800272a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800272c:	4b14      	ldr	r3, [pc, #80]	@ (8002780 <xPortStartScheduler+0xd8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002734:	4a12      	ldr	r2, [pc, #72]	@ (8002780 <xPortStartScheduler+0xd8>)
 8002736:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	b2da      	uxtb	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002740:	4b10      	ldr	r3, [pc, #64]	@ (8002784 <xPortStartScheduler+0xdc>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a0f      	ldr	r2, [pc, #60]	@ (8002784 <xPortStartScheduler+0xdc>)
 8002746:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800274a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800274c:	4b0d      	ldr	r3, [pc, #52]	@ (8002784 <xPortStartScheduler+0xdc>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a0c      	ldr	r2, [pc, #48]	@ (8002784 <xPortStartScheduler+0xdc>)
 8002752:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002756:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002758:	f000 f8b8 	bl	80028cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800275c:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <xPortStartScheduler+0xe0>)
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002762:	f7ff ff91 	bl	8002688 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002766:	f7ff fd6d 	bl	8002244 <vTaskSwitchContext>
	prvTaskExitError();
 800276a:	f7ff ff4d 	bl	8002608 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	e000e400 	.word	0xe000e400
 800277c:	20000408 	.word	0x20000408
 8002780:	2000040c 	.word	0x2000040c
 8002784:	e000ed20 	.word	0xe000ed20
 8002788:	2000000c 	.word	0x2000000c

0800278c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
	__asm volatile
 8002792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002796:	f383 8811 	msr	BASEPRI, r3
 800279a:	f3bf 8f6f 	isb	sy
 800279e:	f3bf 8f4f 	dsb	sy
 80027a2:	607b      	str	r3, [r7, #4]
}
 80027a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80027a6:	4b0f      	ldr	r3, [pc, #60]	@ (80027e4 <vPortEnterCritical+0x58>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	3301      	adds	r3, #1
 80027ac:	4a0d      	ldr	r2, [pc, #52]	@ (80027e4 <vPortEnterCritical+0x58>)
 80027ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80027b0:	4b0c      	ldr	r3, [pc, #48]	@ (80027e4 <vPortEnterCritical+0x58>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d110      	bne.n	80027da <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80027b8:	4b0b      	ldr	r3, [pc, #44]	@ (80027e8 <vPortEnterCritical+0x5c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00b      	beq.n	80027da <vPortEnterCritical+0x4e>
	__asm volatile
 80027c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c6:	f383 8811 	msr	BASEPRI, r3
 80027ca:	f3bf 8f6f 	isb	sy
 80027ce:	f3bf 8f4f 	dsb	sy
 80027d2:	603b      	str	r3, [r7, #0]
}
 80027d4:	bf00      	nop
 80027d6:	bf00      	nop
 80027d8:	e7fd      	b.n	80027d6 <vPortEnterCritical+0x4a>
	}
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr
 80027e4:	2000000c 	.word	0x2000000c
 80027e8:	e000ed04 	.word	0xe000ed04

080027ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80027f2:	4b12      	ldr	r3, [pc, #72]	@ (800283c <vPortExitCritical+0x50>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10b      	bne.n	8002812 <vPortExitCritical+0x26>
	__asm volatile
 80027fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027fe:	f383 8811 	msr	BASEPRI, r3
 8002802:	f3bf 8f6f 	isb	sy
 8002806:	f3bf 8f4f 	dsb	sy
 800280a:	607b      	str	r3, [r7, #4]
}
 800280c:	bf00      	nop
 800280e:	bf00      	nop
 8002810:	e7fd      	b.n	800280e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002812:	4b0a      	ldr	r3, [pc, #40]	@ (800283c <vPortExitCritical+0x50>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	3b01      	subs	r3, #1
 8002818:	4a08      	ldr	r2, [pc, #32]	@ (800283c <vPortExitCritical+0x50>)
 800281a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800281c:	4b07      	ldr	r3, [pc, #28]	@ (800283c <vPortExitCritical+0x50>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d105      	bne.n	8002830 <vPortExitCritical+0x44>
 8002824:	2300      	movs	r3, #0
 8002826:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800282e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	2000000c 	.word	0x2000000c

08002840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002840:	f3ef 8009 	mrs	r0, PSP
 8002844:	f3bf 8f6f 	isb	sy
 8002848:	4b0d      	ldr	r3, [pc, #52]	@ (8002880 <pxCurrentTCBConst>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002850:	6010      	str	r0, [r2, #0]
 8002852:	e92d 4008 	stmdb	sp!, {r3, lr}
 8002856:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800285a:	f380 8811 	msr	BASEPRI, r0
 800285e:	f7ff fcf1 	bl	8002244 <vTaskSwitchContext>
 8002862:	f04f 0000 	mov.w	r0, #0
 8002866:	f380 8811 	msr	BASEPRI, r0
 800286a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800286e:	6819      	ldr	r1, [r3, #0]
 8002870:	6808      	ldr	r0, [r1, #0]
 8002872:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002876:	f380 8809 	msr	PSP, r0
 800287a:	f3bf 8f6f 	isb	sy
 800287e:	4770      	bx	lr

08002880 <pxCurrentTCBConst>:
 8002880:	200002dc 	.word	0x200002dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002884:	bf00      	nop
 8002886:	bf00      	nop

08002888 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
	__asm volatile
 800288e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002892:	f383 8811 	msr	BASEPRI, r3
 8002896:	f3bf 8f6f 	isb	sy
 800289a:	f3bf 8f4f 	dsb	sy
 800289e:	607b      	str	r3, [r7, #4]
}
 80028a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80028a2:	f7ff fc15 	bl	80020d0 <xTaskIncrementTick>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <xPortSysTickHandler+0x40>)
 80028ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	2300      	movs	r3, #0
 80028b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	f383 8811 	msr	BASEPRI, r3
}
 80028be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80028c0:	bf00      	nop
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	e000ed04 	.word	0xe000ed04

080028cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80028d0:	4b0a      	ldr	r3, [pc, #40]	@ (80028fc <vPortSetupTimerInterrupt+0x30>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80028d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002900 <vPortSetupTimerInterrupt+0x34>)
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80028dc:	4b09      	ldr	r3, [pc, #36]	@ (8002904 <vPortSetupTimerInterrupt+0x38>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a09      	ldr	r2, [pc, #36]	@ (8002908 <vPortSetupTimerInterrupt+0x3c>)
 80028e2:	fba2 2303 	umull	r2, r3, r2, r3
 80028e6:	099b      	lsrs	r3, r3, #6
 80028e8:	4a08      	ldr	r2, [pc, #32]	@ (800290c <vPortSetupTimerInterrupt+0x40>)
 80028ea:	3b01      	subs	r3, #1
 80028ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80028ee:	4b03      	ldr	r3, [pc, #12]	@ (80028fc <vPortSetupTimerInterrupt+0x30>)
 80028f0:	2207      	movs	r2, #7
 80028f2:	601a      	str	r2, [r3, #0]
}
 80028f4:	bf00      	nop
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr
 80028fc:	e000e010 	.word	0xe000e010
 8002900:	e000e018 	.word	0xe000e018
 8002904:	20000000 	.word	0x20000000
 8002908:	10624dd3 	.word	0x10624dd3
 800290c:	e000e014 	.word	0xe000e014

08002910 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08a      	sub	sp, #40	@ 0x28
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002918:	2300      	movs	r3, #0
 800291a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800291c:	f7ff fb2c 	bl	8001f78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002920:	4b5c      	ldr	r3, [pc, #368]	@ (8002a94 <pvPortMalloc+0x184>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002928:	f000 f924 	bl	8002b74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800292c:	4b5a      	ldr	r3, [pc, #360]	@ (8002a98 <pvPortMalloc+0x188>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4013      	ands	r3, r2
 8002934:	2b00      	cmp	r3, #0
 8002936:	f040 8095 	bne.w	8002a64 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d01e      	beq.n	800297e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002940:	2208      	movs	r2, #8
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4413      	add	r3, r2
 8002946:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	2b00      	cmp	r3, #0
 8002950:	d015      	beq.n	800297e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f023 0307 	bic.w	r3, r3, #7
 8002958:	3308      	adds	r3, #8
 800295a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	2b00      	cmp	r3, #0
 8002964:	d00b      	beq.n	800297e <pvPortMalloc+0x6e>
	__asm volatile
 8002966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800296a:	f383 8811 	msr	BASEPRI, r3
 800296e:	f3bf 8f6f 	isb	sy
 8002972:	f3bf 8f4f 	dsb	sy
 8002976:	617b      	str	r3, [r7, #20]
}
 8002978:	bf00      	nop
 800297a:	bf00      	nop
 800297c:	e7fd      	b.n	800297a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d06f      	beq.n	8002a64 <pvPortMalloc+0x154>
 8002984:	4b45      	ldr	r3, [pc, #276]	@ (8002a9c <pvPortMalloc+0x18c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	429a      	cmp	r2, r3
 800298c:	d86a      	bhi.n	8002a64 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800298e:	4b44      	ldr	r3, [pc, #272]	@ (8002aa0 <pvPortMalloc+0x190>)
 8002990:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002992:	4b43      	ldr	r3, [pc, #268]	@ (8002aa0 <pvPortMalloc+0x190>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002998:	e004      	b.n	80029a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800299a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d903      	bls.n	80029b6 <pvPortMalloc+0xa6>
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f1      	bne.n	800299a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80029b6:	4b37      	ldr	r3, [pc, #220]	@ (8002a94 <pvPortMalloc+0x184>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029bc:	429a      	cmp	r2, r3
 80029be:	d051      	beq.n	8002a64 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2208      	movs	r2, #8
 80029c6:	4413      	add	r3, r2
 80029c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80029ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	6a3b      	ldr	r3, [r7, #32]
 80029d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80029d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	1ad2      	subs	r2, r2, r3
 80029da:	2308      	movs	r3, #8
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	429a      	cmp	r2, r3
 80029e0:	d920      	bls.n	8002a24 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80029e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4413      	add	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	f003 0307 	and.w	r3, r3, #7
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d00b      	beq.n	8002a0c <pvPortMalloc+0xfc>
	__asm volatile
 80029f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f8:	f383 8811 	msr	BASEPRI, r3
 80029fc:	f3bf 8f6f 	isb	sy
 8002a00:	f3bf 8f4f 	dsb	sy
 8002a04:	613b      	str	r3, [r7, #16]
}
 8002a06:	bf00      	nop
 8002a08:	bf00      	nop
 8002a0a:	e7fd      	b.n	8002a08 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	685a      	ldr	r2, [r3, #4]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	1ad2      	subs	r2, r2, r3
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002a1e:	69b8      	ldr	r0, [r7, #24]
 8002a20:	f000 f90a 	bl	8002c38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002a24:	4b1d      	ldr	r3, [pc, #116]	@ (8002a9c <pvPortMalloc+0x18c>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8002a9c <pvPortMalloc+0x18c>)
 8002a30:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002a32:	4b1a      	ldr	r3, [pc, #104]	@ (8002a9c <pvPortMalloc+0x18c>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <pvPortMalloc+0x194>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d203      	bcs.n	8002a46 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002a3e:	4b17      	ldr	r3, [pc, #92]	@ (8002a9c <pvPortMalloc+0x18c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a18      	ldr	r2, [pc, #96]	@ (8002aa4 <pvPortMalloc+0x194>)
 8002a44:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	4b13      	ldr	r3, [pc, #76]	@ (8002a98 <pvPortMalloc+0x188>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a52:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	2200      	movs	r2, #0
 8002a58:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002a5a:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <pvPortMalloc+0x198>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	4a11      	ldr	r2, [pc, #68]	@ (8002aa8 <pvPortMalloc+0x198>)
 8002a62:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002a64:	f7ff fa96 	bl	8001f94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	f003 0307 	and.w	r3, r3, #7
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00b      	beq.n	8002a8a <pvPortMalloc+0x17a>
	__asm volatile
 8002a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a76:	f383 8811 	msr	BASEPRI, r3
 8002a7a:	f3bf 8f6f 	isb	sy
 8002a7e:	f3bf 8f4f 	dsb	sy
 8002a82:	60fb      	str	r3, [r7, #12]
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	e7fd      	b.n	8002a86 <pvPortMalloc+0x176>
	return pvReturn;
 8002a8a:	69fb      	ldr	r3, [r7, #28]
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3728      	adds	r7, #40	@ 0x28
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20001018 	.word	0x20001018
 8002a98:	2000102c 	.word	0x2000102c
 8002a9c:	2000101c 	.word	0x2000101c
 8002aa0:	20001010 	.word	0x20001010
 8002aa4:	20001020 	.word	0x20001020
 8002aa8:	20001024 	.word	0x20001024

08002aac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d04f      	beq.n	8002b5e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002abe:	2308      	movs	r3, #8
 8002ac0:	425b      	negs	r3, r3
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	4b25      	ldr	r3, [pc, #148]	@ (8002b68 <vPortFree+0xbc>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d10b      	bne.n	8002af2 <vPortFree+0x46>
	__asm volatile
 8002ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ade:	f383 8811 	msr	BASEPRI, r3
 8002ae2:	f3bf 8f6f 	isb	sy
 8002ae6:	f3bf 8f4f 	dsb	sy
 8002aea:	60fb      	str	r3, [r7, #12]
}
 8002aec:	bf00      	nop
 8002aee:	bf00      	nop
 8002af0:	e7fd      	b.n	8002aee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00b      	beq.n	8002b12 <vPortFree+0x66>
	__asm volatile
 8002afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002afe:	f383 8811 	msr	BASEPRI, r3
 8002b02:	f3bf 8f6f 	isb	sy
 8002b06:	f3bf 8f4f 	dsb	sy
 8002b0a:	60bb      	str	r3, [r7, #8]
}
 8002b0c:	bf00      	nop
 8002b0e:	bf00      	nop
 8002b10:	e7fd      	b.n	8002b0e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	4b14      	ldr	r3, [pc, #80]	@ (8002b68 <vPortFree+0xbc>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d01e      	beq.n	8002b5e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d11a      	bne.n	8002b5e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b68 <vPortFree+0xbc>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	401a      	ands	r2, r3
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002b38:	f7ff fa1e 	bl	8001f78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	4b0a      	ldr	r3, [pc, #40]	@ (8002b6c <vPortFree+0xc0>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4413      	add	r3, r2
 8002b46:	4a09      	ldr	r2, [pc, #36]	@ (8002b6c <vPortFree+0xc0>)
 8002b48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002b4a:	6938      	ldr	r0, [r7, #16]
 8002b4c:	f000 f874 	bl	8002c38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002b50:	4b07      	ldr	r3, [pc, #28]	@ (8002b70 <vPortFree+0xc4>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	3301      	adds	r3, #1
 8002b56:	4a06      	ldr	r2, [pc, #24]	@ (8002b70 <vPortFree+0xc4>)
 8002b58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002b5a:	f7ff fa1b 	bl	8001f94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002b5e:	bf00      	nop
 8002b60:	3718      	adds	r7, #24
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	2000102c 	.word	0x2000102c
 8002b6c:	2000101c 	.word	0x2000101c
 8002b70:	20001028 	.word	0x20001028

08002b74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002b7a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002b7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002b80:	4b27      	ldr	r3, [pc, #156]	@ (8002c20 <prvHeapInit+0xac>)
 8002b82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00c      	beq.n	8002ba8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	3307      	adds	r3, #7
 8002b92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f023 0307 	bic.w	r3, r3, #7
 8002b9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	4a1f      	ldr	r2, [pc, #124]	@ (8002c20 <prvHeapInit+0xac>)
 8002ba4:	4413      	add	r3, r2
 8002ba6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002bac:	4a1d      	ldr	r2, [pc, #116]	@ (8002c24 <prvHeapInit+0xb0>)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c24 <prvHeapInit+0xb0>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002bc0:	2208      	movs	r2, #8
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1a9b      	subs	r3, r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f023 0307 	bic.w	r3, r3, #7
 8002bce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4a15      	ldr	r2, [pc, #84]	@ (8002c28 <prvHeapInit+0xb4>)
 8002bd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002bd6:	4b14      	ldr	r3, [pc, #80]	@ (8002c28 <prvHeapInit+0xb4>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002bde:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <prvHeapInit+0xb4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	1ad2      	subs	r2, r2, r3
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8002c28 <prvHeapInit+0xb4>)
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <prvHeapInit+0xb8>)
 8002c02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	4a09      	ldr	r2, [pc, #36]	@ (8002c30 <prvHeapInit+0xbc>)
 8002c0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002c0c:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <prvHeapInit+0xc0>)
 8002c0e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002c12:	601a      	str	r2, [r3, #0]
}
 8002c14:	bf00      	nop
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bc80      	pop	{r7}
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000410 	.word	0x20000410
 8002c24:	20001010 	.word	0x20001010
 8002c28:	20001018 	.word	0x20001018
 8002c2c:	20001020 	.word	0x20001020
 8002c30:	2000101c 	.word	0x2000101c
 8002c34:	2000102c 	.word	0x2000102c

08002c38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002c40:	4b27      	ldr	r3, [pc, #156]	@ (8002ce0 <prvInsertBlockIntoFreeList+0xa8>)
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	e002      	b.n	8002c4c <prvInsertBlockIntoFreeList+0x14>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d8f7      	bhi.n	8002c46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	4413      	add	r3, r2
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d108      	bne.n	8002c7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	441a      	add	r2, r3
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	441a      	add	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d118      	bne.n	8002cc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4b14      	ldr	r3, [pc, #80]	@ (8002ce4 <prvInsertBlockIntoFreeList+0xac>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d00d      	beq.n	8002cb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685a      	ldr	r2, [r3, #4]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	441a      	add	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	e008      	b.n	8002cc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce4 <prvInsertBlockIntoFreeList+0xac>)
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	e003      	b.n	8002cc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d002      	beq.n	8002cd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002cd6:	bf00      	nop
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr
 8002ce0:	20001010 	.word	0x20001010
 8002ce4:	20001018 	.word	0x20001018

08002ce8 <memset>:
 8002ce8:	4603      	mov	r3, r0
 8002cea:	4402      	add	r2, r0
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d100      	bne.n	8002cf2 <memset+0xa>
 8002cf0:	4770      	bx	lr
 8002cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8002cf6:	e7f9      	b.n	8002cec <memset+0x4>

08002cf8 <__libc_init_array>:
 8002cf8:	b570      	push	{r4, r5, r6, lr}
 8002cfa:	2600      	movs	r6, #0
 8002cfc:	4d0c      	ldr	r5, [pc, #48]	@ (8002d30 <__libc_init_array+0x38>)
 8002cfe:	4c0d      	ldr	r4, [pc, #52]	@ (8002d34 <__libc_init_array+0x3c>)
 8002d00:	1b64      	subs	r4, r4, r5
 8002d02:	10a4      	asrs	r4, r4, #2
 8002d04:	42a6      	cmp	r6, r4
 8002d06:	d109      	bne.n	8002d1c <__libc_init_array+0x24>
 8002d08:	f000 f81a 	bl	8002d40 <_init>
 8002d0c:	2600      	movs	r6, #0
 8002d0e:	4d0a      	ldr	r5, [pc, #40]	@ (8002d38 <__libc_init_array+0x40>)
 8002d10:	4c0a      	ldr	r4, [pc, #40]	@ (8002d3c <__libc_init_array+0x44>)
 8002d12:	1b64      	subs	r4, r4, r5
 8002d14:	10a4      	asrs	r4, r4, #2
 8002d16:	42a6      	cmp	r6, r4
 8002d18:	d105      	bne.n	8002d26 <__libc_init_array+0x2e>
 8002d1a:	bd70      	pop	{r4, r5, r6, pc}
 8002d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d20:	4798      	blx	r3
 8002d22:	3601      	adds	r6, #1
 8002d24:	e7ee      	b.n	8002d04 <__libc_init_array+0xc>
 8002d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d2a:	4798      	blx	r3
 8002d2c:	3601      	adds	r6, #1
 8002d2e:	e7f2      	b.n	8002d16 <__libc_init_array+0x1e>
 8002d30:	08002e04 	.word	0x08002e04
 8002d34:	08002e04 	.word	0x08002e04
 8002d38:	08002e04 	.word	0x08002e04
 8002d3c:	08002e08 	.word	0x08002e08

08002d40 <_init>:
 8002d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d42:	bf00      	nop
 8002d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d46:	bc08      	pop	{r3}
 8002d48:	469e      	mov	lr, r3
 8002d4a:	4770      	bx	lr

08002d4c <_fini>:
 8002d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d4e:	bf00      	nop
 8002d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d52:	bc08      	pop	{r3}
 8002d54:	469e      	mov	lr, r3
 8002d56:	4770      	bx	lr
