#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Fri Jun 14 17:42:39 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Elaborate the liberty model.
Constraint check start.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Flattening design 'Main'
Device mapping started.
Optimizing circuit logic.
I: Const net (pin REFCLK_TO_DIV_SYNC_I of inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL) has been disconnected.
I: Const net (pin REFCLK_TO_REFCLK_SYNC_I of inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL) has been disconnected.
I: Const net (pin REFCLK_TO_TX_SYNC_I of inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL) has been disconnected.
W: Public-4008: Instance 'uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[4]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/addr_b2[5]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_reg[0]' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/current_state_reg[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/data_ready' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_addr[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'LinkMain/MAC_10G/xge_mac_tx_top/xge_tx_ctrl_ipg_inst/rd_en' of 'GTP_DFF_R' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
C: DeviceMap-2004: The clk attribute of net LinkMain/o_p_clk2core_rx_0 (assigned to GTP_CLKBUFG) should be ignored, for there is other clk assign or clk inst on the net.
C: DeviceMap-2004: The clk attribute of net LinkMain/o_p_clk2core_tx_0 (assigned to GTP_CLKBUFG) should be ignored, for there is other clk assign or clk inst on the net.
C: DeviceMap-2004: The clk attribute of net LinkMain/o_p_refck2core_0 (assigned to GTP_CLKBUFG) should be ignored, for there is other clk assign or clk inst on the net.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net clk_50 in design, driver pin CLKOUT0(instance Pll_50mhz/u_gpll) -> load pin CLK(instance LinkMain/MAC_10G/reset_pro_top/apb_rst_syn/rst_d0).
Converting tech operator to gate operator.
Minimun Fanout To Report "1".
Number of Nets (Fanout>=Min Fanout) To Report "100".
Processing gate operator.
I: Infer CARRY group, base inst: it_55_2/gateop, insts:3.
I: Infer CARRY group, base inst: LinkMain/rst_debounce_inst/N11_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: LinkMain/MAC_10G/xge_mac_alarm_detect/N54.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: LinkMain/MAC_10G/xge_mac_alarm_detect/N55.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: LinkMain/MAC_10G/xge_mac_alarm_detect/N68.eq_0/gateop, insts:16.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u5_rx_decode/N929_1/gateop, insts:3.
I: Infer CARRY group, base inst: uart_ctrl_inst/u_uart_ctrl/u_apb_mif/N104_1_0/gateop, insts:16.
I: Infer CARRY group, base inst: uart_ctrl_inst/u_uart_ctrl/u_cmd_parser/N163_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: uart_ctrl_inst/u_uart_top/u_pgr_clk_gen/N4_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u4_rx_descramble/u_prbs_chk/N1073_1/gateop, insts:16.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N115_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/N127_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/RXLANE0_ENABLE.rxlane_fsm0/N173_1_1/gateop, insts:27.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].cdr_align_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_rx/SYNC_RXLANE[0].sigdet_deb/N13_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/AUTO_MODE.hssthp_rst_tx/TXLANE0_ENABLE.txlane_rst_fsm0/N105_1_1/gateop, insts:17.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/hpll_rst_fsm_0/N78_1_1/gateop, insts:11.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N6_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: LinkMain/PHY_10G/U_IPM2T_HSSTHP_RST/RST_WITH_HPLL.hssthp_rst_hpll/pll0_lock_wtchdg/N16_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N2_1/gateop, insts:10.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N84_1/gateop, insts:10.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N170.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N226_mux9_8/gateop, insts:2.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N292_5.fsub_0/gateop, insts:11.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u2_tx_gearbox/FIFO_CORE_tx/U_ipm2l_fifo_FIFO_CORE/U_ipm2l_fifo_ctrl/N324_5.fsub_0/gateop, insts:11.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N2_1/gateop, insts:10.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N84_1/gateop, insts:10.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N167.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N170.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N292_5.fsub_0/gateop, insts:11.
I: Infer CARRY group, base inst: LinkMain/PCS_10G/u6_rx_ctc/fifo_512x44_inst/U_ipm2l_fifo_fifo_512x44/U_ipm2l_fifo_ctrl/N324_5.fsub_0/gateop, insts:11.
Packing IOs with Flip-Flops "False".
Device Utilization Summary:
+--------------------------------------------------------------------------+
| Logic Utilization     | Used       | Available     | Utilization(%)     
+--------------------------------------------------------------------------+
| APM                   | 0          | 840           | 0                  
| FF                    | 2683       | 487200        | 1                  
| LUT                   | 1536.5     | 243600        | 1                  
| Distributed RAM       | 8          | 75400         | 1                  
| DRM                   | 2          | 480           | 1                  
| IO                    | 8          | 500           | 2                  
| RCKB                  | 0          | 40            | 0                  
| SCANCHAIN             | 0          | 1             | 0                  
| USCM                  | 2          | 32            | 7                  
| CCS                   | 1          | 1             | 100                
| ADC                   | 0          | 1             | 0                  
| RESCAL                | 0          | 3             | 0                  
| DDR_PHY               | 0          | 40            | 0                  
| GPLL                  | 1          | 10            | 10                 
| PPLL                  | 0          | 10            | 0                  
| DDRPHY_CPD            | 0          | 20            | 0                  
| HCKB                  | 2          | 168           | 2                  
| IOCKB                 | 0          | 40            | 0                  
| MRCKB                 | 0          | 20            | 0                  
| DDRPHY_IOCLK_DIV      | 0          | 10            | 0                  
| ANALOG                | 0          | 1             | 0                  
| TSERDES               | 0          | 56            | 0                  
| KEYRAM                | 0          | 1             | 0                  
| HSSTHP                | 1          | 4             | 25                 
| PCIEGEN3              | 0          | 1             | 0                  
| GCLK_INBUF_SYN        | 0          | 40            | 0                  
| BKCLHP                | 0          | 3             | 0                  
+--------------------------------------------------------------------------+

Generate Detailed Map Report "False".
Device mapping done.
Total device mapping takes 0.14 sec.

C: SDC-2030: [G:/Current_Pango/TenGigTest/source/ConstrainMain.fdc(line number: 15)] Source of the clock 'clk_312_5' cannot be found, it may have been optimized.
Design 'Main' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Export DB successfully.
Override Pcf "True".
W: Public-4010: Pcf file G:/Current_Pango/TenGigTest/device_map/Main.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:7s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Action dev_map: Peak memory pool usage is 475 MB

Current time: Fri Jun 14 17:42:44 2024
