Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 16 14:13:04 2023
| Host         : DESKTOP-CRQ4OKO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ccd_top_timing_summary_routed.rpt -pb ccd_top_timing_summary_routed.pb -rpx ccd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ccd_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.310        0.000                      0                  238        0.106        0.000                      0                  238        9.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.310        0.000                      0                  238        0.106        0.000                      0                  238        9.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 u_sync_fifo_cnt/fifo_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/wr_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.120ns (25.732%)  route 3.233ns (74.268%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.743     5.450    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  u_sync_fifo_cnt/fifo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  u_sync_fifo_cnt/fifo_cnt_reg[3]/Q
                         net (fo=4, routed)           0.842     6.810    u_sync_fifo_cnt/fifo_cnt_reg_n_0_[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  u_sync_fifo_cnt/fifo_buffer_reg_i_4/O
                         net (fo=4, routed)           0.699     7.633    u_sync_fifo_cnt/fifo_buffer_reg_i_4_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.785 r  u_sync_fifo_cnt/fifo_buffer_reg_i_3/O
                         net (fo=3, routed)           0.465     8.250    u_ccd_dirve/fifo_cnt_reg[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326     8.576 r  u_ccd_dirve/wr_addr[6]_i_1/O
                         net (fo=7, routed)           1.227     9.803    u_sync_fifo_cnt/E[0]
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.495    24.925    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[2]/C
                         clock pessimism              0.392    25.317    
                         clock uncertainty           -0.035    25.282    
    SLICE_X34Y14         FDRE (Setup_fdre_C_CE)      -0.169    25.113    u_sync_fifo_cnt/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 u_sync_fifo_cnt/fifo_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/wr_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.120ns (25.732%)  route 3.233ns (74.268%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.743     5.450    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  u_sync_fifo_cnt/fifo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  u_sync_fifo_cnt/fifo_cnt_reg[3]/Q
                         net (fo=4, routed)           0.842     6.810    u_sync_fifo_cnt/fifo_cnt_reg_n_0_[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  u_sync_fifo_cnt/fifo_buffer_reg_i_4/O
                         net (fo=4, routed)           0.699     7.633    u_sync_fifo_cnt/fifo_buffer_reg_i_4_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.785 r  u_sync_fifo_cnt/fifo_buffer_reg_i_3/O
                         net (fo=3, routed)           0.465     8.250    u_ccd_dirve/fifo_cnt_reg[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326     8.576 r  u_ccd_dirve/wr_addr[6]_i_1/O
                         net (fo=7, routed)           1.227     9.803    u_sync_fifo_cnt/E[0]
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.495    24.925    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[3]/C
                         clock pessimism              0.392    25.317    
                         clock uncertainty           -0.035    25.282    
    SLICE_X34Y14         FDRE (Setup_fdre_C_CE)      -0.169    25.113    u_sync_fifo_cnt/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.310ns  (required time - arrival time)
  Source:                 u_sync_fifo_cnt/fifo_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/wr_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.120ns (25.732%)  route 3.233ns (74.268%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.743     5.450    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  u_sync_fifo_cnt/fifo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  u_sync_fifo_cnt/fifo_cnt_reg[3]/Q
                         net (fo=4, routed)           0.842     6.810    u_sync_fifo_cnt/fifo_cnt_reg_n_0_[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  u_sync_fifo_cnt/fifo_buffer_reg_i_4/O
                         net (fo=4, routed)           0.699     7.633    u_sync_fifo_cnt/fifo_buffer_reg_i_4_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.785 r  u_sync_fifo_cnt/fifo_buffer_reg_i_3/O
                         net (fo=3, routed)           0.465     8.250    u_ccd_dirve/fifo_cnt_reg[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326     8.576 r  u_ccd_dirve/wr_addr[6]_i_1/O
                         net (fo=7, routed)           1.227     9.803    u_sync_fifo_cnt/E[0]
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.495    24.925    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[4]/C
                         clock pessimism              0.392    25.317    
                         clock uncertainty           -0.035    25.282    
    SLICE_X34Y14         FDRE (Setup_fdre_C_CE)      -0.169    25.113    u_sync_fifo_cnt/wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 15.310    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 u_sync_fifo_cnt/fifo_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/wr_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.120ns (26.902%)  route 3.043ns (73.098%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.743     5.450    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  u_sync_fifo_cnt/fifo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  u_sync_fifo_cnt/fifo_cnt_reg[3]/Q
                         net (fo=4, routed)           0.842     6.810    u_sync_fifo_cnt/fifo_cnt_reg_n_0_[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  u_sync_fifo_cnt/fifo_buffer_reg_i_4/O
                         net (fo=4, routed)           0.699     7.633    u_sync_fifo_cnt/fifo_buffer_reg_i_4_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.785 r  u_sync_fifo_cnt/fifo_buffer_reg_i_3/O
                         net (fo=3, routed)           0.465     8.250    u_ccd_dirve/fifo_cnt_reg[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326     8.576 r  u_ccd_dirve/wr_addr[6]_i_1/O
                         net (fo=7, routed)           1.037     9.613    u_sync_fifo_cnt/E[0]
    SLICE_X35Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.495    24.925    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[5]/C
                         clock pessimism              0.392    25.317    
                         clock uncertainty           -0.035    25.282    
    SLICE_X35Y14         FDRE (Setup_fdre_C_CE)      -0.205    25.077    u_sync_fifo_cnt/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 u_sync_fifo_cnt/fifo_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/wr_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.120ns (26.902%)  route 3.043ns (73.098%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.743     5.450    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  u_sync_fifo_cnt/fifo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  u_sync_fifo_cnt/fifo_cnt_reg[3]/Q
                         net (fo=4, routed)           0.842     6.810    u_sync_fifo_cnt/fifo_cnt_reg_n_0_[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  u_sync_fifo_cnt/fifo_buffer_reg_i_4/O
                         net (fo=4, routed)           0.699     7.633    u_sync_fifo_cnt/fifo_buffer_reg_i_4_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.785 r  u_sync_fifo_cnt/fifo_buffer_reg_i_3/O
                         net (fo=3, routed)           0.465     8.250    u_ccd_dirve/fifo_cnt_reg[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326     8.576 r  u_ccd_dirve/wr_addr[6]_i_1/O
                         net (fo=7, routed)           1.037     9.613    u_sync_fifo_cnt/E[0]
    SLICE_X35Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.495    24.925    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[6]/C
                         clock pessimism              0.392    25.317    
                         clock uncertainty           -0.035    25.282    
    SLICE_X35Y14         FDRE (Setup_fdre_C_CE)      -0.205    25.077    u_sync_fifo_cnt/wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.484ns  (required time - arrival time)
  Source:                 u_ccd_dirve/si_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ccd_dirve/FSM_sequential_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.257ns (28.267%)  route 3.190ns (71.733%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 24.997 - 20.000 ) 
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.745     5.452    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  u_ccd_dirve/si_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478     5.930 r  u_ccd_dirve/si_count_reg[3]/Q
                         net (fo=5, routed)           1.350     7.280    u_ccd_dirve/si_count_reg_n_0_[3]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.324     7.604 r  u_ccd_dirve/Si_i_2/O
                         net (fo=2, routed)           0.803     8.407    u_ccd_dirve/Si_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.331     8.738 r  u_ccd_dirve/FSM_sequential_i[2]_i_4/O
                         net (fo=3, routed)           1.037     9.775    u_ccd_dirve/FSM_sequential_i[2]_i_4_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.899 r  u_ccd_dirve/FSM_sequential_i[2]_i_1/O
                         net (fo=1, routed)           0.000     9.899    u_ccd_dirve/FSM_sequential_i[2]_i_1_n_0
    SLICE_X39Y17         FDCE                                         r  u_ccd_dirve/FSM_sequential_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.567    24.997    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  u_ccd_dirve/FSM_sequential_i_reg[2]/C
                         clock pessimism              0.392    25.389    
                         clock uncertainty           -0.035    25.354    
    SLICE_X39Y17         FDCE (Setup_fdce_C_D)        0.029    25.383    u_ccd_dirve/FSM_sequential_i_reg[2]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                 15.484    

Slack (MET) :             15.737ns  (required time - arrival time)
  Source:                 u_ccd_dirve/si_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ccd_dirve/FSM_sequential_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.257ns (29.626%)  route 2.986ns (70.374%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 24.998 - 20.000 ) 
    Source Clock Delay      (SCD):    5.452ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.745     5.452    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  u_ccd_dirve/si_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.478     5.930 r  u_ccd_dirve/si_count_reg[3]/Q
                         net (fo=5, routed)           1.350     7.280    u_ccd_dirve/si_count_reg_n_0_[3]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.324     7.604 r  u_ccd_dirve/Si_i_2/O
                         net (fo=2, routed)           0.803     8.407    u_ccd_dirve/Si_i_2_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.331     8.738 r  u_ccd_dirve/FSM_sequential_i[2]_i_4/O
                         net (fo=3, routed)           0.833     9.571    u_ccd_dirve/FSM_sequential_i[2]_i_4_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I1_O)        0.124     9.695 r  u_ccd_dirve/FSM_sequential_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.695    u_ccd_dirve/FSM_sequential_i[1]_i_1_n_0
    SLICE_X38Y16         FDCE                                         r  u_ccd_dirve/FSM_sequential_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.568    24.998    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X38Y16         FDCE                                         r  u_ccd_dirve/FSM_sequential_i_reg[1]/C
                         clock pessimism              0.392    25.390    
                         clock uncertainty           -0.035    25.355    
    SLICE_X38Y16         FDCE (Setup_fdce_C_D)        0.077    25.432    u_ccd_dirve/FSM_sequential_i_reg[1]
  -------------------------------------------------------------------
                         required time                         25.432    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                 15.737    

Slack (MET) :             15.759ns  (required time - arrival time)
  Source:                 u_ccd_dirve/expose_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ccd_dirve/expose_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 2.343ns (54.968%)  route 1.920ns (45.032%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 25.003 - 20.000 ) 
    Source Clock Delay      (SCD):    5.457ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.750     5.457    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  u_ccd_dirve/expose_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.419     5.876 r  u_ccd_dirve/expose_count_reg[1]/Q
                         net (fo=2, routed)           0.965     6.841    u_ccd_dirve/expose_count[1]
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.672 r  u_ccd_dirve/expose_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.672    u_ccd_dirve/expose_count0_carry_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  u_ccd_dirve/expose_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.786    u_ccd_dirve/expose_count0_carry__0_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  u_ccd_dirve/expose_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.900    u_ccd_dirve/expose_count0_carry__1_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  u_ccd_dirve/expose_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.014    u_ccd_dirve/expose_count0_carry__2_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  u_ccd_dirve/expose_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.128    u_ccd_dirve/expose_count0_carry__3_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.462 r  u_ccd_dirve/expose_count0_carry__4/O[1]
                         net (fo=1, routed)           0.954     9.417    u_ccd_dirve/expose_count0_carry__4_n_6
    SLICE_X42Y11         LUT3 (Prop_lut3_I0_O)        0.303     9.720 r  u_ccd_dirve/expose_count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.720    u_ccd_dirve/expose_count[22]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  u_ccd_dirve/expose_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.573    25.003    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X42Y11         FDCE                                         r  u_ccd_dirve/expose_count_reg[22]/C
                         clock pessimism              0.430    25.433    
                         clock uncertainty           -0.035    25.398    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.081    25.479    u_ccd_dirve/expose_count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.479    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                 15.759    

Slack (MET) :             15.772ns  (required time - arrival time)
  Source:                 u_sync_fifo_cnt/fifo_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/wr_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.120ns (29.072%)  route 2.733ns (70.928%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 24.923 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.743     5.450    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  u_sync_fifo_cnt/fifo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  u_sync_fifo_cnt/fifo_cnt_reg[3]/Q
                         net (fo=4, routed)           0.842     6.810    u_sync_fifo_cnt/fifo_cnt_reg_n_0_[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  u_sync_fifo_cnt/fifo_buffer_reg_i_4/O
                         net (fo=4, routed)           0.699     7.633    u_sync_fifo_cnt/fifo_buffer_reg_i_4_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.785 r  u_sync_fifo_cnt/fifo_buffer_reg_i_3/O
                         net (fo=3, routed)           0.465     8.250    u_ccd_dirve/fifo_cnt_reg[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326     8.576 r  u_ccd_dirve/wr_addr[6]_i_1/O
                         net (fo=7, routed)           0.727     9.303    u_sync_fifo_cnt/E[0]
    SLICE_X33Y16         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.493    24.923    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[0]/C
                         clock pessimism              0.392    25.315    
                         clock uncertainty           -0.035    25.280    
    SLICE_X33Y16         FDRE (Setup_fdre_C_CE)      -0.205    25.075    u_sync_fifo_cnt/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         25.075    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                 15.772    

Slack (MET) :             15.772ns  (required time - arrival time)
  Source:                 u_sync_fifo_cnt/fifo_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/wr_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 1.120ns (29.072%)  route 2.733ns (70.928%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 24.923 - 20.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.743     5.450    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X38Y17         FDCE                                         r  u_sync_fifo_cnt/fifo_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.518     5.968 r  u_sync_fifo_cnt/fifo_cnt_reg[3]/Q
                         net (fo=4, routed)           0.842     6.810    u_sync_fifo_cnt/fifo_cnt_reg_n_0_[3]
    SLICE_X39Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.934 r  u_sync_fifo_cnt/fifo_buffer_reg_i_4/O
                         net (fo=4, routed)           0.699     7.633    u_sync_fifo_cnt/fifo_buffer_reg_i_4_n_0
    SLICE_X39Y18         LUT5 (Prop_lut5_I1_O)        0.152     7.785 r  u_sync_fifo_cnt/fifo_buffer_reg_i_3/O
                         net (fo=3, routed)           0.465     8.250    u_ccd_dirve/fifo_cnt_reg[7]
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.326     8.576 r  u_ccd_dirve/wr_addr[6]_i_1/O
                         net (fo=7, routed)           0.727     9.303    u_sync_fifo_cnt/E[0]
    SLICE_X33Y16         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.493    24.923    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[1]/C
                         clock pessimism              0.392    25.315    
                         clock uncertainty           -0.035    25.280    
    SLICE_X33Y16         FDRE (Setup_fdre_C_CE)      -0.205    25.075    u_sync_fifo_cnt/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         25.075    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                 15.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_data_deal_uart/temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.559     1.509    u_data_deal_uart/sys_clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  u_data_deal_uart/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_data_deal_uart/temp_reg[2]/Q
                         net (fo=1, routed)           0.054     1.704    u_uart_send/D[2]
    SLICE_X34Y15         FDCE                                         r  u_uart_send/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.024    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  u_uart_send/tx_data_reg[2]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.076     1.598    u_uart_send/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_uart_send/tx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_flag_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.586     1.536    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X37Y15         FDCE                                         r  u_uart_send/tx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  u_uart_send/tx_flag_reg/Q
                         net (fo=12, routed)          0.079     1.756    u_uart_send/tx_flag
    SLICE_X37Y15         FDCE                                         r  u_uart_send/tx_flag_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.853     2.051    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X37Y15         FDCE                                         r  u_uart_send/tx_flag_reg_reg/C
                         clock pessimism             -0.515     1.536    
    SLICE_X37Y15         FDCE (Hold_fdce_C_D)         0.071     1.607    u_uart_send/tx_flag_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ccd_dirve/clk_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ccd_dirve/clk_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.587     1.537    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X43Y16         FDCE                                         r  u_ccd_dirve/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  u_ccd_dirve/clk_count_reg[1]/Q
                         net (fo=6, routed)           0.099     1.777    u_ccd_dirve/clk_count[1]
    SLICE_X42Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  u_ccd_dirve/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    u_ccd_dirve/clk_count[4]_i_1_n_0
    SLICE_X42Y16         FDCE                                         r  u_ccd_dirve/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.854     2.052    u_ccd_dirve/sys_clk_IBUF_BUFG
    SLICE_X42Y16         FDCE                                         r  u_ccd_dirve/clk_count_reg[4]/C
                         clock pessimism             -0.502     1.550    
    SLICE_X42Y16         FDCE (Hold_fdce_C_D)         0.121     1.671    u_ccd_dirve/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_data_deal_uart/temp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.559     1.509    u_data_deal_uart/sys_clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  u_data_deal_uart/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_data_deal_uart/temp_reg[3]/Q
                         net (fo=1, routed)           0.114     1.765    u_uart_send/D[3]
    SLICE_X34Y15         FDCE                                         r  u_uart_send/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.024    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  u_uart_send/tx_data_reg[3]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.076     1.598    u_uart_send/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_sync_fifo_cnt/wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/fifo_buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.663%)  route 0.266ns (65.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.559     1.509    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_sync_fifo_cnt/wr_addr_reg[6]/Q
                         net (fo=2, routed)           0.266     1.916    u_sync_fifo_cnt/wr_addr_reg_n_0_[6]
    RAMB18_X2Y6          RAMB18E1                                     r  u_sync_fifo_cnt/fifo_buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     2.063    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  u_sync_fifo_cnt/fifo_buffer_reg/CLKARDCLK
                         clock pessimism             -0.501     1.563    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.746    u_sync_fifo_cnt/fifo_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_data_deal_uart/temp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.559     1.509    u_data_deal_uart/sys_clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  u_data_deal_uart/temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_data_deal_uart/temp_reg[0]/Q
                         net (fo=1, routed)           0.112     1.762    u_uart_send/D[0]
    SLICE_X34Y16         FDCE                                         r  u_uart_send/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.825     2.023    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  u_uart_send/tx_data_reg[0]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.059     1.581    u_uart_send/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_data_deal_uart/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_send/tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.159%)  route 0.140ns (49.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.559     1.509    u_data_deal_uart/sys_clk_IBUF_BUFG
    SLICE_X35Y15         FDCE                                         r  u_data_deal_uart/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  u_data_deal_uart/temp_reg[1]/Q
                         net (fo=1, routed)           0.140     1.790    u_uart_send/D[1]
    SLICE_X34Y15         FDCE                                         r  u_uart_send/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.826     2.024    u_uart_send/sys_clk_IBUF_BUFG
    SLICE_X34Y15         FDCE                                         r  u_uart_send/tx_data_reg[1]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X34Y15         FDCE (Hold_fdce_C_D)         0.087     1.609    u_uart_send/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_sync_fifo_cnt/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/fifo_buffer_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.916%)  route 0.223ns (60.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.559     1.509    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  u_sync_fifo_cnt/wr_addr_reg[3]/Q
                         net (fo=5, routed)           0.223     1.880    u_sync_fifo_cnt/wr_addr_reg_n_0_[3]
    RAMB18_X2Y6          RAMB18E1                                     r  u_sync_fifo_cnt/fifo_buffer_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     2.063    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  u_sync_fifo_cnt/fifo_buffer_reg/CLKARDCLK
                         clock pessimism             -0.501     1.563    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.693    u_sync_fifo_cnt/fifo_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_sync_fifo_cnt/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sync_fifo_cnt/fifo_buffer_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.195%)  route 0.265ns (61.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.559     1.509    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  u_sync_fifo_cnt/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  u_sync_fifo_cnt/wr_addr_reg[4]/Q
                         net (fo=4, routed)           0.265     1.939    u_sync_fifo_cnt/wr_addr_reg_n_0_[4]
    RAMB18_X2Y6          RAMB18E1                                     r  u_sync_fifo_cnt/fifo_buffer_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.865     2.063    u_sync_fifo_cnt/sys_clk_IBUF_BUFG
    RAMB18_X2Y6          RAMB18E1                                     r  u_sync_fifo_cnt/fifo_buffer_reg/CLKARDCLK
                         clock pessimism             -0.501     1.563    
    RAMB18_X2Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.746    u_sync_fifo_cnt/fifo_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_data_deal_uart/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_data_deal_uart/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.976%)  route 0.094ns (31.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.557     1.507    u_data_deal_uart/sys_clk_IBUF_BUFG
    SLICE_X34Y17         FDCE                                         r  u_data_deal_uart/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  u_data_deal_uart/count_reg[2]/Q
                         net (fo=6, routed)           0.094     1.765    u_data_deal_uart/sel0[2]
    SLICE_X35Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  u_data_deal_uart/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    u_data_deal_uart/p_1_in[4]
    SLICE_X35Y17         FDCE                                         r  u_data_deal_uart/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.824     2.022    u_data_deal_uart/sys_clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  u_data_deal_uart/count_reg[4]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X35Y17         FDCE (Hold_fdce_C_D)         0.092     1.612    u_data_deal_uart/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y6    u_sync_fifo_cnt/fifo_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y6    u_sync_fifo_cnt/fifo_buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X43Y16   u_ccd_dirve/Adclk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y17   u_ccd_dirve/Ccdclk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X39Y17   u_ccd_dirve/Wrreq_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y16   u_ccd_dirve/clk_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y16   u_ccd_dirve/clk_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y16   u_ccd_dirve/clk_count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y16   u_ccd_dirve/clk_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y17   u_data_deal_uart/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y17   u_data_deal_uart/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y17   u_data_deal_uart/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y17   u_data_deal_uart/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y17   u_data_deal_uart/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y17   u_ccd_dirve/Ccdclk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y17   u_ccd_dirve/Wrreq_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y16   u_ccd_dirve/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y13   u_ccd_dirve/expose_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y13   u_ccd_dirve/expose_count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y11   u_ccd_dirve/expose_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y11   u_ccd_dirve/expose_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y11   u_ccd_dirve/expose_count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y12   u_ccd_dirve/expose_count_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y11   u_ccd_dirve/expose_count_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y12   u_ccd_dirve/expose_count_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y12   u_ccd_dirve/expose_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y11   u_ccd_dirve/expose_count_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y11   u_ccd_dirve/expose_count_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y11   u_ccd_dirve/expose_count_reg[24]/C



