<paper id="1949410241"><title>Register file design considerations in dynamically scheduled processors</title><year>1996</year><authors><author org="Dept. of Electr. &amp; Comput. Eng.,, Toronto Univ., Ont., Canada#TAB#" id="2162898475">K.I. Farkas</author><author org="" id="2472600557">N.P. Jouppi</author><author org="University of Toronto,#TAB#" id="2179832770">P. Chow</author></authors><n_citation>113</n_citation><doc_type>Conference</doc_type><references><reference>1508282982</reference><reference>1540779330</reference><reference>1555915743</reference><reference>1910495841</reference><reference>1974374403</reference><reference>1983207841</reference><reference>2014485836</reference><reference>2024071808</reference><reference>2027694145</reference><reference>2029601347</reference><reference>2047226031</reference><reference>2058614217</reference><reference>2070136743</reference><reference>2096733429</reference><reference>2112378054</reference><reference>2112833506</reference><reference>2113956611</reference><reference>2129192659</reference><reference>2131607581</reference><reference>2132960876</reference><reference>2135270610</reference><reference>2151263383</reference><reference>2153287317</reference><reference>2156697270</reference><reference>2163395477</reference><reference>2169928889</reference><reference>2171791894</reference><reference>2296006986</reference></references><venue id="1126329156" type="C">High-Performance Computer Architecture</venue><doi>10.1109/HPCA.1996.501172</doi><keywords><keyword weight="0.54103">Instructions per cycle</keyword><keyword weight="0.48513">Supercomputer</keyword><keyword weight="0.43406">Computer science</keyword><keyword weight="0.48932">Queue</keyword><keyword weight="0.44683">Parallel computing</keyword><keyword weight="0.59545">Register file</keyword><keyword weight="0.43925">Real-time computing</keyword><keyword weight="0.62559">Register renaming</keyword><keyword weight="0.63925">Processor register</keyword><keyword weight="0.50796">Out-of-order execution</keyword><keyword weight="0.44889">Operating system</keyword><keyword weight="0.50933">Instruction cycle</keyword></keywords><publisher>IEEE</publisher><abstract>We have investigated the register file requirements of dynamically scheduled processors using register renaming and dispatch queues running the SPEC92 benchmarks. We looked at processors capable of issuing either four or eight instructions per cycle and found that in most cases implementing precise exceptions requires a relatively small number of additional registers compared to imprecise exceptions. Systems with aggressive non-blacking load support were able to achieve performance similar to processors with perfect memory systems at the cost of some additional registers. Given our machine assumptions, we found that the performance of a four-issue machine with a 32-entry dispatch queue tends to saturate around 80 registers. For an eight-issue machine with a 64-entry dispatch queue performance does not saturate until about 128 registers. Assuming the machine cycle time is proportional to the register file cycle time, the 8-issue machine yields only 20% higher performance than the 4-issue machine due in part to the cycle time impact of additional hardware.</abstract></paper>