Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 17 13:25:41 2023
| Host         : eldenaspire running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           20 |
| No           | No                    | Yes                    |               5 |            4 |
| No           | Yes                   | No                     |              40 |           14 |
| Yes          | No                    | No                     |              96 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             168 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  clk_sound_BUFG             | SOUND/j[0]_i_1_n_0                       |                                          |                1 |              1 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                          | SSG_DISP/CathMod/r_disp_digit[0]         |                2 |              2 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                          | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0 |                1 |              2 |         2.00 |
|  clk_sound_BUFG             |                                          |                                          |                2 |              3 |         1.50 |
|  CLK_IBUF_BUFG              |                                          |                                          |                3 |              3 |         1.00 |
|  clk_50_BUFG                | CPU/CUFSM/FSM_onehot_PS_reg[4]_0[1]      |                                          |                4 |              4 |         1.00 |
|  clk_50_BUFG                |                                          | BTNC_IBUF                                |                4 |              5 |         1.25 |
|  clk_50_BUFG                |                                          | DEBOUNCE_BTNL/s_db_count[7]_i_1__0_n_0   |                3 |              8 |         2.67 |
|  clk_50_BUFG                |                                          | DEBOUNCE_BTNR/s_db_count[7]_i_1_n_0      |                3 |              8 |         2.67 |
|  SSG_DISP/CathMod/s_clk_500 |                                          |                                          |                6 |              9 |         1.50 |
|  CLK_IBUF_BUFG              | sel                                      | count[10]_i_1_n_0                        |                3 |             11 |         3.67 |
|  CLK_IBUF_BUFG              | ADC/ADC_module/drdy_out                  |                                          |                3 |             12 |         4.00 |
|  clk_50_BUFG                | CPU/CUFSM/FSM_onehot_PS_reg[4]_0[2]      |                                          |                7 |             15 |         2.14 |
|  clk_50_BUFG                |                                          |                                          |                9 |             16 |         1.78 |
|  clk_50_BUFG                | CPU/MEM/MTVEC_reg[7]_i_1_0               | CPU/MEM/memory_reg_bram_0_i_39_0         |               10 |             16 |         1.60 |
|  clk_50_BUFG                | CPU/MEM/MTVEC_reg[7]_i_1_1               | CPU/MEM/memory_reg_bram_0_i_39_1         |                7 |             16 |         2.29 |
|  CLK_IBUF_BUFG              |                                          | SSG_DISP/CathMod/clear                   |                5 |             20 |         4.00 |
|  clk_50_BUFG                | CPU/MEM/FSM_onehot_PS_reg[0]             | CPU/CUFSM/FSM_onehot_PS_reg[0]_1         |               17 |             30 |         1.76 |
|  clk_sound_BUFG             | SOUND/j[0]_i_1_n_0                       | SOUND/j[31]_i_1_n_0                      |                8 |             31 |         3.88 |
|  clk_50_BUFG                | CPU/MEM/memory_reg_mux_sel_b_pos_0_11[0] | CPU/CUFSM/FSM_onehot_PS_reg[4]_0[0]      |               18 |             32 |         1.78 |
|  clk_50_BUFG                | regMem_reg_r1_0_31_0_5_i_141_n_0         |                                          |               13 |             32 |         2.46 |
|  clk_50_BUFG                | CPU/CUFSM/FSM_onehot_PS_reg[2]_0[0]      | CPU/CUFSM/FSM_onehot_PS_reg[4]_0[0]      |               18 |             32 |         1.78 |
|  clk_50_BUFG                | CPU/CUFSM/E[0]                           |                                          |               19 |             32 |         1.68 |
|  clk_50_BUFG                | CPU/MEM/CUFSM2RF_write                   |                                          |               11 |             88 |         8.00 |
+-----------------------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


