 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: T-2022.03
Date   : Tue Mar 25 00:17:03 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: Valid (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  state_reg[0]/CK (DFFRX1)                 0.00       0.00 r
  state_reg[0]/QN (DFFRX1)                 0.44       0.44 r
  U1004/Y (NOR3XL)                         0.09       0.52 f
  Valid (out)                              0.00       0.52 f
  data arrival time                                   0.52
  -----------------------------------------------------------
  (Path is unconstrained)


1
