0.4
2016.2
/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/pri_trigger/pri_trigger.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/pri_trigger/pri_trigger.srcs/sources_1/new/pri_trigger.v,1481366843,verilog,,,,,,,,,,,
