cd [get_property DIRECTORY [current_project]]
remove_files zybo_vga.srcs/sources_1/bd/design_1/design_1.bd
source design_1.tcl
