\hypertarget{struct_c_a_n___type_def}{\section{C\-A\-N\-\_\-\-Type\-Def Struct Reference}
\label{struct_c_a_n___type_def}\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}}
}


Controller Area Network.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}{M\-C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}{M\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}{T\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}{R\-F0\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}{R\-F1\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}{I\-E\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}{E\-S\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}{B\-T\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_af394c92193f1e52feaa7a27e090374ed}{R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}88\mbox{]}
\item 
\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\-A\-N\-\_\-\-Tx\-Mail\-Box\-\_\-\-Type\-Def} \hyperlink{struct_c_a_n___type_def_ab78f764584ec276cd36960d4f4fcdc1a}{s\-Tx\-Mail\-Box} \mbox{[}3\mbox{]}
\item 
\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\-A\-N\-\_\-\-F\-I\-F\-O\-Mail\-Box\-\_\-\-Type\-Def} \hyperlink{struct_c_a_n___type_def_a90ff90723c0ec4ae8a7028d4f3b024f4}{s\-F\-I\-F\-O\-Mail\-Box} \mbox{[}2\mbox{]}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_abd4c34405c765b5bd5fe38bbeb7569b6}{R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}12\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}{F\-M\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}{F\-M1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}{F\-S1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}{F\-F\-A1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}{F\-A1\-R}
\item 
uint32\-\_\-t \hyperlink{struct_c_a_n___type_def_a05b74b369ea3d9489caa4427c034c2a3}{R\-E\-S\-E\-R\-V\-E\-D5} \mbox{[}8\mbox{]}
\item 
\hyperlink{struct_c_a_n___filter_register___type_def}{C\-A\-N\-\_\-\-Filter\-Register\-\_\-\-Type\-Def} \hyperlink{struct_c_a_n___type_def_aaf5116cf475c48e9f4db550100faa2d9}{s\-Filter\-Register} \mbox{[}14\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Controller Area Network. 

\subsection{Member Data Documentation}
\hypertarget{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!B\-T\-R@{B\-T\-R}}
\index{B\-T\-R@{B\-T\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{B\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-B\-T\-R}}\label{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}
C\-A\-N bit timing register, Address offset\-: 0x1\-C \hypertarget{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!E\-S\-R@{E\-S\-R}}
\index{E\-S\-R@{E\-S\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{E\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-E\-S\-R}}\label{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}
C\-A\-N error status register, Address offset\-: 0x18 \hypertarget{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-A1\-R@{F\-A1\-R}}
\index{F\-A1\-R@{F\-A1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-A1\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-F\-A1\-R}}\label{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}
C\-A\-N filter activation register, Address offset\-: 0x21\-C \hypertarget{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-F\-A1\-R@{F\-F\-A1\-R}}
\index{F\-F\-A1\-R@{F\-F\-A1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-F\-A1\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-F\-F\-A1\-R}}\label{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}
C\-A\-N filter F\-I\-F\-O assignment register, Address offset\-: 0x214 \hypertarget{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-M1\-R@{F\-M1\-R}}
\index{F\-M1\-R@{F\-M1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-M1\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-F\-M1\-R}}\label{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}
C\-A\-N filter mode register, Address offset\-: 0x204 \hypertarget{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-M\-R@{F\-M\-R}}
\index{F\-M\-R@{F\-M\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-M\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-F\-M\-R}}\label{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}
C\-A\-N filter master register, Address offset\-: 0x200 \hypertarget{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!F\-S1\-R@{F\-S1\-R}}
\index{F\-S1\-R@{F\-S1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{F\-S1\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-F\-S1\-R}}\label{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}
C\-A\-N filter scale register, Address offset\-: 0x20\-C \hypertarget{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!I\-E\-R@{I\-E\-R}}
\index{I\-E\-R@{I\-E\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{I\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-I\-E\-R}}\label{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}
C\-A\-N interrupt enable register, Address offset\-: 0x14 \hypertarget{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!M\-C\-R@{M\-C\-R}}
\index{M\-C\-R@{M\-C\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{M\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-M\-C\-R}}\label{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}
C\-A\-N master control register, Address offset\-: 0x00 \hypertarget{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!M\-S\-R@{M\-S\-R}}
\index{M\-S\-R@{M\-S\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{M\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-M\-S\-R}}\label{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}
C\-A\-N master status register, Address offset\-: 0x04 \hypertarget{struct_c_a_n___type_def_af394c92193f1e52feaa7a27e090374ed}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_c_a_n___type_def_af394c92193f1e52feaa7a27e090374ed}
Reserved, 0x020 -\/ 0x17\-F \hypertarget{struct_c_a_n___type_def_abd4c34405c765b5bd5fe38bbeb7569b6}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_c_a_n___type_def_abd4c34405c765b5bd5fe38bbeb7569b6}
Reserved, 0x1\-D0 -\/ 0x1\-F\-F \hypertarget{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}
Reserved, 0x208 \hypertarget{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}
Reserved, 0x210 \hypertarget{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}
Reserved, 0x218 \hypertarget{struct_c_a_n___type_def_a05b74b369ea3d9489caa4427c034c2a3}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_c_a_n___type_def_a05b74b369ea3d9489caa4427c034c2a3}
Reserved, 0x220-\/0x23\-F \hypertarget{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-F0\-R@{R\-F0\-R}}
\index{R\-F0\-R@{R\-F0\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-F0\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-F0\-R}}\label{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}
C\-A\-N receive F\-I\-F\-O 0 register, Address offset\-: 0x0\-C \hypertarget{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!R\-F1\-R@{R\-F1\-R}}
\index{R\-F1\-R@{R\-F1\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{R\-F1\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-R\-F1\-R}}\label{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}
C\-A\-N receive F\-I\-F\-O 1 register, Address offset\-: 0x10 \hypertarget{struct_c_a_n___type_def_a90ff90723c0ec4ae8a7028d4f3b024f4}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!s\-F\-I\-F\-O\-Mail\-Box@{s\-F\-I\-F\-O\-Mail\-Box}}
\index{s\-F\-I\-F\-O\-Mail\-Box@{s\-F\-I\-F\-O\-Mail\-Box}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{s\-F\-I\-F\-O\-Mail\-Box}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\-A\-N\-\_\-\-F\-I\-F\-O\-Mail\-Box\-\_\-\-Type\-Def} C\-A\-N\-\_\-\-Type\-Def\-::s\-F\-I\-F\-O\-Mail\-Box}}\label{struct_c_a_n___type_def_a90ff90723c0ec4ae8a7028d4f3b024f4}
C\-A\-N F\-I\-F\-O Mail\-Box, Address offset\-: 0x1\-B0 -\/ 0x1\-C\-C \hypertarget{struct_c_a_n___type_def_aaf5116cf475c48e9f4db550100faa2d9}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!s\-Filter\-Register@{s\-Filter\-Register}}
\index{s\-Filter\-Register@{s\-Filter\-Register}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{s\-Filter\-Register}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\-A\-N\-\_\-\-Filter\-Register\-\_\-\-Type\-Def} C\-A\-N\-\_\-\-Type\-Def\-::s\-Filter\-Register}}\label{struct_c_a_n___type_def_aaf5116cf475c48e9f4db550100faa2d9}
C\-A\-N Filter Register, Address offset\-: 0x240-\/0x31\-C \hypertarget{struct_c_a_n___type_def_ab78f764584ec276cd36960d4f4fcdc1a}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!s\-Tx\-Mail\-Box@{s\-Tx\-Mail\-Box}}
\index{s\-Tx\-Mail\-Box@{s\-Tx\-Mail\-Box}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{s\-Tx\-Mail\-Box}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\-A\-N\-\_\-\-Tx\-Mail\-Box\-\_\-\-Type\-Def} C\-A\-N\-\_\-\-Type\-Def\-::s\-Tx\-Mail\-Box}}\label{struct_c_a_n___type_def_ab78f764584ec276cd36960d4f4fcdc1a}
C\-A\-N Tx Mail\-Box, Address offset\-: 0x180 -\/ 0x1\-A\-C \hypertarget{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}{\index{C\-A\-N\-\_\-\-Type\-Def@{C\-A\-N\-\_\-\-Type\-Def}!T\-S\-R@{T\-S\-R}}
\index{T\-S\-R@{T\-S\-R}!CAN_TypeDef@{C\-A\-N\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-A\-N\-\_\-\-Type\-Def\-::\-T\-S\-R}}\label{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}
C\-A\-N transmit status register, Address offset\-: 0x08 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
