// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.514000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1327,HLS_SYN_LUT=4059,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error,
        pc
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_state9 = 67'd256;
parameter    ap_ST_fsm_state10 = 67'd512;
parameter    ap_ST_fsm_state11 = 67'd1024;
parameter    ap_ST_fsm_state12 = 67'd2048;
parameter    ap_ST_fsm_state13 = 67'd4096;
parameter    ap_ST_fsm_state14 = 67'd8192;
parameter    ap_ST_fsm_state15 = 67'd16384;
parameter    ap_ST_fsm_state16 = 67'd32768;
parameter    ap_ST_fsm_state17 = 67'd65536;
parameter    ap_ST_fsm_state18 = 67'd131072;
parameter    ap_ST_fsm_state19 = 67'd262144;
parameter    ap_ST_fsm_state20 = 67'd524288;
parameter    ap_ST_fsm_state21 = 67'd1048576;
parameter    ap_ST_fsm_state22 = 67'd2097152;
parameter    ap_ST_fsm_state23 = 67'd4194304;
parameter    ap_ST_fsm_state24 = 67'd8388608;
parameter    ap_ST_fsm_state25 = 67'd16777216;
parameter    ap_ST_fsm_state26 = 67'd33554432;
parameter    ap_ST_fsm_state27 = 67'd67108864;
parameter    ap_ST_fsm_state28 = 67'd134217728;
parameter    ap_ST_fsm_state29 = 67'd268435456;
parameter    ap_ST_fsm_state30 = 67'd536870912;
parameter    ap_ST_fsm_state31 = 67'd1073741824;
parameter    ap_ST_fsm_state32 = 67'd2147483648;
parameter    ap_ST_fsm_state33 = 67'd4294967296;
parameter    ap_ST_fsm_state34 = 67'd8589934592;
parameter    ap_ST_fsm_state35 = 67'd17179869184;
parameter    ap_ST_fsm_state36 = 67'd34359738368;
parameter    ap_ST_fsm_state37 = 67'd68719476736;
parameter    ap_ST_fsm_state38 = 67'd137438953472;
parameter    ap_ST_fsm_state39 = 67'd274877906944;
parameter    ap_ST_fsm_state40 = 67'd549755813888;
parameter    ap_ST_fsm_state41 = 67'd1099511627776;
parameter    ap_ST_fsm_state42 = 67'd2199023255552;
parameter    ap_ST_fsm_state43 = 67'd4398046511104;
parameter    ap_ST_fsm_state44 = 67'd8796093022208;
parameter    ap_ST_fsm_state45 = 67'd17592186044416;
parameter    ap_ST_fsm_state46 = 67'd35184372088832;
parameter    ap_ST_fsm_state47 = 67'd70368744177664;
parameter    ap_ST_fsm_state48 = 67'd140737488355328;
parameter    ap_ST_fsm_state49 = 67'd281474976710656;
parameter    ap_ST_fsm_state50 = 67'd562949953421312;
parameter    ap_ST_fsm_state51 = 67'd1125899906842624;
parameter    ap_ST_fsm_state52 = 67'd2251799813685248;
parameter    ap_ST_fsm_state53 = 67'd4503599627370496;
parameter    ap_ST_fsm_state54 = 67'd9007199254740992;
parameter    ap_ST_fsm_state55 = 67'd18014398509481984;
parameter    ap_ST_fsm_state56 = 67'd36028797018963968;
parameter    ap_ST_fsm_state57 = 67'd72057594037927936;
parameter    ap_ST_fsm_state58 = 67'd144115188075855872;
parameter    ap_ST_fsm_state59 = 67'd288230376151711744;
parameter    ap_ST_fsm_state60 = 67'd576460752303423488;
parameter    ap_ST_fsm_state61 = 67'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 67'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 67'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 67'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 67'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 67'd73786976294838206464;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;
output  [31:0] pc;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [0:0] p_error;
reg   [1:0] reg_999;
(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [6:0] o_pcode_fu_1031_p1;
wire   [2:0] funct3_fu_1035_p4;
reg   [31:0] reg_1003;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state28;
reg   [2:0] funct3_reg_2691;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
reg   [31:0] reg_1008;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state54;
reg   [31:0] p_pc_load_reg_2674;
wire    ap_CS_fsm_state1;
reg   [6:0] o_pcode_reg_2687;
wire   [6:0] funct7_fu_1045_p4;
reg   [6:0] funct7_reg_2695;
wire  signed [11:0] funct12_fu_1055_p4;
reg  signed [11:0] funct12_reg_2699;
wire  signed [31:0] sext_ln38_fu_1065_p1;
reg  signed [31:0] sext_ln38_reg_2704;
wire  signed [18:0] sext_ln38_1_fu_1069_p1;
reg  signed [18:0] sext_ln38_1_reg_2715;
wire   [4:0] rs1_fu_1073_p4;
reg   [4:0] rs1_reg_2724;
wire   [4:0] rs2_fu_1083_p4;
reg   [4:0] rs2_reg_2729;
wire   [4:0] rd_fu_1093_p4;
reg   [4:0] rd_reg_2739;
wire  signed [31:0] sext_ln42_fu_1153_p1;
reg  signed [31:0] sext_ln42_reg_2771;
wire  signed [31:0] sext_ln46_fu_1199_p1;
reg  signed [31:0] sext_ln46_reg_2776;
wire  signed [31:0] imm_S_fu_1203_p5;
reg  signed [31:0] imm_S_reg_2781;
reg   [1:0] imm_S_cast_reg_2792;
wire   [31:0] imm_U_fu_1235_p3;
reg   [31:0] imm_U_reg_2798;
wire   [0:0] icmp_ln210_fu_1243_p2;
reg   [0:0] icmp_ln210_reg_2804;
wire   [31:0] or_ln311_fu_1596_p2;
reg   [31:0] or_ln311_reg_3056;
wire    ap_CS_fsm_state3;
wire   [4:0] trunc_ln301_fu_1606_p1;
reg   [4:0] trunc_ln301_reg_3061;
wire   [31:0] ashr_ln301_fu_1613_p2;
reg   [31:0] ashr_ln301_reg_3066;
wire    ap_CS_fsm_state6;
wire   [4:0] trunc_ln298_fu_1627_p1;
reg   [4:0] trunc_ln298_reg_3071;
wire   [31:0] lshr_ln298_fu_1634_p2;
reg   [31:0] lshr_ln298_reg_3076;
wire    ap_CS_fsm_state9;
wire   [31:0] xor_ln289_fu_1640_p2;
reg   [31:0] xor_ln289_reg_3081;
wire    ap_CS_fsm_state10;
wire   [0:0] grp_fu_964_p2;
reg   [0:0] icmp_ln277_reg_3086;
wire    ap_CS_fsm_state12;
wire   [0:0] grp_fu_970_p2;
reg   [0:0] icmp_ln265_reg_3091;
wire    ap_CS_fsm_state14;
wire   [4:0] trunc_ln257_fu_1666_p1;
reg   [4:0] trunc_ln257_reg_3096;
wire   [31:0] shl_ln257_fu_1673_p2;
reg   [31:0] shl_ln257_reg_3101;
wire    ap_CS_fsm_state17;
wire   [31:0] sub_ln247_fu_1683_p2;
reg   [31:0] sub_ln247_reg_3106;
wire    ap_CS_fsm_state19;
wire   [31:0] add_ln243_fu_1697_p2;
reg   [31:0] add_ln243_reg_3111;
wire    ap_CS_fsm_state21;
wire   [31:0] and_ln319_fu_1703_p2;
reg   [31:0] and_ln319_reg_3116;
wire    ap_CS_fsm_state22;
wire   [31:0] shl_ln211_fu_1716_p2;
reg   [31:0] shl_ln211_reg_3121;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln194_fu_1726_p2;
reg   [0:0] icmp_ln194_reg_3126;
wire   [0:0] icmp_ln187_fu_1731_p2;
reg   [0:0] icmp_ln187_reg_3131;
wire   [31:0] ashr_ln223_fu_1795_p2;
reg   [31:0] ashr_ln223_reg_3136;
wire    ap_CS_fsm_state31;
wire   [31:0] lshr_ln220_fu_1812_p2;
reg   [31:0] lshr_ln220_reg_3141;
wire    ap_CS_fsm_state34;
wire   [18:0] add_ln173_1_fu_1838_p2;
reg   [18:0] add_ln173_1_reg_3146;
wire    ap_CS_fsm_state36;
reg   [0:0] tmp_12_reg_3151;
reg   [16:0] trunc_ln173_4_reg_3156;
wire    ap_CS_fsm_state37;
wire   [16:0] select_ln173_fu_1887_p3;
reg   [16:0] select_ln173_reg_3166;
wire   [1:0] add_ln165_2_fu_1915_p2;
reg   [1:0] add_ln165_2_reg_3171;
wire    ap_CS_fsm_state39;
wire   [1:0] trunc_ln165_5_fu_1926_p1;
reg   [1:0] trunc_ln165_5_reg_3176;
wire   [18:0] add_ln165_1_fu_1930_p2;
reg   [18:0] add_ln165_1_reg_3181;
reg   [0:0] tmp_10_reg_3186;
reg   [16:0] trunc_ln165_2_reg_3192;
wire   [1:0] add_ln157_2_fu_1972_p2;
reg   [1:0] add_ln157_2_reg_3197;
wire   [1:0] trunc_ln157_5_fu_1983_p1;
reg   [1:0] trunc_ln157_5_reg_3202;
wire   [18:0] add_ln157_1_fu_1987_p2;
reg   [18:0] add_ln157_1_reg_3207;
reg   [0:0] tmp_9_reg_3212;
reg   [16:0] trunc_ln157_2_reg_3218;
wire   [16:0] pos_5_fu_2032_p3;
reg   [16:0] pos_5_reg_3223;
wire    ap_CS_fsm_state40;
wire   [2:0] select_ln166_fu_2064_p3;
reg   [2:0] select_ln166_reg_3228;
wire   [16:0] pos_4_fu_2096_p3;
reg   [16:0] pos_4_reg_3238;
wire   [2:0] select_ln158_fu_2128_p3;
reg   [2:0] select_ln158_reg_3243;
reg   [16:0] memory_addr_7_reg_3253;
wire    ap_CS_fsm_state41;
wire   [15:0] trunc_ln169_fu_2143_p1;
reg   [15:0] trunc_ln169_reg_3258;
reg   [16:0] memory_addr_6_reg_3263;
wire   [7:0] trunc_ln161_fu_2151_p1;
reg   [7:0] trunc_ln161_reg_3268;
wire   [31:0] or_ln168_fu_2201_p2;
reg   [31:0] or_ln168_reg_3273;
wire    ap_CS_fsm_state42;
wire   [31:0] or_ln160_fu_2253_p2;
reg   [31:0] or_ln160_reg_3278;
wire   [1:0] add_ln142_1_fu_2315_p2;
reg   [1:0] add_ln142_1_reg_3283;
wire    ap_CS_fsm_state44;
reg   [16:0] lshr_ln4_reg_3288;
wire   [1:0] add_ln135_1_fu_2344_p2;
reg   [1:0] add_ln135_1_reg_3293;
reg   [16:0] lshr_ln3_reg_3298;
wire    ap_CS_fsm_state45;
wire   [15:0] result_3_fu_2385_p1;
reg   [15:0] result_3_reg_3313;
wire    ap_CS_fsm_state47;
wire   [7:0] result_2_fu_2406_p1;
reg   [7:0] result_2_reg_3318;
wire   [18:0] add_ln132_1_fu_2427_p2;
reg   [18:0] add_ln132_1_reg_3323;
wire    ap_CS_fsm_state48;
reg   [0:0] tmp_7_reg_3328;
reg   [16:0] trunc_ln132_3_reg_3333;
wire   [16:0] select_ln132_fu_2471_p3;
reg   [16:0] select_ln132_reg_3338;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire   [1:0] add_ln125_1_fu_2498_p2;
reg   [1:0] add_ln125_1_reg_3348;
wire    ap_CS_fsm_state52;
reg   [16:0] lshr_ln2_reg_3353;
wire   [1:0] add_ln118_1_fu_2527_p2;
reg   [1:0] add_ln118_1_reg_3358;
reg   [16:0] lshr_ln1_reg_3363;
wire    ap_CS_fsm_state53;
wire   [15:0] result_1_fu_2568_p1;
reg   [15:0] result_1_reg_3378;
wire    ap_CS_fsm_state55;
wire   [7:0] result_fu_2589_p1;
reg   [7:0] result_reg_3383;
reg   [0:0] icmp_ln104_reg_3388;
wire    ap_CS_fsm_state56;
reg   [0:0] icmp_ln98_reg_3392;
reg   [0:0] icmp_ln92_reg_3396;
reg   [0:0] icmp_ln86_reg_3400;
wire   [0:0] grp_fu_989_p2;
reg   [0:0] icmp_ln80_reg_3404;
reg   [0:0] icmp_ln74_reg_3408;
wire   [31:0] grp_fu_995_p2;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state64;
wire   [31:0] add_ln68_fu_2637_p2;
reg   [31:0] add_ln68_reg_3447;
wire    ap_CS_fsm_state65;
wire   [31:0] add_ln63_fu_2651_p2;
wire    ap_CS_fsm_state67;
reg   [31:0] ap_phi_mux_p_0_0_03388_phi_fu_933_p18;
reg   [31:0] p_0_0_03388_reg_930;
wire    ap_CS_fsm_state66;
wire   [31:0] grp_fu_981_p2;
wire    ap_CS_fsm_state43;
wire   [63:0] zext_ln33_fu_1026_p1;
wire   [63:0] zext_ln311_fu_1273_p1;
wire   [63:0] zext_ln311_1_fu_1278_p1;
wire   [63:0] zext_ln301_fu_1283_p1;
wire   [63:0] zext_ln301_1_fu_1288_p1;
wire   [63:0] zext_ln298_1_fu_1298_p1;
wire   [63:0] zext_ln298_fu_1293_p1;
wire   [63:0] zext_ln289_fu_1315_p1;
wire   [63:0] zext_ln289_1_fu_1320_p1;
wire   [63:0] zext_ln277_fu_1331_p1;
wire   [63:0] zext_ln277_1_fu_1336_p1;
wire   [63:0] zext_ln265_fu_1347_p1;
wire   [63:0] zext_ln265_1_fu_1352_p1;
wire   [63:0] zext_ln257_1_fu_1368_p1;
wire   [63:0] zext_ln257_fu_1363_p1;
wire   [63:0] zext_ln247_fu_1373_p1;
wire   [63:0] zext_ln247_1_fu_1378_p1;
wire   [63:0] zext_ln243_fu_1383_p1;
wire   [63:0] zext_ln243_1_fu_1388_p1;
wire   [63:0] zext_ln319_fu_1405_p1;
wire   [63:0] zext_ln319_1_fu_1410_p1;
wire   [63:0] zext_ln211_fu_1421_p1;
wire   [63:0] zext_ln207_fu_1426_p1;
wire   [63:0] zext_ln204_fu_1431_p1;
wire   [63:0] zext_ln201_fu_1436_p1;
wire   [63:0] zext_ln194_fu_1441_p1;
wire   [63:0] zext_ln187_fu_1446_p1;
wire   [63:0] zext_ln184_fu_1451_p1;
wire   [63:0] zext_ln223_fu_1456_p1;
wire   [63:0] zext_ln220_fu_1461_p1;
wire   [63:0] zext_ln173_1_fu_1472_p1;
wire   [63:0] zext_ln165_fu_1477_p1;
wire   [63:0] zext_ln157_fu_1482_p1;
wire   [63:0] zext_ln142_fu_1493_p1;
wire   [63:0] zext_ln135_fu_1498_p1;
wire   [63:0] zext_ln132_fu_1503_p1;
wire   [63:0] zext_ln125_fu_1508_p1;
wire   [63:0] zext_ln118_fu_1513_p1;
wire   [63:0] zext_ln104_fu_1524_p1;
wire   [63:0] zext_ln104_1_fu_1529_p1;
wire   [63:0] zext_ln98_fu_1534_p1;
wire   [63:0] zext_ln98_1_fu_1539_p1;
wire   [63:0] zext_ln92_fu_1544_p1;
wire   [63:0] zext_ln92_1_fu_1549_p1;
wire   [63:0] zext_ln86_fu_1554_p1;
wire   [63:0] zext_ln86_1_fu_1559_p1;
wire   [63:0] zext_ln80_fu_1564_p1;
wire   [63:0] zext_ln80_1_fu_1569_p1;
wire   [63:0] zext_ln74_fu_1574_p1;
wire   [63:0] zext_ln74_1_fu_1579_p1;
wire   [63:0] zext_ln311_2_fu_1602_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln301_2_fu_1619_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln298_2_fu_1623_p1;
wire   [63:0] zext_ln289_2_fu_1646_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln278_fu_1650_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln266_fu_1658_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln257_2_fu_1679_p1;
wire    ap_CS_fsm_state18;
wire   [63:0] zext_ln247_2_fu_1689_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln243_2_fu_1693_p1;
wire   [63:0] zext_ln319_2_fu_1709_p1;
wire    ap_CS_fsm_state23;
wire   [63:0] zext_ln211_2_fu_1722_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln207_1_fu_1742_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln204_1_fu_1752_p1;
wire   [63:0] zext_ln201_1_fu_1762_p1;
wire   [63:0] zext_ln195_fu_1766_p1;
wire   [63:0] zext_ln188_fu_1774_p1;
wire   [63:0] zext_ln184_1_fu_1788_p1;
wire   [63:0] zext_ln223_2_fu_1801_p1;
wire    ap_CS_fsm_state32;
wire   [63:0] zext_ln220_2_fu_1805_p1;
wire   [63:0] zext_ln173_fu_1862_p1;
wire   [63:0] zext_ln173_3_fu_1893_p1;
wire    ap_CS_fsm_state38;
wire   [63:0] zext_ln169_fu_2071_p1;
wire   [63:0] zext_ln161_fu_2135_p1;
wire   [63:0] zext_ln168_fu_2139_p1;
wire   [63:0] zext_ln160_fu_2147_p1;
wire   [63:0] zext_ln145_1_fu_2263_p1;
wire   [63:0] zext_ln138_1_fu_2271_p1;
wire   [63:0] zext_ln128_fu_2279_p1;
wire   [63:0] zext_ln121_fu_2287_p1;
wire   [63:0] zext_ln143_fu_2360_p1;
wire   [63:0] zext_ln136_fu_2364_p1;
wire   [63:0] zext_ln132_3_fu_2477_p1;
wire   [63:0] zext_ln132_2_fu_2481_p1;
wire    ap_CS_fsm_state51;
wire   [63:0] zext_ln126_fu_2543_p1;
wire   [63:0] zext_ln119_fu_2547_p1;
wire   [63:0] zext_ln67_fu_2629_p1;
wire    ap_CS_fsm_state63;
wire   [63:0] zext_ln68_fu_2633_p1;
wire   [63:0] zext_ln62_fu_2647_p1;
wire   [63:0] zext_ln59_fu_2666_p1;
wire   [63:0] zext_ln56_fu_2670_p1;
wire   [0:0] icmp_ln336_fu_1249_p2;
wire   [31:0] zext_ln277_2_fu_1654_p1;
wire   [31:0] zext_ln265_2_fu_1662_p1;
wire   [31:0] and_ln207_fu_1736_p2;
wire   [31:0] or_ln204_fu_1746_p2;
wire   [31:0] xor_ln201_fu_1756_p2;
wire   [31:0] zext_ln194_1_fu_1770_p1;
wire   [31:0] zext_ln187_1_fu_1778_p1;
wire   [31:0] add_ln184_fu_1782_p2;
wire   [31:0] zext_ln145_fu_2259_p1;
wire   [31:0] zext_ln138_fu_2267_p1;
wire  signed [31:0] sext_ln128_fu_2275_p1;
wire  signed [31:0] sext_ln121_fu_2283_p1;
wire   [31:0] add_ln59_fu_2661_p2;
wire   [16:0] lshr_ln_fu_1016_p4;
wire   [0:0] tmp_3_fu_1131_p3;
wire   [0:0] tmp_2_fu_1123_p3;
wire   [5:0] tmp_1_fu_1113_p4;
wire   [3:0] tmp_fu_1103_p4;
wire   [12:0] imm_B_fu_1139_p6;
wire   [7:0] tmp_6_fu_1175_p4;
wire   [0:0] tmp_5_fu_1167_p3;
wire   [9:0] tmp_4_fu_1157_p4;
wire   [20:0] imm_J_fu_1185_p6;
wire   [19:0] tmp_8_fu_1225_p4;
wire   [31:0] zext_ln301_3_fu_1610_p1;
wire   [31:0] zext_ln298_3_fu_1631_p1;
wire   [31:0] zext_ln257_3_fu_1670_p1;
wire   [31:0] zext_ln211_1_fu_1713_p1;
wire   [31:0] zext_ln223_1_fu_1792_p1;
wire   [31:0] zext_ln220_1_fu_1809_p1;
wire   [33:0] zext_ln173_2_fu_1818_p1;
wire  signed [33:0] sext_ln173_fu_1822_p1;
wire   [18:0] trunc_ln173_1_fu_1828_p1;
wire   [18:0] trunc_ln173_fu_1825_p1;
wire   [33:0] add_ln173_fu_1832_p2;
wire   [18:0] sub_ln173_fu_1866_p2;
wire   [16:0] trunc_ln173_3_fu_1871_p4;
wire   [16:0] sub_ln173_1_fu_1881_p2;
wire   [1:0] trunc_ln165_fu_1897_p1;
wire   [33:0] zext_ln165_1_fu_1901_p1;
wire  signed [33:0] sext_ln165_fu_1905_p1;
wire   [31:0] grp_fu_976_p2;
wire   [18:0] trunc_ln165_4_fu_1911_p1;
wire   [18:0] trunc_ln165_3_fu_1908_p1;
wire   [33:0] add_ln165_fu_1920_p2;
wire   [1:0] trunc_ln157_fu_1954_p1;
wire   [33:0] zext_ln157_1_fu_1958_p1;
wire  signed [33:0] sext_ln157_fu_1962_p1;
wire   [18:0] trunc_ln157_4_fu_1968_p1;
wire   [18:0] trunc_ln157_3_fu_1965_p1;
wire   [33:0] add_ln157_fu_1977_p2;
wire   [18:0] sub_ln165_fu_2011_p2;
wire   [16:0] trunc_ln165_1_fu_2016_p4;
wire   [16:0] sub_ln165_1_fu_2026_p2;
wire   [1:0] sub_ln166_fu_2038_p2;
wire   [2:0] p_and_t3_fu_2043_p3;
wire   [2:0] sub_ln166_1_fu_2051_p2;
wire   [2:0] tmp_11_fu_2057_p3;
wire   [18:0] sub_ln157_fu_2075_p2;
wire   [16:0] trunc_ln157_1_fu_2080_p4;
wire   [16:0] sub_ln157_1_fu_2090_p2;
wire   [1:0] sub_ln158_fu_2102_p2;
wire   [2:0] p_and_t_fu_2107_p3;
wire   [2:0] sub_ln158_1_fu_2115_p2;
wire   [2:0] tmp_s_fu_2121_p3;
wire   [5:0] offset_1_fu_2155_p3;
wire  signed [31:0] sext_ln166_fu_2162_p1;
wire   [31:0] mask_1_fu_2166_p2;
wire   [31:0] xor_ln168_fu_2172_p2;
wire   [32:0] zext_ln169_1_fu_2184_p1;
wire   [32:0] zext_ln169_2_fu_2187_p1;
wire   [32:0] shl_ln169_fu_2191_p2;
wire   [31:0] trunc_ln169_1_fu_2197_p1;
wire   [31:0] and_ln168_fu_2178_p2;
wire   [5:0] offset_fu_2207_p3;
wire  signed [31:0] sext_ln158_fu_2214_p1;
wire   [31:0] mask_fu_2218_p2;
wire   [31:0] xor_ln160_fu_2224_p2;
wire   [32:0] zext_ln161_1_fu_2236_p1;
wire   [32:0] zext_ln161_2_fu_2239_p1;
wire   [32:0] shl_ln161_fu_2243_p2;
wire   [31:0] trunc_ln161_1_fu_2249_p1;
wire   [31:0] and_ln160_fu_2230_p2;
wire   [18:0] trunc_ln142_fu_2302_p1;
wire   [1:0] trunc_ln142_2_fu_2306_p1;
wire   [18:0] pos_3_fu_2310_p2;
wire   [18:0] trunc_ln135_fu_2331_p1;
wire   [1:0] trunc_ln135_2_fu_2335_p1;
wire   [18:0] pos_2_fu_2339_p2;
wire   [4:0] shl_ln3_fu_2368_p3;
wire   [31:0] zext_ln144_fu_2375_p1;
wire   [31:0] lshr_ln144_fu_2379_p2;
wire   [4:0] shl_ln2_fu_2389_p3;
wire   [31:0] zext_ln137_fu_2396_p1;
wire   [31:0] lshr_ln137_fu_2400_p2;
wire   [33:0] zext_ln132_1_fu_2410_p1;
wire  signed [33:0] sext_ln132_fu_2414_p1;
wire   [18:0] trunc_ln132_fu_2417_p1;
wire   [33:0] add_ln132_fu_2421_p2;
wire   [18:0] sub_ln132_fu_2450_p2;
wire   [16:0] trunc_ln132_2_fu_2455_p4;
wire   [16:0] sub_ln132_1_fu_2465_p2;
wire   [18:0] trunc_ln125_fu_2485_p1;
wire   [1:0] trunc_ln125_2_fu_2489_p1;
wire   [18:0] pos_1_fu_2493_p2;
wire   [18:0] trunc_ln118_fu_2514_p1;
wire   [1:0] trunc_ln118_2_fu_2518_p1;
wire   [18:0] pos_fu_2522_p2;
wire   [4:0] shl_ln1_fu_2551_p3;
wire   [31:0] zext_ln127_fu_2558_p1;
wire   [31:0] lshr_ln127_fu_2562_p2;
wire   [4:0] shl_ln_fu_2572_p3;
wire   [31:0] zext_ln120_fu_2579_p1;
wire   [31:0] lshr_ln120_fu_2583_p2;
reg   [66:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 67'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state43) & ((((((((((icmp_ln98_reg_3392 == 1'd0) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd6)) | ((icmp_ln104_reg_3388 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd7))) | ((icmp_ln92_reg_3396 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd5))) | ((icmp_ln86_reg_3400 == 1'd0) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd4))) | ((o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd3))) | ((o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd2))) | (~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 == 3'd5) & ~(funct3_reg_2691 == 3'd4) & ~(funct3_reg_2691 == 3'd6) & ~(funct3_reg_2691 == 3'd7) & (icmp_ln74_reg_3408 == 1'd0) & (o_pcode_reg_2687 == 7'd99))) | ((icmp_ln80_reg_3404 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd1))) | (~(o_pcode_reg_2687 == 7'd103) & ~(o_pcode_reg_2687 == 7'd99) & ~(o_pcode_reg_2687 == 7'd111))))) begin
            p_pc <= grp_fu_981_p2;
        end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
            p_pc <= grp_fu_995_p2;
        end else if ((1'b1 == ap_CS_fsm_state66)) begin
            p_pc <= add_ln68_reg_3447;
        end else if (((o_pcode_reg_2687 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
            p_pc <= add_ln63_fu_2651_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & ((((((((((icmp_ln98_reg_3392 == 1'd0) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd6)) | ((icmp_ln104_reg_3388 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd7))) | ((icmp_ln92_reg_3396 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd5))) | ((icmp_ln86_reg_3400 == 1'd0) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd4))) | ((o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd3))) | ((o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd2))) | (~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 == 3'd5) & ~(funct3_reg_2691 == 3'd4) & ~(funct3_reg_2691 == 3'd6) & ~(funct3_reg_2691 == 3'd7) & (icmp_ln74_reg_3408 == 1'd0) & (o_pcode_reg_2687 == 7'd99))) | ((icmp_ln80_reg_3404 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd1))) | (~(o_pcode_reg_2687 == 7'd103) & ~(o_pcode_reg_2687 == 7'd99) & ~(o_pcode_reg_2687 == 7'd111))))) begin
        p_0_0_03388_reg_930 <= grp_fu_981_p2;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57))) begin
        p_0_0_03388_reg_930 <= grp_fu_995_p2;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        p_0_0_03388_reg_930 <= add_ln68_reg_3447;
    end else if (((o_pcode_reg_2687 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
        p_0_0_03388_reg_930 <= add_ln63_fu_2651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2691 == 3'd0)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2691 == 3'd4)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2691 == 3'd6)) | ((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2691 == 3'd7)))) begin
        reg_1003 <= xreg_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        reg_1003 <= xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2691 == 3'd0))) begin
        add_ln118_1_reg_3358 <= add_ln118_1_fu_2527_p2;
        lshr_ln1_reg_3363 <= {{pos_fu_2522_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2691 == 3'd1))) begin
        add_ln125_1_reg_3348 <= add_ln125_1_fu_2498_p2;
        lshr_ln2_reg_3353 <= {{pos_1_fu_2493_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln132_1_reg_3323 <= add_ln132_1_fu_2427_p2;
        tmp_7_reg_3328 <= add_ln132_fu_2421_p2[32'd33];
        trunc_ln132_3_reg_3333 <= {{add_ln132_1_fu_2427_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2691 == 3'd4))) begin
        add_ln135_1_reg_3293 <= add_ln135_1_fu_2344_p2;
        lshr_ln3_reg_3298 <= {{pos_2_fu_2339_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2691 == 3'd5))) begin
        add_ln142_1_reg_3283 <= add_ln142_1_fu_2315_p2;
        lshr_ln4_reg_3288 <= {{pos_3_fu_2310_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (funct3_reg_2691 == 3'd0))) begin
        add_ln157_1_reg_3207 <= add_ln157_1_fu_1987_p2;
        add_ln157_2_reg_3197 <= add_ln157_2_fu_1972_p2;
        tmp_9_reg_3212 <= add_ln157_fu_1977_p2[32'd33];
        trunc_ln157_2_reg_3218 <= {{add_ln157_1_fu_1987_p2[18:2]}};
        trunc_ln157_5_reg_3202 <= trunc_ln157_5_fu_1983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (funct3_reg_2691 == 3'd1))) begin
        add_ln165_1_reg_3181 <= add_ln165_1_fu_1930_p2;
        add_ln165_2_reg_3171 <= add_ln165_2_fu_1915_p2;
        tmp_10_reg_3186 <= add_ln165_fu_1920_p2[32'd33];
        trunc_ln165_2_reg_3192 <= {{add_ln165_1_fu_1930_p2[18:2]}};
        trunc_ln165_5_reg_3176 <= trunc_ln165_5_fu_1926_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        add_ln173_1_reg_3146 <= add_ln173_1_fu_1838_p2;
        tmp_12_reg_3151 <= add_ln173_fu_1832_p2[32'd33];
        trunc_ln173_4_reg_3156 <= {{add_ln173_1_fu_1838_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln243_reg_3111 <= add_ln243_fu_1697_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        add_ln68_reg_3447 <= add_ln68_fu_2637_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        and_ln319_reg_3116 <= and_ln319_fu_1703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        ashr_ln223_reg_3136 <= ashr_ln223_fu_1795_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ashr_ln301_reg_3066 <= ashr_ln301_fu_1613_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_2699 <= {{memory_q0[31:20]}};
        funct3_reg_2691 <= {{memory_q0[14:12]}};
        funct7_reg_2695 <= {{memory_q0[31:25]}};
        icmp_ln210_reg_2804 <= icmp_ln210_fu_1243_p2;
        imm_S_cast_reg_2792 <= {{memory_q0[8:7]}};
        imm_S_reg_2781 <= imm_S_fu_1203_p5;
        imm_U_reg_2798[31 : 12] <= imm_U_fu_1235_p3[31 : 12];
        o_pcode_reg_2687 <= o_pcode_fu_1031_p1;
        rd_reg_2739 <= {{memory_q0[11:7]}};
        rs1_reg_2724 <= {{memory_q0[19:15]}};
        rs2_reg_2729 <= {{memory_q0[24:20]}};
        sext_ln38_1_reg_2715 <= sext_ln38_1_fu_1069_p1;
        sext_ln38_reg_2704 <= sext_ln38_fu_1065_p1;
        sext_ln42_reg_2771[31 : 1] <= sext_ln42_fu_1153_p1[31 : 1];
        sext_ln46_reg_2776[31 : 1] <= sext_ln46_fu_1199_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd7))) begin
        icmp_ln104_reg_3388 <= grp_fu_964_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2691 == 3'd2))) begin
        icmp_ln187_reg_3131 <= icmp_ln187_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (funct3_reg_2691 == 3'd3))) begin
        icmp_ln194_reg_3126 <= icmp_ln194_fu_1726_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln265_reg_3091 <= grp_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln277_reg_3086 <= grp_fu_964_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd0))) begin
        icmp_ln74_reg_3408 <= grp_fu_989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd1))) begin
        icmp_ln80_reg_3404 <= grp_fu_989_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd4))) begin
        icmp_ln86_reg_3400 <= grp_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd5))) begin
        icmp_ln92_reg_3396 <= grp_fu_970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd6))) begin
        icmp_ln98_reg_3392 <= grp_fu_964_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        lshr_ln220_reg_3141 <= lshr_ln220_fu_1812_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        lshr_ln298_reg_3076 <= lshr_ln298_fu_1634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2691 == 3'd0))) begin
        memory_addr_6_reg_3263 <= zext_ln160_fu_2147_p1;
        trunc_ln161_reg_3268 <= trunc_ln161_fu_2151_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2691 == 3'd1))) begin
        memory_addr_7_reg_3253 <= zext_ln168_fu_2139_p1;
        trunc_ln169_reg_3258 <= trunc_ln169_fu_2143_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2691 == 3'd0))) begin
        or_ln160_reg_3278 <= or_ln160_fu_2253_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (funct3_reg_2691 == 3'd1))) begin
        or_ln168_reg_3273 <= or_ln168_fu_2201_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        or_ln311_reg_3056 <= or_ln311_fu_1596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(o_pcode_fu_1031_p1 == 7'd99) & ~(o_pcode_fu_1031_p1 == 7'd35) & ~(o_pcode_fu_1031_p1 == 7'd19) & ~(o_pcode_fu_1031_p1 == 7'd51) & ~(o_pcode_fu_1031_p1 == 7'd103) & ~(o_pcode_fu_1031_p1 == 7'd111) & ~(o_pcode_fu_1031_p1 == 7'd23) & ~(o_pcode_fu_1031_p1 == 7'd55) & ~(o_pcode_fu_1031_p1 == 7'd3) & ~(o_pcode_fu_1031_p1 == 7'd15) & ~(o_pcode_fu_1031_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | (~(funct3_fu_1035_p4 == 3'd2) & ~(funct3_fu_1035_p4 == 3'd0) & ~(funct3_fu_1035_p4 == 3'd1) & ~(funct3_fu_1035_p4 == 3'd4) & ~(funct3_fu_1035_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1031_p1 == 7'd3)) | (~(funct3_fu_1035_p4 == 3'd2) & ~(funct3_fu_1035_p4 == 3'd0) & ~(funct3_fu_1035_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1031_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd99)) | ((funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd99)))) | ((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1031_p1 == 7'd15)) | ((1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1031_p1 
    == 7'd115) & (icmp_ln336_fu_1249_p2 == 1'd0)) | (~(funct7_fu_1045_p4 == 7'd0) & ~(funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51)) | (~(funct7_fu_1045_p4 == 7'd0) & ~(funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19)) | (~(funct7_fu_1045_p4 == 7'd0) & ~(funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 
    == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd19)) | ((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd51)))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2674 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2691 == 3'd0))) begin
        pos_4_reg_3238 <= pos_4_fu_2096_p3;
        select_ln158_reg_3243 <= select_ln158_fu_2128_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2691 == 3'd1))) begin
        pos_5_reg_3223 <= pos_5_fu_2032_p3;
        select_ln166_reg_3228 <= select_ln166_fu_2064_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state54) & (funct3_reg_2691 == 3'd1)) | ((1'b1 == ap_CS_fsm_state54) & (funct3_reg_2691 == 3'd0)) | ((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2691 == 3'd5)) | ((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2691 == 3'd4)))) begin
        reg_1008 <= memory_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd3)))) begin
        reg_999 <= {{memory_q0[21:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (funct3_reg_2691 == 3'd1))) begin
        result_1_reg_3378 <= result_1_fu_2568_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (funct3_reg_2691 == 3'd4))) begin
        result_2_reg_3318 <= result_2_fu_2406_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (funct3_reg_2691 == 3'd5))) begin
        result_3_reg_3313 <= result_3_fu_2385_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (funct3_reg_2691 == 3'd0))) begin
        result_reg_3383 <= result_fu_2589_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        select_ln132_reg_3338 <= select_ln132_fu_2471_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        select_ln173_reg_3166 <= select_ln173_fu_1887_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        shl_ln211_reg_3121 <= shl_ln211_fu_1716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        shl_ln257_reg_3101 <= shl_ln257_fu_1673_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        sub_ln247_reg_3106 <= sub_ln247_fu_1683_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        trunc_ln257_reg_3096 <= trunc_ln257_fu_1666_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln298_reg_3071 <= trunc_ln298_fu_1627_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln301_reg_3061 <= trunc_ln301_fu_1606_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        xor_ln289_reg_3081 <= xor_ln289_fu_1640_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) & ((((((((((icmp_ln98_reg_3392 == 1'd0) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd6)) | ((icmp_ln104_reg_3388 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd7))) | ((icmp_ln92_reg_3396 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd5))) | ((icmp_ln86_reg_3400 == 1'd0) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd4))) | ((o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd3))) | ((o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd2))) | (~(funct3_reg_2691 == 3'd1) & ~(funct3_reg_2691 == 3'd5) & ~(funct3_reg_2691 == 3'd4) & ~(funct3_reg_2691 == 3'd6) & ~(funct3_reg_2691 == 3'd7) & (icmp_ln74_reg_3408 == 1'd0) & (o_pcode_reg_2687 == 7'd99))) | ((icmp_ln80_reg_3404 == 1'd1) & (o_pcode_reg_2687 == 7'd99) & (funct3_reg_2691 == 3'd1))) | (~(o_pcode_reg_2687 == 7'd103) & ~(o_pcode_reg_2687 == 7'd99) & ~(o_pcode_reg_2687 == 7'd111))))) begin
        ap_phi_mux_p_0_0_03388_phi_fu_933_p18 = grp_fu_981_p2;
    end else begin
        ap_phi_mux_p_0_0_03388_phi_fu_933_p18 = p_0_0_03388_reg_930;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2691 == 3'd0))) begin
        memory_address0 = zext_ln119_fu_2547_p1;
    end else if (((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2691 == 3'd1))) begin
        memory_address0 = zext_ln126_fu_2543_p1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        memory_address0 = zext_ln132_3_fu_2477_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2691 == 3'd4))) begin
        memory_address0 = zext_ln136_fu_2364_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2691 == 3'd5))) begin
        memory_address0 = zext_ln143_fu_2360_p1;
    end else if (((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0))) begin
        memory_address0 = memory_addr_6_reg_3263;
    end else if (((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1))) begin
        memory_address0 = memory_addr_7_reg_3253;
    end else if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2691 == 3'd0))) begin
        memory_address0 = zext_ln160_fu_2147_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2691 == 3'd1))) begin
        memory_address0 = zext_ln168_fu_2139_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        memory_address0 = zext_ln173_3_fu_1893_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln33_fu_1026_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state38) | ((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2691 == 3'd1)) | ((1'b1 == ap_CS_fsm_state53) & (funct3_reg_2691 == 3'd0)) | ((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2691 == 3'd5)) | ((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2691 == 3'd4)) | ((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2691 == 3'd1)) | ((1'b1 == ap_CS_fsm_state41) & (funct3_reg_2691 == 3'd0)) | ((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1)) | ((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0))) begin
        memory_d0 = or_ln160_reg_3278;
    end else if (((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1))) begin
        memory_d0 = or_ln168_reg_3273;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        memory_d0 = xreg_q0;
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | ((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1)) | ((o_pcode_reg_2687 == 7'd35) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        xreg_address0 = zext_ln68_fu_2633_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        xreg_address0 = zext_ln67_fu_2629_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        xreg_address0 = zext_ln132_2_fu_2481_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2691 == 3'd0))) begin
        xreg_address0 = zext_ln161_fu_2135_p1;
    end else if (((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2691 == 3'd1))) begin
        xreg_address0 = zext_ln169_fu_2071_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_address0 = zext_ln173_fu_1862_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address0 = zext_ln74_1_fu_1579_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address0 = zext_ln80_1_fu_1569_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address0 = zext_ln86_1_fu_1559_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address0 = zext_ln92_1_fu_1549_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address0 = zext_ln98_1_fu_1539_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address0 = zext_ln104_1_fu_1529_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd3))) begin
        xreg_address0 = zext_ln118_fu_1513_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd3))) begin
        xreg_address0 = zext_ln125_fu_1508_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd3))) begin
        xreg_address0 = zext_ln132_fu_1503_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd3))) begin
        xreg_address0 = zext_ln135_fu_1498_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd3))) begin
        xreg_address0 = zext_ln142_fu_1493_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd35))) begin
        xreg_address0 = zext_ln157_fu_1482_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd35))) begin
        xreg_address0 = zext_ln165_fu_1477_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd35))) begin
        xreg_address0 = zext_ln173_1_fu_1472_p1;
    end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln220_fu_1461_p1;
    end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln223_fu_1456_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln184_fu_1451_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln187_fu_1446_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln194_fu_1441_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln201_fu_1436_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln204_fu_1431_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln207_fu_1426_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd19))) begin
        xreg_address0 = zext_ln211_fu_1421_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln319_1_fu_1410_p1;
    end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln243_1_fu_1388_p1;
    end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln247_1_fu_1378_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln257_fu_1363_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln265_1_fu_1352_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln277_1_fu_1336_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln289_1_fu_1320_p1;
    end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln298_fu_1293_p1;
    end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln301_1_fu_1288_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address0 = zext_ln311_1_fu_1278_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((o_pcode_reg_2687 == 7'd55) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln56_fu_2670_p1;
    end else if (((o_pcode_reg_2687 == 7'd23) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln59_fu_2666_p1;
    end else if (((o_pcode_reg_2687 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln62_fu_2647_p1;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0))) begin
        xreg_address1 = zext_ln121_fu_2287_p1;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1))) begin
        xreg_address1 = zext_ln128_fu_2279_p1;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd4))) begin
        xreg_address1 = zext_ln138_1_fu_2271_p1;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd5))) begin
        xreg_address1 = zext_ln145_1_fu_2263_p1;
    end else if (((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_address1 = zext_ln220_2_fu_1805_p1;
    end else if (((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_address1 = zext_ln223_2_fu_1801_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd0))) begin
        xreg_address1 = zext_ln184_1_fu_1788_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd2))) begin
        xreg_address1 = zext_ln188_fu_1774_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd3))) begin
        xreg_address1 = zext_ln195_fu_1766_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd4))) begin
        xreg_address1 = zext_ln201_1_fu_1762_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd6))) begin
        xreg_address1 = zext_ln204_1_fu_1752_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd7))) begin
        xreg_address1 = zext_ln207_1_fu_1742_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_address1 = zext_ln211_2_fu_1722_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_address1 = zext_ln319_2_fu_1709_p1;
    end else if (((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_address1 = zext_ln243_2_fu_1693_p1;
    end else if (((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_address1 = zext_ln247_2_fu_1689_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_address1 = zext_ln257_2_fu_1679_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_address1 = zext_ln266_fu_1658_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_address1 = zext_ln278_fu_1650_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln289_2_fu_1646_p1;
    end else if (((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_address1 = zext_ln298_2_fu_1623_p1;
    end else if (((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_address1 = zext_ln301_2_fu_1619_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_address1 = zext_ln311_2_fu_1602_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address1 = zext_ln74_fu_1574_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address1 = zext_ln80_fu_1564_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address1 = zext_ln86_fu_1554_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address1 = zext_ln92_fu_1544_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address1 = zext_ln98_fu_1534_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd99))) begin
        xreg_address1 = zext_ln104_fu_1524_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln319_fu_1405_p1;
    end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln243_fu_1383_p1;
    end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln247_fu_1373_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln257_1_fu_1368_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln265_fu_1347_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln277_fu_1331_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln289_fu_1315_p1;
    end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln298_1_fu_1298_p1;
    end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln301_fu_1283_p1;
    end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd51))) begin
        xreg_address1 = zext_ln311_fu_1273_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state51) | ((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2691 == 3'd1)) | ((1'b1 == ap_CS_fsm_state40) & (funct3_reg_2691 == 3'd0)) | ((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51)) | ((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19)) | ((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51)) | ((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51)) | ((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19)) | ((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 
    == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd19)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 
    == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd99)) 
    | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd3)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state4) | ((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state7)) | ((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state32)) | ((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state7)) | ((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state32)) | ((o_pcode_reg_2687 == 7'd111) & (1'b1 == ap_CS_fsm_state67)) | ((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51)) | ((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51)) | ((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51)) | ((funct7_fu_1045_p4 == 
    7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd51)) | ((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 
    == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd99)) | ((o_pcode_reg_2687 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2687 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1)) | ((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd5)) | ((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0)) | ((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd2)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd3)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 
    == 3'd0)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd6)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd7)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        xreg_d0 = grp_fu_981_p2;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        xreg_d0 = memory_q0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((o_pcode_reg_2687 == 7'd55) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = imm_U_reg_2798;
    end else if (((o_pcode_reg_2687 == 7'd23) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = add_ln59_fu_2661_p2;
    end else if (((o_pcode_reg_2687 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = grp_fu_981_p2;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0))) begin
        xreg_d1 = sext_ln121_fu_2283_p1;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1))) begin
        xreg_d1 = sext_ln128_fu_2275_p1;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd4))) begin
        xreg_d1 = zext_ln138_fu_2267_p1;
    end else if (((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd5))) begin
        xreg_d1 = zext_ln145_fu_2259_p1;
    end else if (((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_d1 = lshr_ln220_reg_3141;
    end else if (((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state32))) begin
        xreg_d1 = ashr_ln223_reg_3136;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd0))) begin
        xreg_d1 = add_ln184_fu_1782_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd2))) begin
        xreg_d1 = zext_ln187_1_fu_1778_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd3))) begin
        xreg_d1 = zext_ln194_1_fu_1770_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd4))) begin
        xreg_d1 = xor_ln201_fu_1756_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd6))) begin
        xreg_d1 = or_ln204_fu_1746_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd7))) begin
        xreg_d1 = and_ln207_fu_1736_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_d1 = shl_ln211_reg_3121;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_d1 = and_ln319_reg_3116;
    end else if (((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_d1 = add_ln243_reg_3111;
    end else if (((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state20))) begin
        xreg_d1 = sub_ln247_reg_3106;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_d1 = shl_ln257_reg_3101;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        xreg_d1 = zext_ln265_2_fu_1662_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        xreg_d1 = zext_ln277_2_fu_1654_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = xor_ln289_reg_3081;
    end else if (((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_d1 = lshr_ln298_reg_3076;
    end else if (((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state7))) begin
        xreg_d1 = ashr_ln301_reg_3066;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        xreg_d1 = or_ln311_reg_3056;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state51))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state7)) | ((funct7_reg_2695 == 7'd0) & (1'b1 == ap_CS_fsm_state32)) | ((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state20)) | ((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state7)) | ((funct7_reg_2695 == 7'd32) & (1'b1 == ap_CS_fsm_state32)) | ((icmp_ln210_reg_2804 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((icmp_ln210_reg_2804 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln210_reg_2804 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln210_reg_2804 == 1'd1) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln210_reg_2804 == 1'd1) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln210_reg_2804 == 1'd1) & (1'b1 == ap_CS_fsm_state11)) | ((icmp_ln210_reg_2804 == 1'd1) & (1'b1 == ap_CS_fsm_state4)) | ((o_pcode_reg_2687 == 7'd111) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2687 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2687 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((o_pcode_reg_2687 == 7'd3) & 
    (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd1)) | ((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd5)) | ((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd0)) | ((o_pcode_reg_2687 == 7'd3) & (1'b1 == ap_CS_fsm_state43) & (funct3_reg_2691 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd2)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd3)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd0)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd4)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd6)) | ((1'b1 == ap_CS_fsm_state29) & (funct3_reg_2691 == 3'd7)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1035_p4 == 3'd2) & ~(funct3_fu_1035_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1031_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd3)) | ((funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd3)) | ((funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd35)) | ((funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else if ((~(funct7_fu_1045_p4 == 7'd0) & ~(funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if ((~(funct3_fu_1035_p4 == 3'd1) & ~(funct3_fu_1035_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (o_pcode_fu_1031_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd7) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~(funct7_fu_1045_p4 == 7'd0) & ~(funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd0) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd1) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd4) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(funct7_fu_1045_p4 == 7'd0) & ~(funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct7_fu_1045_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct7_fu_1045_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd5) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln210_fu_1243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1035_p4 == 3'd6) & (o_pcode_fu_1031_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((((~(o_pcode_fu_1031_p1 == 7'd99) & ~(o_pcode_fu_1031_p1 == 7'd35) & ~(o_pcode_fu_1031_p1 == 7'd19) & ~(o_pcode_fu_1031_p1 == 7'd51) & ~(o_pcode_fu_1031_p1 == 7'd103) & ~(o_pcode_fu_1031_p1 == 7'd111) & ~(o_pcode_fu_1031_p1 == 7'd23) & ~(o_pcode_fu_1031_p1 == 7'd55) & ~(o_pcode_fu_1031_p1 == 7'd3)) | (~(o_pcode_fu_1031_p1 == 7'd99) & ~(funct3_fu_1035_p4 == 3'd2) & ~(funct3_fu_1035_p4 == 3'd0) & ~(funct3_fu_1035_p4 == 3'd1) & ~(o_pcode_fu_1031_p1 == 7'd103) & ~(o_pcode_fu_1031_p1 == 7'd111) & ~(o_pcode_fu_1031_p1 == 7'd23) & ~(o_pcode_fu_1031_p1 == 7'd55) & ~(o_pcode_fu_1031_p1 == 7'd3) & (o_pcode_fu_1031_p1 == 7'd35))) | (~(o_pcode_fu_1031_p1 == 7'd99) & ~(funct3_fu_1035_p4 == 3'd2) & ~(funct3_fu_1035_p4 == 3'd0) & ~(funct3_fu_1035_p4 == 3'd1) & ~(funct3_fu_1035_p4 == 3'd4) & ~(o_pcode_fu_1031_p1 == 7'd103) & ~(o_pcode_fu_1031_p1 == 7'd111) & ~(funct3_fu_1035_p4 == 3'd5) & ~(o_pcode_fu_1031_p1 == 7'd23) & ~(o_pcode_fu_1031_p1 == 7'd55) & (o_pcode_fu_1031_p1 == 7'd3))) | (~(o_pcode_fu_1031_p1 
    == 7'd103) & ~(o_pcode_fu_1031_p1 == 7'd111) & ~(o_pcode_fu_1031_p1 == 7'd23) & ~(o_pcode_fu_1031_p1 == 7'd55) & (funct3_fu_1035_p4 == 3'd3) & (o_pcode_fu_1031_p1 == 7'd99))) | (~(o_pcode_fu_1031_p1 == 7'd103) & ~(o_pcode_fu_1031_p1 == 7'd111) & ~(o_pcode_fu_1031_p1 == 7'd23) & ~(o_pcode_fu_1031_p1 == 7'd55) & (funct3_fu_1035_p4 == 3'd2) & (o_pcode_fu_1031_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((o_pcode_fu_1031_p1 == 7'd55) | ((o_pcode_fu_1031_p1 == 7'd111) | (o_pcode_fu_1031_p1 == 7'd23))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state56 : begin
            if (((grp_fu_989_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else if (((grp_fu_989_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else if (((grp_fu_970_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else if (((grp_fu_970_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else if (((grp_fu_964_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd6))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else if (((grp_fu_964_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56) & (funct3_reg_2691 == 3'd7))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln118_1_fu_2527_p2 = (trunc_ln118_2_fu_2518_p1 + reg_999);

assign add_ln125_1_fu_2498_p2 = (trunc_ln125_2_fu_2489_p1 + reg_999);

assign add_ln132_1_fu_2427_p2 = ($signed(trunc_ln132_fu_2417_p1) + $signed(sext_ln38_1_reg_2715));

assign add_ln132_fu_2421_p2 = ($signed(zext_ln132_1_fu_2410_p1) + $signed(sext_ln132_fu_2414_p1));

assign add_ln135_1_fu_2344_p2 = (trunc_ln135_2_fu_2335_p1 + reg_999);

assign add_ln142_1_fu_2315_p2 = (trunc_ln142_2_fu_2306_p1 + reg_999);

assign add_ln157_1_fu_1987_p2 = (trunc_ln157_4_fu_1968_p1 + trunc_ln157_3_fu_1965_p1);

assign add_ln157_2_fu_1972_p2 = (trunc_ln157_fu_1954_p1 + imm_S_cast_reg_2792);

assign add_ln157_fu_1977_p2 = ($signed(zext_ln157_1_fu_1958_p1) + $signed(sext_ln157_fu_1962_p1));

assign add_ln165_1_fu_1930_p2 = (trunc_ln165_4_fu_1911_p1 + trunc_ln165_3_fu_1908_p1);

assign add_ln165_2_fu_1915_p2 = (trunc_ln165_fu_1897_p1 + imm_S_cast_reg_2792);

assign add_ln165_fu_1920_p2 = ($signed(zext_ln165_1_fu_1901_p1) + $signed(sext_ln165_fu_1905_p1));

assign add_ln173_1_fu_1838_p2 = (trunc_ln173_1_fu_1828_p1 + trunc_ln173_fu_1825_p1);

assign add_ln173_fu_1832_p2 = ($signed(zext_ln173_2_fu_1818_p1) + $signed(sext_ln173_fu_1822_p1));

assign add_ln184_fu_1782_p2 = ($signed(reg_1003) + $signed(sext_ln38_reg_2704));

assign add_ln243_fu_1697_p2 = (xreg_q0 + xreg_q1);

assign add_ln59_fu_2661_p2 = (p_pc_load_reg_2674 + imm_U_reg_2798);

assign add_ln63_fu_2651_p2 = ($signed(p_pc_load_reg_2674) + $signed(sext_ln46_reg_2776));

assign add_ln68_fu_2637_p2 = ($signed(xreg_q0) + $signed(sext_ln38_reg_2704));

assign and_ln160_fu_2230_p2 = (xor_ln160_fu_2224_p2 & memory_q0);

assign and_ln168_fu_2178_p2 = (xor_ln168_fu_2172_p2 & memory_q0);

assign and_ln207_fu_1736_p2 = (sext_ln38_reg_2704 & reg_1003);

assign and_ln319_fu_1703_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln223_fu_1795_p2 = $signed(reg_1003) >>> zext_ln223_1_fu_1792_p1;

assign ashr_ln301_fu_1613_p2 = $signed(reg_1003) >>> zext_ln301_3_fu_1610_p1;

assign error = p_error;

assign funct12_fu_1055_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1035_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1045_p4 = {{memory_q0[31:25]}};

assign grp_fu_964_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_970_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_976_p2 = ($signed(xreg_q0) + $signed(imm_S_reg_2781));

assign grp_fu_981_p2 = (p_pc_load_reg_2674 + 32'd4);

assign grp_fu_989_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_995_p2 = ($signed(p_pc_load_reg_2674) + $signed(sext_ln42_reg_2771));

assign icmp_ln187_fu_1731_p2 = (($signed(xreg_q0) < $signed(sext_ln38_reg_2704)) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_1726_p2 = ((xreg_q0 < sext_ln38_reg_2704) ? 1'b1 : 1'b0);

assign icmp_ln210_fu_1243_p2 = ((funct7_fu_1045_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_1249_p2 = ((funct12_fu_1055_p4 == 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1139_p6 = {{{{{tmp_3_fu_1131_p3}, {tmp_2_fu_1123_p3}}, {tmp_1_fu_1113_p4}}, {tmp_fu_1103_p4}}, {1'd0}};

assign imm_J_fu_1185_p6 = {{{{{tmp_3_fu_1131_p3}, {tmp_6_fu_1175_p4}}, {tmp_5_fu_1167_p3}}, {tmp_4_fu_1157_p4}}, {1'd0}};

assign imm_S_fu_1203_p5 = {{sext_ln38_fu_1065_p1[31:5]}, {rd_fu_1093_p4}};

assign imm_U_fu_1235_p3 = {{tmp_8_fu_1225_p4}, {12'd0}};

assign lshr_ln120_fu_2583_p2 = reg_1008 >> zext_ln120_fu_2579_p1;

assign lshr_ln127_fu_2562_p2 = reg_1008 >> zext_ln127_fu_2558_p1;

assign lshr_ln137_fu_2400_p2 = reg_1008 >> zext_ln137_fu_2396_p1;

assign lshr_ln144_fu_2379_p2 = reg_1008 >> zext_ln144_fu_2375_p1;

assign lshr_ln220_fu_1812_p2 = reg_1003 >> zext_ln220_1_fu_1809_p1;

assign lshr_ln298_fu_1634_p2 = reg_1003 >> zext_ln298_3_fu_1631_p1;

assign lshr_ln_fu_1016_p4 = {{p_pc[18:2]}};

assign mask_1_fu_2166_p2 = 32'd65535 << sext_ln166_fu_2162_p1;

assign mask_fu_2218_p2 = 32'd255 << sext_ln158_fu_2214_p1;

assign o_pcode_fu_1031_p1 = memory_q0[6:0];

assign offset_1_fu_2155_p3 = {{select_ln166_reg_3228}, {3'd0}};

assign offset_fu_2207_p3 = {{select_ln158_reg_3243}, {3'd0}};

assign or_ln160_fu_2253_p2 = (trunc_ln161_1_fu_2249_p1 | and_ln160_fu_2230_p2);

assign or_ln168_fu_2201_p2 = (trunc_ln169_1_fu_2197_p1 | and_ln168_fu_2178_p2);

assign or_ln204_fu_1746_p2 = (sext_ln38_reg_2704 | reg_1003);

assign or_ln311_fu_1596_p2 = (xreg_q1 | xreg_q0);

assign p_and_t3_fu_2043_p3 = {{1'd0}, {sub_ln166_fu_2038_p2}};

assign p_and_t_fu_2107_p3 = {{1'd0}, {sub_ln158_fu_2102_p2}};

assign pc = ap_phi_mux_p_0_0_03388_phi_fu_933_p18;

assign pos_1_fu_2493_p2 = ($signed(trunc_ln125_fu_2485_p1) + $signed(sext_ln38_1_reg_2715));

assign pos_2_fu_2339_p2 = ($signed(trunc_ln135_fu_2331_p1) + $signed(sext_ln38_1_reg_2715));

assign pos_3_fu_2310_p2 = ($signed(trunc_ln142_fu_2302_p1) + $signed(sext_ln38_1_reg_2715));

assign pos_4_fu_2096_p3 = ((tmp_9_reg_3212[0:0] == 1'b1) ? sub_ln157_1_fu_2090_p2 : trunc_ln157_2_reg_3218);

assign pos_5_fu_2032_p3 = ((tmp_10_reg_3186[0:0] == 1'b1) ? sub_ln165_1_fu_2026_p2 : trunc_ln165_2_reg_3192);

assign pos_fu_2522_p2 = ($signed(trunc_ln118_fu_2514_p1) + $signed(sext_ln38_1_reg_2715));

assign rd_fu_1093_p4 = {{memory_q0[11:7]}};

assign result_1_fu_2568_p1 = lshr_ln127_fu_2562_p2[15:0];

assign result_2_fu_2406_p1 = lshr_ln137_fu_2400_p2[7:0];

assign result_3_fu_2385_p1 = lshr_ln144_fu_2379_p2[15:0];

assign result_fu_2589_p1 = lshr_ln120_fu_2583_p2[7:0];

assign rs1_fu_1073_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1083_p4 = {{memory_q0[24:20]}};

assign select_ln132_fu_2471_p3 = ((tmp_7_reg_3328[0:0] == 1'b1) ? sub_ln132_1_fu_2465_p2 : trunc_ln132_3_reg_3333);

assign select_ln158_fu_2128_p3 = ((tmp_9_reg_3212[0:0] == 1'b1) ? sub_ln158_1_fu_2115_p2 : tmp_s_fu_2121_p3);

assign select_ln166_fu_2064_p3 = ((tmp_10_reg_3186[0:0] == 1'b1) ? sub_ln166_1_fu_2051_p2 : tmp_11_fu_2057_p3);

assign select_ln173_fu_1887_p3 = ((tmp_12_reg_3151[0:0] == 1'b1) ? sub_ln173_1_fu_1881_p2 : trunc_ln173_4_reg_3156);

assign sext_ln121_fu_2283_p1 = $signed(result_reg_3383);

assign sext_ln128_fu_2275_p1 = $signed(result_1_reg_3378);

assign sext_ln132_fu_2414_p1 = funct12_reg_2699;

assign sext_ln157_fu_1962_p1 = imm_S_reg_2781;

assign sext_ln158_fu_2214_p1 = $signed(offset_fu_2207_p3);

assign sext_ln165_fu_1905_p1 = imm_S_reg_2781;

assign sext_ln166_fu_2162_p1 = $signed(offset_1_fu_2155_p3);

assign sext_ln173_fu_1822_p1 = imm_S_reg_2781;

assign sext_ln38_1_fu_1069_p1 = funct12_fu_1055_p4;

assign sext_ln38_fu_1065_p1 = funct12_fu_1055_p4;

assign sext_ln42_fu_1153_p1 = $signed(imm_B_fu_1139_p6);

assign sext_ln46_fu_1199_p1 = $signed(imm_J_fu_1185_p6);

assign shl_ln161_fu_2243_p2 = zext_ln161_1_fu_2236_p1 << zext_ln161_2_fu_2239_p1;

assign shl_ln169_fu_2191_p2 = zext_ln169_1_fu_2184_p1 << zext_ln169_2_fu_2187_p1;

assign shl_ln1_fu_2551_p3 = {{add_ln125_1_reg_3348}, {3'd0}};

assign shl_ln211_fu_1716_p2 = reg_1003 << zext_ln211_1_fu_1713_p1;

assign shl_ln257_fu_1673_p2 = reg_1003 << zext_ln257_3_fu_1670_p1;

assign shl_ln2_fu_2389_p3 = {{add_ln135_1_reg_3293}, {3'd0}};

assign shl_ln3_fu_2368_p3 = {{add_ln142_1_reg_3283}, {3'd0}};

assign shl_ln_fu_2572_p3 = {{add_ln118_1_reg_3358}, {3'd0}};

assign sub_ln132_1_fu_2465_p2 = (17'd0 - trunc_ln132_2_fu_2455_p4);

assign sub_ln132_fu_2450_p2 = (19'd0 - add_ln132_1_reg_3323);

assign sub_ln157_1_fu_2090_p2 = (17'd0 - trunc_ln157_1_fu_2080_p4);

assign sub_ln157_fu_2075_p2 = (19'd0 - add_ln157_1_reg_3207);

assign sub_ln158_1_fu_2115_p2 = (3'd0 - p_and_t_fu_2107_p3);

assign sub_ln158_fu_2102_p2 = (2'd0 - trunc_ln157_5_reg_3202);

assign sub_ln165_1_fu_2026_p2 = (17'd0 - trunc_ln165_1_fu_2016_p4);

assign sub_ln165_fu_2011_p2 = (19'd0 - add_ln165_1_reg_3181);

assign sub_ln166_1_fu_2051_p2 = (3'd0 - p_and_t3_fu_2043_p3);

assign sub_ln166_fu_2038_p2 = (2'd0 - trunc_ln165_5_reg_3176);

assign sub_ln173_1_fu_1881_p2 = (17'd0 - trunc_ln173_3_fu_1871_p4);

assign sub_ln173_fu_1866_p2 = (19'd0 - add_ln173_1_reg_3146);

assign sub_ln247_fu_1683_p2 = (xreg_q1 - xreg_q0);

assign tmp_11_fu_2057_p3 = {{1'd0}, {add_ln165_2_reg_3171}};

assign tmp_1_fu_1113_p4 = {{memory_q0[30:25]}};

assign tmp_2_fu_1123_p3 = memory_q0[32'd7];

assign tmp_3_fu_1131_p3 = memory_q0[32'd31];

assign tmp_4_fu_1157_p4 = {{memory_q0[30:21]}};

assign tmp_5_fu_1167_p3 = memory_q0[32'd20];

assign tmp_6_fu_1175_p4 = {{memory_q0[19:12]}};

assign tmp_8_fu_1225_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1103_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_2121_p3 = {{1'd0}, {add_ln157_2_reg_3197}};

assign trunc_ln118_2_fu_2518_p1 = xreg_q0[1:0];

assign trunc_ln118_fu_2514_p1 = xreg_q0[18:0];

assign trunc_ln125_2_fu_2489_p1 = xreg_q0[1:0];

assign trunc_ln125_fu_2485_p1 = xreg_q0[18:0];

assign trunc_ln132_2_fu_2455_p4 = {{sub_ln132_fu_2450_p2[18:2]}};

assign trunc_ln132_fu_2417_p1 = xreg_q0[18:0];

assign trunc_ln135_2_fu_2335_p1 = xreg_q0[1:0];

assign trunc_ln135_fu_2331_p1 = xreg_q0[18:0];

assign trunc_ln142_2_fu_2306_p1 = xreg_q0[1:0];

assign trunc_ln142_fu_2302_p1 = xreg_q0[18:0];

assign trunc_ln157_1_fu_2080_p4 = {{sub_ln157_fu_2075_p2[18:2]}};

assign trunc_ln157_3_fu_1965_p1 = imm_S_reg_2781[18:0];

assign trunc_ln157_4_fu_1968_p1 = xreg_q0[18:0];

assign trunc_ln157_5_fu_1983_p1 = grp_fu_976_p2[1:0];

assign trunc_ln157_fu_1954_p1 = xreg_q0[1:0];

assign trunc_ln161_1_fu_2249_p1 = shl_ln161_fu_2243_p2[31:0];

assign trunc_ln161_fu_2151_p1 = xreg_q0[7:0];

assign trunc_ln165_1_fu_2016_p4 = {{sub_ln165_fu_2011_p2[18:2]}};

assign trunc_ln165_3_fu_1908_p1 = imm_S_reg_2781[18:0];

assign trunc_ln165_4_fu_1911_p1 = xreg_q0[18:0];

assign trunc_ln165_5_fu_1926_p1 = grp_fu_976_p2[1:0];

assign trunc_ln165_fu_1897_p1 = xreg_q0[1:0];

assign trunc_ln169_1_fu_2197_p1 = shl_ln169_fu_2191_p2[31:0];

assign trunc_ln169_fu_2143_p1 = xreg_q0[15:0];

assign trunc_ln173_1_fu_1828_p1 = xreg_q0[18:0];

assign trunc_ln173_3_fu_1871_p4 = {{sub_ln173_fu_1866_p2[18:2]}};

assign trunc_ln173_fu_1825_p1 = imm_S_reg_2781[18:0];

assign trunc_ln257_fu_1666_p1 = xreg_q1[4:0];

assign trunc_ln298_fu_1627_p1 = xreg_q1[4:0];

assign trunc_ln301_fu_1606_p1 = xreg_q0[4:0];

assign xor_ln160_fu_2224_p2 = (mask_fu_2218_p2 ^ 32'd4294967295);

assign xor_ln168_fu_2172_p2 = (mask_1_fu_2166_p2 ^ 32'd4294967295);

assign xor_ln201_fu_1756_p2 = (sext_ln38_reg_2704 ^ reg_1003);

assign xor_ln289_fu_1640_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln104_1_fu_1529_p1 = rs2_fu_1083_p4;

assign zext_ln104_fu_1524_p1 = rs1_fu_1073_p4;

assign zext_ln118_fu_1513_p1 = rs1_fu_1073_p4;

assign zext_ln119_fu_2547_p1 = lshr_ln1_reg_3363;

assign zext_ln120_fu_2579_p1 = shl_ln_fu_2572_p3;

assign zext_ln121_fu_2287_p1 = rd_reg_2739;

assign zext_ln125_fu_1508_p1 = rs1_fu_1073_p4;

assign zext_ln126_fu_2543_p1 = lshr_ln2_reg_3353;

assign zext_ln127_fu_2558_p1 = shl_ln1_fu_2551_p3;

assign zext_ln128_fu_2279_p1 = rd_reg_2739;

assign zext_ln132_1_fu_2410_p1 = xreg_q0;

assign zext_ln132_2_fu_2481_p1 = rd_reg_2739;

assign zext_ln132_3_fu_2477_p1 = select_ln132_reg_3338;

assign zext_ln132_fu_1503_p1 = rs1_fu_1073_p4;

assign zext_ln135_fu_1498_p1 = rs1_fu_1073_p4;

assign zext_ln136_fu_2364_p1 = lshr_ln3_reg_3298;

assign zext_ln137_fu_2396_p1 = shl_ln2_fu_2389_p3;

assign zext_ln138_1_fu_2271_p1 = rd_reg_2739;

assign zext_ln138_fu_2267_p1 = result_2_reg_3318;

assign zext_ln142_fu_1493_p1 = rs1_fu_1073_p4;

assign zext_ln143_fu_2360_p1 = lshr_ln4_reg_3288;

assign zext_ln144_fu_2375_p1 = shl_ln3_fu_2368_p3;

assign zext_ln145_1_fu_2263_p1 = rd_reg_2739;

assign zext_ln145_fu_2259_p1 = result_3_reg_3313;

assign zext_ln157_1_fu_1958_p1 = xreg_q0;

assign zext_ln157_fu_1482_p1 = rs1_fu_1073_p4;

assign zext_ln160_fu_2147_p1 = pos_4_reg_3238;

assign zext_ln161_1_fu_2236_p1 = trunc_ln161_reg_3268;

assign zext_ln161_2_fu_2239_p1 = $unsigned(sext_ln158_fu_2214_p1);

assign zext_ln161_fu_2135_p1 = rs2_reg_2729;

assign zext_ln165_1_fu_1901_p1 = xreg_q0;

assign zext_ln165_fu_1477_p1 = rs1_fu_1073_p4;

assign zext_ln168_fu_2139_p1 = pos_5_reg_3223;

assign zext_ln169_1_fu_2184_p1 = trunc_ln169_reg_3258;

assign zext_ln169_2_fu_2187_p1 = $unsigned(sext_ln166_fu_2162_p1);

assign zext_ln169_fu_2071_p1 = rs2_reg_2729;

assign zext_ln173_1_fu_1472_p1 = rs1_fu_1073_p4;

assign zext_ln173_2_fu_1818_p1 = xreg_q0;

assign zext_ln173_3_fu_1893_p1 = select_ln173_reg_3166;

assign zext_ln173_fu_1862_p1 = rs2_reg_2729;

assign zext_ln184_1_fu_1788_p1 = rd_reg_2739;

assign zext_ln184_fu_1451_p1 = rs1_fu_1073_p4;

assign zext_ln187_1_fu_1778_p1 = icmp_ln187_reg_3131;

assign zext_ln187_fu_1446_p1 = rs1_fu_1073_p4;

assign zext_ln188_fu_1774_p1 = rd_reg_2739;

assign zext_ln194_1_fu_1770_p1 = icmp_ln194_reg_3126;

assign zext_ln194_fu_1441_p1 = rs1_fu_1073_p4;

assign zext_ln195_fu_1766_p1 = rd_reg_2739;

assign zext_ln201_1_fu_1762_p1 = rd_reg_2739;

assign zext_ln201_fu_1436_p1 = rs1_fu_1073_p4;

assign zext_ln204_1_fu_1752_p1 = rd_reg_2739;

assign zext_ln204_fu_1431_p1 = rs1_fu_1073_p4;

assign zext_ln207_1_fu_1742_p1 = rd_reg_2739;

assign zext_ln207_fu_1426_p1 = rs1_fu_1073_p4;

assign zext_ln211_1_fu_1713_p1 = rs2_reg_2729;

assign zext_ln211_2_fu_1722_p1 = rd_reg_2739;

assign zext_ln211_fu_1421_p1 = rs1_fu_1073_p4;

assign zext_ln220_1_fu_1809_p1 = rs2_reg_2729;

assign zext_ln220_2_fu_1805_p1 = rd_reg_2739;

assign zext_ln220_fu_1461_p1 = rs1_fu_1073_p4;

assign zext_ln223_1_fu_1792_p1 = rs2_reg_2729;

assign zext_ln223_2_fu_1801_p1 = rd_reg_2739;

assign zext_ln223_fu_1456_p1 = rs1_fu_1073_p4;

assign zext_ln243_1_fu_1388_p1 = rs2_fu_1083_p4;

assign zext_ln243_2_fu_1693_p1 = rd_reg_2739;

assign zext_ln243_fu_1383_p1 = rs1_fu_1073_p4;

assign zext_ln247_1_fu_1378_p1 = rs2_fu_1083_p4;

assign zext_ln247_2_fu_1689_p1 = rd_reg_2739;

assign zext_ln247_fu_1373_p1 = rs1_fu_1073_p4;

assign zext_ln257_1_fu_1368_p1 = rs2_fu_1083_p4;

assign zext_ln257_2_fu_1679_p1 = rd_reg_2739;

assign zext_ln257_3_fu_1670_p1 = trunc_ln257_reg_3096;

assign zext_ln257_fu_1363_p1 = rs1_fu_1073_p4;

assign zext_ln265_1_fu_1352_p1 = rs2_fu_1083_p4;

assign zext_ln265_2_fu_1662_p1 = icmp_ln265_reg_3091;

assign zext_ln265_fu_1347_p1 = rs1_fu_1073_p4;

assign zext_ln266_fu_1658_p1 = rd_reg_2739;

assign zext_ln277_1_fu_1336_p1 = rs2_fu_1083_p4;

assign zext_ln277_2_fu_1654_p1 = icmp_ln277_reg_3086;

assign zext_ln277_fu_1331_p1 = rs1_fu_1073_p4;

assign zext_ln278_fu_1650_p1 = rd_reg_2739;

assign zext_ln289_1_fu_1320_p1 = rs2_fu_1083_p4;

assign zext_ln289_2_fu_1646_p1 = rd_reg_2739;

assign zext_ln289_fu_1315_p1 = rs1_fu_1073_p4;

assign zext_ln298_1_fu_1298_p1 = rs2_fu_1083_p4;

assign zext_ln298_2_fu_1623_p1 = rd_reg_2739;

assign zext_ln298_3_fu_1631_p1 = trunc_ln298_reg_3071;

assign zext_ln298_fu_1293_p1 = rs1_fu_1073_p4;

assign zext_ln301_1_fu_1288_p1 = rs2_fu_1083_p4;

assign zext_ln301_2_fu_1619_p1 = rd_reg_2739;

assign zext_ln301_3_fu_1610_p1 = trunc_ln301_reg_3061;

assign zext_ln301_fu_1283_p1 = rs1_fu_1073_p4;

assign zext_ln311_1_fu_1278_p1 = rs2_fu_1083_p4;

assign zext_ln311_2_fu_1602_p1 = rd_reg_2739;

assign zext_ln311_fu_1273_p1 = rs1_fu_1073_p4;

assign zext_ln319_1_fu_1410_p1 = rs2_fu_1083_p4;

assign zext_ln319_2_fu_1709_p1 = rd_reg_2739;

assign zext_ln319_fu_1405_p1 = rs1_fu_1073_p4;

assign zext_ln33_fu_1026_p1 = lshr_ln_fu_1016_p4;

assign zext_ln56_fu_2670_p1 = rd_reg_2739;

assign zext_ln59_fu_2666_p1 = rd_reg_2739;

assign zext_ln62_fu_2647_p1 = rd_reg_2739;

assign zext_ln67_fu_2629_p1 = rd_reg_2739;

assign zext_ln68_fu_2633_p1 = rs1_reg_2724;

assign zext_ln74_1_fu_1579_p1 = rs2_fu_1083_p4;

assign zext_ln74_fu_1574_p1 = rs1_fu_1073_p4;

assign zext_ln80_1_fu_1569_p1 = rs2_fu_1083_p4;

assign zext_ln80_fu_1564_p1 = rs1_fu_1073_p4;

assign zext_ln86_1_fu_1559_p1 = rs2_fu_1083_p4;

assign zext_ln86_fu_1554_p1 = rs1_fu_1073_p4;

assign zext_ln92_1_fu_1549_p1 = rs2_fu_1083_p4;

assign zext_ln92_fu_1544_p1 = rs1_fu_1073_p4;

assign zext_ln98_1_fu_1539_p1 = rs2_fu_1083_p4;

assign zext_ln98_fu_1534_p1 = rs1_fu_1073_p4;

always @ (posedge ap_clk) begin
    sext_ln42_reg_2771[0] <= 1'b0;
    sext_ln46_reg_2776[0] <= 1'b0;
    imm_U_reg_2798[11:0] <= 12'b000000000000;
end

endmodule //processor
