<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NVIDIA DOCA SDK: rxq_udp_queues Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<!-- Doxygen Awesome CSS -->
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-fragment-copy-button.js"></script>
<script type="text/javascript" src="doxygen-awesome-paragraph-link.js"></script>
<script type="text/javascript">
DoxygenAwesomeDarkModeToggle.init()
DoxygenAwesomeFragmentCopyButton.init()
DoxygenAwesomeParagraphLink.init()
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectname">NVIDIA DOCA SDK
  </td>
  <td id="projectbrief">Data Center on a Chip Framework Documentation</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structrxq__udp__queues.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">rxq_udp_queues Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">/opt/mellanox/doca/applications/gpu_packet_processing/config_queues/common.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a77b9512cb0776f3c57c1941743a7f866"><td class="memItemLeft" align="right" valign="top">struct doca_gpu *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a77b9512cb0776f3c57c1941743a7f866">gpu_dev</a></td></tr>
<tr class="separator:a77b9512cb0776f3c57c1941743a7f866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac801bad370ff05206d567cc2ac74a9"><td class="memItemLeft" align="right" valign="top">struct doca_dev *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a4ac801bad370ff05206d567cc2ac74a9">ddev</a></td></tr>
<tr class="separator:a4ac801bad370ff05206d567cc2ac74a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d86c6a1c9bfd6e3324549c4c8efa67"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a33d86c6a1c9bfd6e3324549c4c8efa67">numq</a></td></tr>
<tr class="separator:a33d86c6a1c9bfd6e3324549c4c8efa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd14ecb065a3792f8956f8e1661a0ea"><td class="memItemLeft" align="right" valign="top">struct doca_ctx *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#abfd14ecb065a3792f8956f8e1661a0ea">eth_rxq_ctx</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:abfd14ecb065a3792f8956f8e1661a0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3048ab40f64159dced39399863db33ac"><td class="memItemLeft" align="right" valign="top">struct doca_eth_rxq *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a3048ab40f64159dced39399863db33ac">eth_rxq_cpu</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:a3048ab40f64159dced39399863db33ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d86ac3a5877ef60ebbb91606e99cc6c"><td class="memItemLeft" align="right" valign="top">struct doca_gpu_eth_rxq *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a2d86ac3a5877ef60ebbb91606e99cc6c">eth_rxq_gpu</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:a2d86ac3a5877ef60ebbb91606e99cc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcf573fdaf6b911b18fca2662108201"><td class="memItemLeft" align="right" valign="top">struct doca_mmap *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a7dcf573fdaf6b911b18fca2662108201">pkt_buff_mmap</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:a7dcf573fdaf6b911b18fca2662108201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98836c6dbd63519ae911e9f6abeee6ec"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a98836c6dbd63519ae911e9f6abeee6ec">gpu_pkt_addr</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:a98836c6dbd63519ae911e9f6abeee6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac095769dfc929d8008a9d788faa370ae"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#ac095769dfc929d8008a9d788faa370ae">dmabuf_fd</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:ac095769dfc929d8008a9d788faa370ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f32747538596add975733db2a3ce22"><td class="memItemLeft" align="right" valign="top">struct doca_flow_port *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a27f32747538596add975733db2a3ce22">port</a></td></tr>
<tr class="separator:a27f32747538596add975733db2a3ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4161d54c8852f00b796a99cd9fae00bf"><td class="memItemLeft" align="right" valign="top">struct doca_flow_pipe *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a4161d54c8852f00b796a99cd9fae00bf">rxq_pipe</a></td></tr>
<tr class="separator:a4161d54c8852f00b796a99cd9fae00bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33af604a617cc8e5b7ae0116021cd7e4"><td class="memItemLeft" align="right" valign="top">struct doca_flow_pipe *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a33af604a617cc8e5b7ae0116021cd7e4">root_pipe</a></td></tr>
<tr class="separator:a33af604a617cc8e5b7ae0116021cd7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ebca557b16320f9344bb2e10c2f1d0"><td class="memItemLeft" align="right" valign="top">struct doca_flow_pipe_entry *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a60ebca557b16320f9344bb2e10c2f1d0">root_udp_entry</a></td></tr>
<tr class="separator:a60ebca557b16320f9344bb2e10c2f1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecb89347bca894de47925d64775eb6f"><td class="memItemLeft" align="right" valign="top">struct doca_flow_pipe_entry *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#abecb89347bca894de47925d64775eb6f">root_tcp_entry_gpu</a></td></tr>
<tr class="separator:abecb89347bca894de47925d64775eb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab761c85f8cd64ee3f2bac078d870e86c"><td class="memItemLeft" align="right" valign="top">struct doca_flow_pipe_entry *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#ab761c85f8cd64ee3f2bac078d870e86c">root_tcp_entry_cpu</a> [3]</td></tr>
<tr class="separator:ab761c85f8cd64ee3f2bac078d870e86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d28cea31e026384271b741dca2a4fe"><td class="memItemLeft" align="right" valign="top">struct doca_flow_pipe_entry *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#ae1d28cea31e026384271b741dca2a4fe">root_icmp_entry_gpu</a></td></tr>
<tr class="separator:ae1d28cea31e026384271b741dca2a4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc273c7742d319844759e194dded211"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a6bc273c7742d319844759e194dded211">nums</a></td></tr>
<tr class="separator:a6bc273c7742d319844759e194dded211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7675f5d2777eafbe2836f5cdd6103117"><td class="memItemLeft" align="right" valign="top">struct doca_gpu_semaphore *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a7675f5d2777eafbe2836f5cdd6103117">sem_cpu</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:a7675f5d2777eafbe2836f5cdd6103117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ecda08e4e27b80fecd88ce8fa614a2"><td class="memItemLeft" align="right" valign="top">struct doca_gpu_semaphore_gpu *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrxq__udp__queues.html#a13ecda08e4e27b80fecd88ce8fa614a2">sem_gpu</a> [<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td></tr>
<tr class="separator:a13ecda08e4e27b80fecd88ce8fa614a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00073">73</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4ac801bad370ff05206d567cc2ac74a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac801bad370ff05206d567cc2ac74a9">&#9670;&nbsp;</a></span>ddev</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_dev* rxq_udp_queues::ddev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00075">75</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="ac095769dfc929d8008a9d788faa370ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac095769dfc929d8008a9d788faa370ae">&#9670;&nbsp;</a></span>dmabuf_fd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rxq_udp_queues::dmabuf_fd[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00083">83</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a3048ab40f64159dced39399863db33ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3048ab40f64159dced39399863db33ac">&#9670;&nbsp;</a></span>eth_rxq_cpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_eth_rxq* rxq_udp_queues::eth_rxq_cpu[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00079">79</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="abfd14ecb065a3792f8956f8e1661a0ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd14ecb065a3792f8956f8e1661a0ea">&#9670;&nbsp;</a></span>eth_rxq_ctx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_ctx* rxq_udp_queues::eth_rxq_ctx[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00078">78</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a2d86ac3a5877ef60ebbb91606e99cc6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d86ac3a5877ef60ebbb91606e99cc6c">&#9670;&nbsp;</a></span>eth_rxq_gpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_gpu_eth_rxq* rxq_udp_queues::eth_rxq_gpu[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00080">80</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a77b9512cb0776f3c57c1941743a7f866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b9512cb0776f3c57c1941743a7f866">&#9670;&nbsp;</a></span>gpu_dev</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_gpu* rxq_udp_queues::gpu_dev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00074">74</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a98836c6dbd63519ae911e9f6abeee6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98836c6dbd63519ae911e9f6abeee6ec">&#9670;&nbsp;</a></span>gpu_pkt_addr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* rxq_udp_queues::gpu_pkt_addr[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00082">82</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a33d86c6a1c9bfd6e3324549c4c8efa67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d86c6a1c9bfd6e3324549c4c8efa67">&#9670;&nbsp;</a></span>numq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rxq_udp_queues::numq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00077">77</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a6bc273c7742d319844759e194dded211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc273c7742d319844759e194dded211">&#9670;&nbsp;</a></span>nums</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t rxq_udp_queues::nums</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00093">93</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a7dcf573fdaf6b911b18fca2662108201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dcf573fdaf6b911b18fca2662108201">&#9670;&nbsp;</a></span>pkt_buff_mmap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_mmap* rxq_udp_queues::pkt_buff_mmap[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00081">81</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a27f32747538596add975733db2a3ce22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27f32747538596add975733db2a3ce22">&#9670;&nbsp;</a></span>port</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_flow_port* rxq_udp_queues::port</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00085">85</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="ae1d28cea31e026384271b741dca2a4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d28cea31e026384271b741dca2a4fe">&#9670;&nbsp;</a></span>root_icmp_entry_gpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_flow_pipe_entry* rxq_udp_queues::root_icmp_entry_gpu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00091">91</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a33af604a617cc8e5b7ae0116021cd7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33af604a617cc8e5b7ae0116021cd7e4">&#9670;&nbsp;</a></span>root_pipe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_flow_pipe* rxq_udp_queues::root_pipe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00087">87</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="ab761c85f8cd64ee3f2bac078d870e86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab761c85f8cd64ee3f2bac078d870e86c">&#9670;&nbsp;</a></span>root_tcp_entry_cpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_flow_pipe_entry* rxq_udp_queues::root_tcp_entry_cpu[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00090">90</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="abecb89347bca894de47925d64775eb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecb89347bca894de47925d64775eb6f">&#9670;&nbsp;</a></span>root_tcp_entry_gpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_flow_pipe_entry* rxq_udp_queues::root_tcp_entry_gpu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00089">89</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a60ebca557b16320f9344bb2e10c2f1d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ebca557b16320f9344bb2e10c2f1d0">&#9670;&nbsp;</a></span>root_udp_entry</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_flow_pipe_entry* rxq_udp_queues::root_udp_entry</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00088">88</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a4161d54c8852f00b796a99cd9fae00bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4161d54c8852f00b796a99cd9fae00bf">&#9670;&nbsp;</a></span>rxq_pipe</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_flow_pipe* rxq_udp_queues::rxq_pipe</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00086">86</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a7675f5d2777eafbe2836f5cdd6103117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7675f5d2777eafbe2836f5cdd6103117">&#9670;&nbsp;</a></span>sem_cpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_gpu_semaphore* rxq_udp_queues::sem_cpu[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00094">94</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<a id="a13ecda08e4e27b80fecd88ce8fa614a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ecda08e4e27b80fecd88ce8fa614a2">&#9670;&nbsp;</a></span>sem_gpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct doca_gpu_semaphore_gpu* rxq_udp_queues::sem_gpu[<a class="el" href="defines_8h.html#a16d3fa04757c66ba1c3228f57e1be03d">MAX_QUEUES</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html#l00095">95</a> of file <a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>applications/gpu_packet_processing/config_queues/<a class="el" href="applications_2gpu__packet__processing_2config__queues_2common_8h_source.html">common.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structrxq__udp__queues.html">rxq_udp_queues</a></li>
    <li class="footer">Generated on Wed Aug 13 2025 09:23:38 for NVIDIA DOCA SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
