# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /root/Digital_Design_Verilog/lab3/vsrc/Adder1bit.v /root/Digital_Design_Verilog/lab3/vsrc/AdderSubtractor4bits.v /root/Digital_Design_Verilog/lab3/vsrc/AdderSubtractor4bit.v /root/Digital_Design_Verilog/lab3/vsrc/top.v /root/Digital_Design_Verilog/lab3/csrc/main.cpp /root/Digital_Design_Verilog/lab3/build/auto_bind.cpp /root/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/root/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /root/Digital_Design_Verilog/lab3/build/top"
T      2984    59837  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop.cpp"
T      2691    59836  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop.h"
T      2365    59845  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop.mk"
T       738    59832  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop__Syms.cpp"
T       921    59835  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop__Syms.h"
T       997    59838  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop___024root.h"
T      1357    59842  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    59840  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     14959    59843  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5209    59841  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    59839  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       835    59846  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop__ver.d"
T         0        0  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop__verFiles.dat"
T      1621    59844  1729058470   874115213  1729058470   874115213 "./build/obj_dir/Vtop_classes.mk"
S       161    59817  1729054645   269006029  1729054645   229007293 "/root/Digital_Design_Verilog/lab3/vsrc/Adder1bit.v"
S      1105    59827  1729058469   664133608  1729058469   664133608 "/root/Digital_Design_Verilog/lab3/vsrc/AdderSubtractor4bit.v"
S      1106    59833  1729058467   284169792  1729058467   274169944 "/root/Digital_Design_Verilog/lab3/vsrc/AdderSubtractor4bits.v"
S      1851    59834  1729058331   596234126  1729058331   586234278 "/root/Digital_Design_Verilog/lab3/vsrc/top.v"
S  20938328    43600  1726508059   926494873  1726508059   926494873 "/usr/local/bin/verilator_bin"
S      3275    43789  1726508060    76494895  1726508060    76494895 "/usr/local/share/verilator/include/verilated_std.sv"
