$date
	Mon May 22 17:21:57 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module full_adder $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 ) net1 $end
$var wire 1 * net2 $end
$var wire 1 + net4 $end
$var wire 1 " sum $end
$upscope $end
$scope begin stimulus $end
$var reg 4 , invect [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
b1 ,
#20
1)
1"
1$
1'
0%
0(
b10 ,
#30
1!
0"
1+
1%
1(
b11 ,
#40
0!
1"
0+
1#
1&
0$
0'
0%
0(
b100 ,
#50
1!
0"
1+
1%
1(
b101 ,
#60
0)
1*
0"
0+
1$
1'
0%
0(
b110 ,
#70
1"
1%
1(
b111 ,
#80
b1000 ,
