# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4bits_counter.srcs/sources_1/new/counter_up.vhd" \
"../../../../project_4bits_counter.srcs/sim_1/new/testbench_counter.vhd" \

# Do not sort compile order
nosort
