# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../4bitadder.srcs/sources_1/new/adder.v"
verilog xil_defaultlib  "../../../4bitadder.srcs/sources_1/new/sub_4bit.v"
verilog xil_defaultlib  "../../../4bitadder.srcs/sim_1/new/tb_adder_4bit.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
