DECL|ACMP_APORTCONFLICT_APORT0XCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT0XCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT0XCONFLICT|macro|ACMP_APORTCONFLICT_APORT0XCONFLICT
DECL|ACMP_APORTCONFLICT_APORT0YCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT0YCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT0YCONFLICT|macro|ACMP_APORTCONFLICT_APORT0YCONFLICT
DECL|ACMP_APORTCONFLICT_APORT1XCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT1XCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT1XCONFLICT|macro|ACMP_APORTCONFLICT_APORT1XCONFLICT
DECL|ACMP_APORTCONFLICT_APORT1YCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT1YCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT1YCONFLICT|macro|ACMP_APORTCONFLICT_APORT1YCONFLICT
DECL|ACMP_APORTCONFLICT_APORT2XCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT2XCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT2XCONFLICT|macro|ACMP_APORTCONFLICT_APORT2XCONFLICT
DECL|ACMP_APORTCONFLICT_APORT2YCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT2YCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT2YCONFLICT|macro|ACMP_APORTCONFLICT_APORT2YCONFLICT
DECL|ACMP_APORTCONFLICT_APORT3XCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT3XCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT3XCONFLICT|macro|ACMP_APORTCONFLICT_APORT3XCONFLICT
DECL|ACMP_APORTCONFLICT_APORT3YCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT3YCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT3YCONFLICT|macro|ACMP_APORTCONFLICT_APORT3YCONFLICT
DECL|ACMP_APORTCONFLICT_APORT4XCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT4XCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT4XCONFLICT|macro|ACMP_APORTCONFLICT_APORT4XCONFLICT
DECL|ACMP_APORTCONFLICT_APORT4YCONFLICT_DEFAULT|macro|ACMP_APORTCONFLICT_APORT4YCONFLICT_DEFAULT
DECL|ACMP_APORTCONFLICT_APORT4YCONFLICT|macro|ACMP_APORTCONFLICT_APORT4YCONFLICT
DECL|ACMP_APORTREQ_APORT0XREQ_DEFAULT|macro|ACMP_APORTREQ_APORT0XREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT0XREQ|macro|ACMP_APORTREQ_APORT0XREQ
DECL|ACMP_APORTREQ_APORT0YREQ_DEFAULT|macro|ACMP_APORTREQ_APORT0YREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT0YREQ|macro|ACMP_APORTREQ_APORT0YREQ
DECL|ACMP_APORTREQ_APORT1XREQ_DEFAULT|macro|ACMP_APORTREQ_APORT1XREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT1XREQ|macro|ACMP_APORTREQ_APORT1XREQ
DECL|ACMP_APORTREQ_APORT1YREQ_DEFAULT|macro|ACMP_APORTREQ_APORT1YREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT1YREQ|macro|ACMP_APORTREQ_APORT1YREQ
DECL|ACMP_APORTREQ_APORT2XREQ_DEFAULT|macro|ACMP_APORTREQ_APORT2XREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT2XREQ|macro|ACMP_APORTREQ_APORT2XREQ
DECL|ACMP_APORTREQ_APORT2YREQ_DEFAULT|macro|ACMP_APORTREQ_APORT2YREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT2YREQ|macro|ACMP_APORTREQ_APORT2YREQ
DECL|ACMP_APORTREQ_APORT3XREQ_DEFAULT|macro|ACMP_APORTREQ_APORT3XREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT3XREQ|macro|ACMP_APORTREQ_APORT3XREQ
DECL|ACMP_APORTREQ_APORT3YREQ_DEFAULT|macro|ACMP_APORTREQ_APORT3YREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT3YREQ|macro|ACMP_APORTREQ_APORT3YREQ
DECL|ACMP_APORTREQ_APORT4XREQ_DEFAULT|macro|ACMP_APORTREQ_APORT4XREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT4XREQ|macro|ACMP_APORTREQ_APORT4XREQ
DECL|ACMP_APORTREQ_APORT4YREQ_DEFAULT|macro|ACMP_APORTREQ_APORT4YREQ_DEFAULT
DECL|ACMP_APORTREQ_APORT4YREQ|macro|ACMP_APORTREQ_APORT4YREQ
DECL|ACMP_CTRL_ACCURACY_DEFAULT|macro|ACMP_CTRL_ACCURACY_DEFAULT
DECL|ACMP_CTRL_ACCURACY_HIGH|macro|ACMP_CTRL_ACCURACY_HIGH
DECL|ACMP_CTRL_ACCURACY_LOW|macro|ACMP_CTRL_ACCURACY_LOW
DECL|ACMP_CTRL_ACCURACY|macro|ACMP_CTRL_ACCURACY
DECL|ACMP_CTRL_APORTVMASTERDIS_DEFAULT|macro|ACMP_CTRL_APORTVMASTERDIS_DEFAULT
DECL|ACMP_CTRL_APORTVMASTERDIS|macro|ACMP_CTRL_APORTVMASTERDIS
DECL|ACMP_CTRL_APORTXMASTERDIS_DEFAULT|macro|ACMP_CTRL_APORTXMASTERDIS_DEFAULT
DECL|ACMP_CTRL_APORTXMASTERDIS|macro|ACMP_CTRL_APORTXMASTERDIS
DECL|ACMP_CTRL_APORTYMASTERDIS_DEFAULT|macro|ACMP_CTRL_APORTYMASTERDIS_DEFAULT
DECL|ACMP_CTRL_APORTYMASTERDIS|macro|ACMP_CTRL_APORTYMASTERDIS
DECL|ACMP_CTRL_BIASPROG_DEFAULT|macro|ACMP_CTRL_BIASPROG_DEFAULT
DECL|ACMP_CTRL_EN_DEFAULT|macro|ACMP_CTRL_EN_DEFAULT
DECL|ACMP_CTRL_EN|macro|ACMP_CTRL_EN
DECL|ACMP_CTRL_FULLBIAS_DEFAULT|macro|ACMP_CTRL_FULLBIAS_DEFAULT
DECL|ACMP_CTRL_FULLBIAS|macro|ACMP_CTRL_FULLBIAS
DECL|ACMP_CTRL_GPIOINV_DEFAULT|macro|ACMP_CTRL_GPIOINV_DEFAULT
DECL|ACMP_CTRL_GPIOINV_INV|macro|ACMP_CTRL_GPIOINV_INV
DECL|ACMP_CTRL_GPIOINV_NOTINV|macro|ACMP_CTRL_GPIOINV_NOTINV
DECL|ACMP_CTRL_GPIOINV|macro|ACMP_CTRL_GPIOINV
DECL|ACMP_CTRL_IFALL_DEFAULT|macro|ACMP_CTRL_IFALL_DEFAULT
DECL|ACMP_CTRL_IFALL_DISABLED|macro|ACMP_CTRL_IFALL_DISABLED
DECL|ACMP_CTRL_IFALL_ENABLED|macro|ACMP_CTRL_IFALL_ENABLED
DECL|ACMP_CTRL_IFALL|macro|ACMP_CTRL_IFALL
DECL|ACMP_CTRL_INACTVAL_DEFAULT|macro|ACMP_CTRL_INACTVAL_DEFAULT
DECL|ACMP_CTRL_INACTVAL_HIGH|macro|ACMP_CTRL_INACTVAL_HIGH
DECL|ACMP_CTRL_INACTVAL_LOW|macro|ACMP_CTRL_INACTVAL_LOW
DECL|ACMP_CTRL_INACTVAL|macro|ACMP_CTRL_INACTVAL
DECL|ACMP_CTRL_INPUTRANGE_DEFAULT|macro|ACMP_CTRL_INPUTRANGE_DEFAULT
DECL|ACMP_CTRL_INPUTRANGE_FULL|macro|ACMP_CTRL_INPUTRANGE_FULL
DECL|ACMP_CTRL_INPUTRANGE_GTVDDDIV2|macro|ACMP_CTRL_INPUTRANGE_GTVDDDIV2
DECL|ACMP_CTRL_INPUTRANGE_LTVDDDIV2|macro|ACMP_CTRL_INPUTRANGE_LTVDDDIV2
DECL|ACMP_CTRL_IRISE_DEFAULT|macro|ACMP_CTRL_IRISE_DEFAULT
DECL|ACMP_CTRL_IRISE_DISABLED|macro|ACMP_CTRL_IRISE_DISABLED
DECL|ACMP_CTRL_IRISE_ENABLED|macro|ACMP_CTRL_IRISE_ENABLED
DECL|ACMP_CTRL_IRISE|macro|ACMP_CTRL_IRISE
DECL|ACMP_CTRL_PWRSEL_AVDD|macro|ACMP_CTRL_PWRSEL_AVDD
DECL|ACMP_CTRL_PWRSEL_DEFAULT|macro|ACMP_CTRL_PWRSEL_DEFAULT
DECL|ACMP_CTRL_PWRSEL_IOVDD0|macro|ACMP_CTRL_PWRSEL_IOVDD0
DECL|ACMP_CTRL_PWRSEL_IOVDD1|macro|ACMP_CTRL_PWRSEL_IOVDD1
DECL|ACMP_CTRL_PWRSEL_VREGVDD|macro|ACMP_CTRL_PWRSEL_VREGVDD
DECL|ACMP_HYSTERESIS0_DIVVA_DEFAULT|macro|ACMP_HYSTERESIS0_DIVVA_DEFAULT
DECL|ACMP_HYSTERESIS0_DIVVB_DEFAULT|macro|ACMP_HYSTERESIS0_DIVVB_DEFAULT
DECL|ACMP_HYSTERESIS0_HYST_DEFAULT|macro|ACMP_HYSTERESIS0_HYST_DEFAULT
DECL|ACMP_HYSTERESIS0_HYST_HYST0|macro|ACMP_HYSTERESIS0_HYST_HYST0
DECL|ACMP_HYSTERESIS0_HYST_HYST10|macro|ACMP_HYSTERESIS0_HYST_HYST10
DECL|ACMP_HYSTERESIS0_HYST_HYST11|macro|ACMP_HYSTERESIS0_HYST_HYST11
DECL|ACMP_HYSTERESIS0_HYST_HYST12|macro|ACMP_HYSTERESIS0_HYST_HYST12
DECL|ACMP_HYSTERESIS0_HYST_HYST13|macro|ACMP_HYSTERESIS0_HYST_HYST13
DECL|ACMP_HYSTERESIS0_HYST_HYST14|macro|ACMP_HYSTERESIS0_HYST_HYST14
DECL|ACMP_HYSTERESIS0_HYST_HYST15|macro|ACMP_HYSTERESIS0_HYST_HYST15
DECL|ACMP_HYSTERESIS0_HYST_HYST1|macro|ACMP_HYSTERESIS0_HYST_HYST1
DECL|ACMP_HYSTERESIS0_HYST_HYST2|macro|ACMP_HYSTERESIS0_HYST_HYST2
DECL|ACMP_HYSTERESIS0_HYST_HYST3|macro|ACMP_HYSTERESIS0_HYST_HYST3
DECL|ACMP_HYSTERESIS0_HYST_HYST4|macro|ACMP_HYSTERESIS0_HYST_HYST4
DECL|ACMP_HYSTERESIS0_HYST_HYST5|macro|ACMP_HYSTERESIS0_HYST_HYST5
DECL|ACMP_HYSTERESIS0_HYST_HYST6|macro|ACMP_HYSTERESIS0_HYST_HYST6
DECL|ACMP_HYSTERESIS0_HYST_HYST7|macro|ACMP_HYSTERESIS0_HYST_HYST7
DECL|ACMP_HYSTERESIS0_HYST_HYST8|macro|ACMP_HYSTERESIS0_HYST_HYST8
DECL|ACMP_HYSTERESIS0_HYST_HYST9|macro|ACMP_HYSTERESIS0_HYST_HYST9
DECL|ACMP_HYSTERESIS1_DIVVA_DEFAULT|macro|ACMP_HYSTERESIS1_DIVVA_DEFAULT
DECL|ACMP_HYSTERESIS1_DIVVB_DEFAULT|macro|ACMP_HYSTERESIS1_DIVVB_DEFAULT
DECL|ACMP_HYSTERESIS1_HYST_DEFAULT|macro|ACMP_HYSTERESIS1_HYST_DEFAULT
DECL|ACMP_HYSTERESIS1_HYST_HYST0|macro|ACMP_HYSTERESIS1_HYST_HYST0
DECL|ACMP_HYSTERESIS1_HYST_HYST10|macro|ACMP_HYSTERESIS1_HYST_HYST10
DECL|ACMP_HYSTERESIS1_HYST_HYST11|macro|ACMP_HYSTERESIS1_HYST_HYST11
DECL|ACMP_HYSTERESIS1_HYST_HYST12|macro|ACMP_HYSTERESIS1_HYST_HYST12
DECL|ACMP_HYSTERESIS1_HYST_HYST13|macro|ACMP_HYSTERESIS1_HYST_HYST13
DECL|ACMP_HYSTERESIS1_HYST_HYST14|macro|ACMP_HYSTERESIS1_HYST_HYST14
DECL|ACMP_HYSTERESIS1_HYST_HYST15|macro|ACMP_HYSTERESIS1_HYST_HYST15
DECL|ACMP_HYSTERESIS1_HYST_HYST1|macro|ACMP_HYSTERESIS1_HYST_HYST1
DECL|ACMP_HYSTERESIS1_HYST_HYST2|macro|ACMP_HYSTERESIS1_HYST_HYST2
DECL|ACMP_HYSTERESIS1_HYST_HYST3|macro|ACMP_HYSTERESIS1_HYST_HYST3
DECL|ACMP_HYSTERESIS1_HYST_HYST4|macro|ACMP_HYSTERESIS1_HYST_HYST4
DECL|ACMP_HYSTERESIS1_HYST_HYST5|macro|ACMP_HYSTERESIS1_HYST_HYST5
DECL|ACMP_HYSTERESIS1_HYST_HYST6|macro|ACMP_HYSTERESIS1_HYST_HYST6
DECL|ACMP_HYSTERESIS1_HYST_HYST7|macro|ACMP_HYSTERESIS1_HYST_HYST7
DECL|ACMP_HYSTERESIS1_HYST_HYST8|macro|ACMP_HYSTERESIS1_HYST_HYST8
DECL|ACMP_HYSTERESIS1_HYST_HYST9|macro|ACMP_HYSTERESIS1_HYST_HYST9
DECL|ACMP_IEN_APORTCONFLICT_DEFAULT|macro|ACMP_IEN_APORTCONFLICT_DEFAULT
DECL|ACMP_IEN_APORTCONFLICT|macro|ACMP_IEN_APORTCONFLICT
DECL|ACMP_IEN_EDGE_DEFAULT|macro|ACMP_IEN_EDGE_DEFAULT
DECL|ACMP_IEN_EDGE|macro|ACMP_IEN_EDGE
DECL|ACMP_IEN_WARMUP_DEFAULT|macro|ACMP_IEN_WARMUP_DEFAULT
DECL|ACMP_IEN_WARMUP|macro|ACMP_IEN_WARMUP
DECL|ACMP_IFC_APORTCONFLICT_DEFAULT|macro|ACMP_IFC_APORTCONFLICT_DEFAULT
DECL|ACMP_IFC_APORTCONFLICT|macro|ACMP_IFC_APORTCONFLICT
DECL|ACMP_IFC_EDGE_DEFAULT|macro|ACMP_IFC_EDGE_DEFAULT
DECL|ACMP_IFC_EDGE|macro|ACMP_IFC_EDGE
DECL|ACMP_IFC_WARMUP_DEFAULT|macro|ACMP_IFC_WARMUP_DEFAULT
DECL|ACMP_IFC_WARMUP|macro|ACMP_IFC_WARMUP
DECL|ACMP_IFS_APORTCONFLICT_DEFAULT|macro|ACMP_IFS_APORTCONFLICT_DEFAULT
DECL|ACMP_IFS_APORTCONFLICT|macro|ACMP_IFS_APORTCONFLICT
DECL|ACMP_IFS_EDGE_DEFAULT|macro|ACMP_IFS_EDGE_DEFAULT
DECL|ACMP_IFS_EDGE|macro|ACMP_IFS_EDGE
DECL|ACMP_IFS_WARMUP_DEFAULT|macro|ACMP_IFS_WARMUP_DEFAULT
DECL|ACMP_IFS_WARMUP|macro|ACMP_IFS_WARMUP
DECL|ACMP_IF_APORTCONFLICT_DEFAULT|macro|ACMP_IF_APORTCONFLICT_DEFAULT
DECL|ACMP_IF_APORTCONFLICT|macro|ACMP_IF_APORTCONFLICT
DECL|ACMP_IF_EDGE_DEFAULT|macro|ACMP_IF_EDGE_DEFAULT
DECL|ACMP_IF_EDGE|macro|ACMP_IF_EDGE
DECL|ACMP_IF_WARMUP_DEFAULT|macro|ACMP_IF_WARMUP_DEFAULT
DECL|ACMP_IF_WARMUP|macro|ACMP_IF_WARMUP
DECL|ACMP_INPUTSEL_CSRESEN_DEFAULT|macro|ACMP_INPUTSEL_CSRESEN_DEFAULT
DECL|ACMP_INPUTSEL_CSRESEN|macro|ACMP_INPUTSEL_CSRESEN
DECL|ACMP_INPUTSEL_CSRESSEL_DEFAULT|macro|ACMP_INPUTSEL_CSRESSEL_DEFAULT
DECL|ACMP_INPUTSEL_CSRESSEL_RES0|macro|ACMP_INPUTSEL_CSRESSEL_RES0
DECL|ACMP_INPUTSEL_CSRESSEL_RES1|macro|ACMP_INPUTSEL_CSRESSEL_RES1
DECL|ACMP_INPUTSEL_CSRESSEL_RES2|macro|ACMP_INPUTSEL_CSRESSEL_RES2
DECL|ACMP_INPUTSEL_CSRESSEL_RES3|macro|ACMP_INPUTSEL_CSRESSEL_RES3
DECL|ACMP_INPUTSEL_CSRESSEL_RES4|macro|ACMP_INPUTSEL_CSRESSEL_RES4
DECL|ACMP_INPUTSEL_CSRESSEL_RES5|macro|ACMP_INPUTSEL_CSRESSEL_RES5
DECL|ACMP_INPUTSEL_CSRESSEL_RES6|macro|ACMP_INPUTSEL_CSRESSEL_RES6
DECL|ACMP_INPUTSEL_CSRESSEL_RES7|macro|ACMP_INPUTSEL_CSRESSEL_RES7
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH0|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH0
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH10|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH10
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH11|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH11
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH12|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH12
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH13|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH13
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH14|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH14
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH15|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH15
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH1|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH1
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH2|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH2
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH3|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH3
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH4|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH4
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH5|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH5
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH6|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH6
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH7|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH7
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH8|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH8
DECL|ACMP_INPUTSEL_NEGSEL_APORT0XCH9|macro|ACMP_INPUTSEL_NEGSEL_APORT0XCH9
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH0|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH0
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH10|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH10
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH11|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH11
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH12|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH12
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH13|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH13
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH14|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH14
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH15|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH15
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH1|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH1
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH2|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH2
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH3|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH3
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH4|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH4
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH5|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH5
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH6|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH6
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH7|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH7
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH8|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH8
DECL|ACMP_INPUTSEL_NEGSEL_APORT0YCH9|macro|ACMP_INPUTSEL_NEGSEL_APORT0YCH9
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH0|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH0
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH10|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH10
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH12|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH12
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH14|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH14
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH16|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH16
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH18|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH18
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH20|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH20
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH22|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH22
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH24|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH24
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH26|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH26
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH28|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH28
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH2|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH2
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH30|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH30
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH4|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH4
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH6|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH6
DECL|ACMP_INPUTSEL_NEGSEL_APORT1XCH8|macro|ACMP_INPUTSEL_NEGSEL_APORT1XCH8
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH11|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH11
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH13|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH13
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH15|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH15
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH17|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH17
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH19|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH19
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH1|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH1
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH21|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH21
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH23|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH23
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH25|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH25
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH27|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH27
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH29|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH29
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH31|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH31
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH3|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH3
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH5|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH5
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH7|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH7
DECL|ACMP_INPUTSEL_NEGSEL_APORT1YCH9|macro|ACMP_INPUTSEL_NEGSEL_APORT1YCH9
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH11|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH11
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH13|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH13
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH15|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH15
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH17|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH17
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH19|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH19
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH1|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH1
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH21|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH21
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH23|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH23
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH25|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH25
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH27|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH27
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH29|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH29
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH31|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH31
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH3|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH3
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH5|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH5
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH7|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH7
DECL|ACMP_INPUTSEL_NEGSEL_APORT2XCH9|macro|ACMP_INPUTSEL_NEGSEL_APORT2XCH9
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH0|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH0
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH10|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH10
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH12|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH12
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH14|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH14
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH16|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH16
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH18|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH18
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH20|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH20
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH22|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH22
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH24|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH24
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH26|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH26
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH28|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH28
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH2|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH2
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH30|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH30
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH4|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH4
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH6|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH6
DECL|ACMP_INPUTSEL_NEGSEL_APORT2YCH8|macro|ACMP_INPUTSEL_NEGSEL_APORT2YCH8
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH0|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH0
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH10|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH10
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH12|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH12
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH14|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH14
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH16|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH16
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH18|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH18
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH20|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH20
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH22|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH22
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH24|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH24
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH26|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH26
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH28|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH28
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH2|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH2
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH30|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH30
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH4|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH4
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH6|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH6
DECL|ACMP_INPUTSEL_NEGSEL_APORT3XCH8|macro|ACMP_INPUTSEL_NEGSEL_APORT3XCH8
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH11|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH11
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH13|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH13
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH15|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH15
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH17|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH17
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH19|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH19
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH1|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH1
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH21|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH21
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH23|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH23
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH25|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH25
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH27|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH27
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH29|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH29
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH31|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH31
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH3|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH3
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH5|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH5
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH7|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH7
DECL|ACMP_INPUTSEL_NEGSEL_APORT3YCH9|macro|ACMP_INPUTSEL_NEGSEL_APORT3YCH9
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH11|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH11
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH13|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH13
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH15|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH15
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH17|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH17
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH19|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH19
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH1|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH1
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH21|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH21
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH23|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH23
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH25|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH25
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH27|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH27
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH29|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH29
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH31|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH31
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH3|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH3
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH5|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH5
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH7|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH7
DECL|ACMP_INPUTSEL_NEGSEL_APORT4XCH9|macro|ACMP_INPUTSEL_NEGSEL_APORT4XCH9
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH0|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH0
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH10|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH10
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH12|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH12
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH14|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH14
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH16|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH16
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH18|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH18
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH20|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH20
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH22|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH22
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH24|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH24
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH26|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH26
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH28|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH28
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH2|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH2
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH30|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH30
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH4|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH4
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH6|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH6
DECL|ACMP_INPUTSEL_NEGSEL_APORT4YCH8|macro|ACMP_INPUTSEL_NEGSEL_APORT4YCH8
DECL|ACMP_INPUTSEL_NEGSEL_DEFAULT|macro|ACMP_INPUTSEL_NEGSEL_DEFAULT
DECL|ACMP_INPUTSEL_NEGSEL_VADIV|macro|ACMP_INPUTSEL_NEGSEL_VADIV
DECL|ACMP_INPUTSEL_NEGSEL_VBDIV|macro|ACMP_INPUTSEL_NEGSEL_VBDIV
DECL|ACMP_INPUTSEL_NEGSEL_VDD|macro|ACMP_INPUTSEL_NEGSEL_VDD
DECL|ACMP_INPUTSEL_NEGSEL_VLP|macro|ACMP_INPUTSEL_NEGSEL_VLP
DECL|ACMP_INPUTSEL_NEGSEL_VSS|macro|ACMP_INPUTSEL_NEGSEL_VSS
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH0|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH0
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH10|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH10
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH11|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH11
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH12|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH12
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH13|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH13
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH14|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH14
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH15|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH15
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH1|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH1
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH2|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH2
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH3|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH3
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH4|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH4
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH5|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH5
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH6|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH6
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH7|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH7
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH8|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH8
DECL|ACMP_INPUTSEL_POSSEL_APORT0XCH9|macro|ACMP_INPUTSEL_POSSEL_APORT0XCH9
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH0|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH0
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH10|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH10
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH11|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH11
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH12|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH12
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH13|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH13
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH14|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH14
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH15|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH15
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH1|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH1
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH2|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH2
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH3|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH3
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH4|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH4
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH5|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH5
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH6|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH6
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH7|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH7
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH8|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH8
DECL|ACMP_INPUTSEL_POSSEL_APORT0YCH9|macro|ACMP_INPUTSEL_POSSEL_APORT0YCH9
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH0|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH0
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH10|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH10
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH12|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH12
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH14|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH14
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH16|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH16
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH18|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH18
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH20|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH20
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH22|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH22
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH24|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH24
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH26|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH26
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH28|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH28
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH2|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH2
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH30|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH30
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH4|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH4
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH6|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH6
DECL|ACMP_INPUTSEL_POSSEL_APORT1XCH8|macro|ACMP_INPUTSEL_POSSEL_APORT1XCH8
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH11|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH11
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH13|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH13
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH15|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH15
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH17|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH17
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH19|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH19
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH1|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH1
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH21|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH21
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH23|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH23
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH25|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH25
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH27|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH27
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH29|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH29
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH31|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH31
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH3|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH3
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH5|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH5
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH7|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH7
DECL|ACMP_INPUTSEL_POSSEL_APORT1YCH9|macro|ACMP_INPUTSEL_POSSEL_APORT1YCH9
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH11|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH11
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH13|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH13
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH15|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH15
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH17|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH17
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH19|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH19
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH1|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH1
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH21|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH21
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH23|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH23
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH25|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH25
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH27|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH27
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH29|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH29
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH31|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH31
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH3|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH3
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH5|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH5
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH7|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH7
DECL|ACMP_INPUTSEL_POSSEL_APORT2XCH9|macro|ACMP_INPUTSEL_POSSEL_APORT2XCH9
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH0|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH0
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH10|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH10
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH12|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH12
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH14|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH14
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH16|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH16
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH18|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH18
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH20|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH20
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH22|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH22
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH24|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH24
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH26|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH26
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH28|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH28
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH2|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH2
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH30|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH30
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH4|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH4
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH6|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH6
DECL|ACMP_INPUTSEL_POSSEL_APORT2YCH8|macro|ACMP_INPUTSEL_POSSEL_APORT2YCH8
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH0|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH0
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH10|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH10
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH12|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH12
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH14|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH14
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH16|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH16
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH18|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH18
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH20|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH20
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH22|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH22
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH24|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH24
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH26|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH26
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH28|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH28
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH2|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH2
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH30|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH30
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH4|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH4
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH6|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH6
DECL|ACMP_INPUTSEL_POSSEL_APORT3XCH8|macro|ACMP_INPUTSEL_POSSEL_APORT3XCH8
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH11|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH11
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH13|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH13
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH15|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH15
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH17|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH17
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH19|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH19
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH1|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH1
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH21|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH21
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH23|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH23
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH25|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH25
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH27|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH27
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH29|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH29
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH31|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH31
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH3|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH3
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH5|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH5
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH7|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH7
DECL|ACMP_INPUTSEL_POSSEL_APORT3YCH9|macro|ACMP_INPUTSEL_POSSEL_APORT3YCH9
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH11|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH11
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH13|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH13
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH15|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH15
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH17|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH17
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH19|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH19
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH1|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH1
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH21|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH21
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH23|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH23
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH25|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH25
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH27|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH27
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH29|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH29
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH31|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH31
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH3|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH3
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH5|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH5
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH7|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH7
DECL|ACMP_INPUTSEL_POSSEL_APORT4XCH9|macro|ACMP_INPUTSEL_POSSEL_APORT4XCH9
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH0|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH0
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH10|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH10
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH12|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH12
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH14|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH14
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH16|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH16
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH18|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH18
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH20|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH20
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH22|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH22
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH24|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH24
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH26|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH26
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH28|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH28
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH2|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH2
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH30|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH30
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH4|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH4
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH6|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH6
DECL|ACMP_INPUTSEL_POSSEL_APORT4YCH8|macro|ACMP_INPUTSEL_POSSEL_APORT4YCH8
DECL|ACMP_INPUTSEL_POSSEL_DEFAULT|macro|ACMP_INPUTSEL_POSSEL_DEFAULT
DECL|ACMP_INPUTSEL_POSSEL_VADIV|macro|ACMP_INPUTSEL_POSSEL_VADIV
DECL|ACMP_INPUTSEL_POSSEL_VBDIV|macro|ACMP_INPUTSEL_POSSEL_VBDIV
DECL|ACMP_INPUTSEL_POSSEL_VDD|macro|ACMP_INPUTSEL_POSSEL_VDD
DECL|ACMP_INPUTSEL_POSSEL_VLP|macro|ACMP_INPUTSEL_POSSEL_VLP
DECL|ACMP_INPUTSEL_POSSEL_VSS|macro|ACMP_INPUTSEL_POSSEL_VSS
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH0|macro|ACMP_INPUTSEL_VASEL_APORT1XCH0
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH10|macro|ACMP_INPUTSEL_VASEL_APORT1XCH10
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH12|macro|ACMP_INPUTSEL_VASEL_APORT1XCH12
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH14|macro|ACMP_INPUTSEL_VASEL_APORT1XCH14
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH16|macro|ACMP_INPUTSEL_VASEL_APORT1XCH16
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH18|macro|ACMP_INPUTSEL_VASEL_APORT1XCH18
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH20|macro|ACMP_INPUTSEL_VASEL_APORT1XCH20
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH22|macro|ACMP_INPUTSEL_VASEL_APORT1XCH22
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH24|macro|ACMP_INPUTSEL_VASEL_APORT1XCH24
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH26|macro|ACMP_INPUTSEL_VASEL_APORT1XCH26
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH28|macro|ACMP_INPUTSEL_VASEL_APORT1XCH28
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH2|macro|ACMP_INPUTSEL_VASEL_APORT1XCH2
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH30|macro|ACMP_INPUTSEL_VASEL_APORT1XCH30
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH4|macro|ACMP_INPUTSEL_VASEL_APORT1XCH4
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH6|macro|ACMP_INPUTSEL_VASEL_APORT1XCH6
DECL|ACMP_INPUTSEL_VASEL_APORT1XCH8|macro|ACMP_INPUTSEL_VASEL_APORT1XCH8
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH11|macro|ACMP_INPUTSEL_VASEL_APORT1YCH11
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH13|macro|ACMP_INPUTSEL_VASEL_APORT1YCH13
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH15|macro|ACMP_INPUTSEL_VASEL_APORT1YCH15
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH17|macro|ACMP_INPUTSEL_VASEL_APORT1YCH17
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH19|macro|ACMP_INPUTSEL_VASEL_APORT1YCH19
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH1|macro|ACMP_INPUTSEL_VASEL_APORT1YCH1
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH21|macro|ACMP_INPUTSEL_VASEL_APORT1YCH21
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH23|macro|ACMP_INPUTSEL_VASEL_APORT1YCH23
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH25|macro|ACMP_INPUTSEL_VASEL_APORT1YCH25
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH27|macro|ACMP_INPUTSEL_VASEL_APORT1YCH27
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH29|macro|ACMP_INPUTSEL_VASEL_APORT1YCH29
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH31|macro|ACMP_INPUTSEL_VASEL_APORT1YCH31
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH3|macro|ACMP_INPUTSEL_VASEL_APORT1YCH3
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH5|macro|ACMP_INPUTSEL_VASEL_APORT1YCH5
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH7|macro|ACMP_INPUTSEL_VASEL_APORT1YCH7
DECL|ACMP_INPUTSEL_VASEL_APORT1YCH9|macro|ACMP_INPUTSEL_VASEL_APORT1YCH9
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH0|macro|ACMP_INPUTSEL_VASEL_APORT2YCH0
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH10|macro|ACMP_INPUTSEL_VASEL_APORT2YCH10
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH12|macro|ACMP_INPUTSEL_VASEL_APORT2YCH12
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH14|macro|ACMP_INPUTSEL_VASEL_APORT2YCH14
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH16|macro|ACMP_INPUTSEL_VASEL_APORT2YCH16
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH18|macro|ACMP_INPUTSEL_VASEL_APORT2YCH18
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH20|macro|ACMP_INPUTSEL_VASEL_APORT2YCH20
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH22|macro|ACMP_INPUTSEL_VASEL_APORT2YCH22
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH24|macro|ACMP_INPUTSEL_VASEL_APORT2YCH24
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH26|macro|ACMP_INPUTSEL_VASEL_APORT2YCH26
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH28|macro|ACMP_INPUTSEL_VASEL_APORT2YCH28
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH2|macro|ACMP_INPUTSEL_VASEL_APORT2YCH2
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH30|macro|ACMP_INPUTSEL_VASEL_APORT2YCH30
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH4|macro|ACMP_INPUTSEL_VASEL_APORT2YCH4
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH6|macro|ACMP_INPUTSEL_VASEL_APORT2YCH6
DECL|ACMP_INPUTSEL_VASEL_APORT2YCH8|macro|ACMP_INPUTSEL_VASEL_APORT2YCH8
DECL|ACMP_INPUTSEL_VASEL_DEFAULT|macro|ACMP_INPUTSEL_VASEL_DEFAULT
DECL|ACMP_INPUTSEL_VASEL_VDD|macro|ACMP_INPUTSEL_VASEL_VDD
DECL|ACMP_INPUTSEL_VBSEL_1V25|macro|ACMP_INPUTSEL_VBSEL_1V25
DECL|ACMP_INPUTSEL_VBSEL_2V5|macro|ACMP_INPUTSEL_VBSEL_2V5
DECL|ACMP_INPUTSEL_VBSEL_DEFAULT|macro|ACMP_INPUTSEL_VBSEL_DEFAULT
DECL|ACMP_INPUTSEL_VBSEL|macro|ACMP_INPUTSEL_VBSEL
DECL|ACMP_INPUTSEL_VLPSEL_DEFAULT|macro|ACMP_INPUTSEL_VLPSEL_DEFAULT
DECL|ACMP_INPUTSEL_VLPSEL_VADIV|macro|ACMP_INPUTSEL_VLPSEL_VADIV
DECL|ACMP_INPUTSEL_VLPSEL_VBDIV|macro|ACMP_INPUTSEL_VLPSEL_VBDIV
DECL|ACMP_INPUTSEL_VLPSEL|macro|ACMP_INPUTSEL_VLPSEL
DECL|ACMP_ROUTELOC0_OUTLOC_DEFAULT|macro|ACMP_ROUTELOC0_OUTLOC_DEFAULT
DECL|ACMP_ROUTELOC0_OUTLOC_LOC0|macro|ACMP_ROUTELOC0_OUTLOC_LOC0
DECL|ACMP_ROUTELOC0_OUTLOC_LOC10|macro|ACMP_ROUTELOC0_OUTLOC_LOC10
DECL|ACMP_ROUTELOC0_OUTLOC_LOC11|macro|ACMP_ROUTELOC0_OUTLOC_LOC11
DECL|ACMP_ROUTELOC0_OUTLOC_LOC12|macro|ACMP_ROUTELOC0_OUTLOC_LOC12
DECL|ACMP_ROUTELOC0_OUTLOC_LOC13|macro|ACMP_ROUTELOC0_OUTLOC_LOC13
DECL|ACMP_ROUTELOC0_OUTLOC_LOC14|macro|ACMP_ROUTELOC0_OUTLOC_LOC14
DECL|ACMP_ROUTELOC0_OUTLOC_LOC15|macro|ACMP_ROUTELOC0_OUTLOC_LOC15
DECL|ACMP_ROUTELOC0_OUTLOC_LOC16|macro|ACMP_ROUTELOC0_OUTLOC_LOC16
DECL|ACMP_ROUTELOC0_OUTLOC_LOC17|macro|ACMP_ROUTELOC0_OUTLOC_LOC17
DECL|ACMP_ROUTELOC0_OUTLOC_LOC18|macro|ACMP_ROUTELOC0_OUTLOC_LOC18
DECL|ACMP_ROUTELOC0_OUTLOC_LOC19|macro|ACMP_ROUTELOC0_OUTLOC_LOC19
DECL|ACMP_ROUTELOC0_OUTLOC_LOC1|macro|ACMP_ROUTELOC0_OUTLOC_LOC1
DECL|ACMP_ROUTELOC0_OUTLOC_LOC20|macro|ACMP_ROUTELOC0_OUTLOC_LOC20
DECL|ACMP_ROUTELOC0_OUTLOC_LOC21|macro|ACMP_ROUTELOC0_OUTLOC_LOC21
DECL|ACMP_ROUTELOC0_OUTLOC_LOC22|macro|ACMP_ROUTELOC0_OUTLOC_LOC22
DECL|ACMP_ROUTELOC0_OUTLOC_LOC23|macro|ACMP_ROUTELOC0_OUTLOC_LOC23
DECL|ACMP_ROUTELOC0_OUTLOC_LOC24|macro|ACMP_ROUTELOC0_OUTLOC_LOC24
DECL|ACMP_ROUTELOC0_OUTLOC_LOC25|macro|ACMP_ROUTELOC0_OUTLOC_LOC25
DECL|ACMP_ROUTELOC0_OUTLOC_LOC26|macro|ACMP_ROUTELOC0_OUTLOC_LOC26
DECL|ACMP_ROUTELOC0_OUTLOC_LOC27|macro|ACMP_ROUTELOC0_OUTLOC_LOC27
DECL|ACMP_ROUTELOC0_OUTLOC_LOC28|macro|ACMP_ROUTELOC0_OUTLOC_LOC28
DECL|ACMP_ROUTELOC0_OUTLOC_LOC29|macro|ACMP_ROUTELOC0_OUTLOC_LOC29
DECL|ACMP_ROUTELOC0_OUTLOC_LOC2|macro|ACMP_ROUTELOC0_OUTLOC_LOC2
DECL|ACMP_ROUTELOC0_OUTLOC_LOC30|macro|ACMP_ROUTELOC0_OUTLOC_LOC30
DECL|ACMP_ROUTELOC0_OUTLOC_LOC31|macro|ACMP_ROUTELOC0_OUTLOC_LOC31
DECL|ACMP_ROUTELOC0_OUTLOC_LOC3|macro|ACMP_ROUTELOC0_OUTLOC_LOC3
DECL|ACMP_ROUTELOC0_OUTLOC_LOC4|macro|ACMP_ROUTELOC0_OUTLOC_LOC4
DECL|ACMP_ROUTELOC0_OUTLOC_LOC5|macro|ACMP_ROUTELOC0_OUTLOC_LOC5
DECL|ACMP_ROUTELOC0_OUTLOC_LOC6|macro|ACMP_ROUTELOC0_OUTLOC_LOC6
DECL|ACMP_ROUTELOC0_OUTLOC_LOC7|macro|ACMP_ROUTELOC0_OUTLOC_LOC7
DECL|ACMP_ROUTELOC0_OUTLOC_LOC8|macro|ACMP_ROUTELOC0_OUTLOC_LOC8
DECL|ACMP_ROUTELOC0_OUTLOC_LOC9|macro|ACMP_ROUTELOC0_OUTLOC_LOC9
DECL|ACMP_ROUTEPEN_OUTPEN_DEFAULT|macro|ACMP_ROUTEPEN_OUTPEN_DEFAULT
DECL|ACMP_ROUTEPEN_OUTPEN|macro|ACMP_ROUTEPEN_OUTPEN
DECL|ACMP_STATUS_ACMPACT_DEFAULT|macro|ACMP_STATUS_ACMPACT_DEFAULT
DECL|ACMP_STATUS_ACMPACT|macro|ACMP_STATUS_ACMPACT
DECL|ACMP_STATUS_ACMPOUT_DEFAULT|macro|ACMP_STATUS_ACMPOUT_DEFAULT
DECL|ACMP_STATUS_ACMPOUT|macro|ACMP_STATUS_ACMPOUT
DECL|ACMP_STATUS_APORTCONFLICT_DEFAULT|macro|ACMP_STATUS_APORTCONFLICT_DEFAULT
DECL|ACMP_STATUS_APORTCONFLICT|macro|ACMP_STATUS_APORTCONFLICT
DECL|ACMP_TypeDef|typedef|} ACMP_TypeDef; /** @} */
DECL|APORTCONFLICT|member|__IM uint32_t APORTCONFLICT; /**< APORT Conflict Status Register */
DECL|APORTREQ|member|__IM uint32_t APORTREQ; /**< APORT Request Status Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< Control Register */
DECL|HYSTERESIS0|member|__IOM uint32_t HYSTERESIS0; /**< Hysteresis 0 Register */
DECL|HYSTERESIS1|member|__IOM uint32_t HYSTERESIS1; /**< Hysteresis 1 Register */
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|INPUTSEL|member|__IOM uint32_t INPUTSEL; /**< Input Selection Register */
DECL|RESERVED0|member|uint32_t RESERVED0[1]; /**< Reserved for future use **/
DECL|RESERVED1|member|uint32_t RESERVED1[4]; /**< Reserved for future use **/
DECL|ROUTELOC0|member|__IOM uint32_t ROUTELOC0; /**< I/O Routing Location Register */
DECL|ROUTEPEN|member|__IOM uint32_t ROUTEPEN; /**< I/O Routing Pine Enable Register */
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|_ACMP_APORTCONFLICT_APORT0XCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT0XCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT0XCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT0XCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT0XCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT0XCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT0YCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT0YCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT0YCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT0YCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT0YCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT0YCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT1XCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT1XCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT1XCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT1XCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT1XCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT1XCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT1YCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT1YCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT1YCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT1YCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT1YCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT1YCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT2XCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT2XCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT2XCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT2XCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT2XCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT2XCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT2YCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT2YCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT2YCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT2YCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT2YCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT2YCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT3XCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT3XCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT3XCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT3XCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT3XCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT3XCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT3YCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT3YCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT3YCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT3YCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT3YCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT3YCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT4XCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT4XCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT4XCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT4XCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT4XCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT4XCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_APORT4YCONFLICT_DEFAULT|macro|_ACMP_APORTCONFLICT_APORT4YCONFLICT_DEFAULT
DECL|_ACMP_APORTCONFLICT_APORT4YCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_APORT4YCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_APORT4YCONFLICT_SHIFT|macro|_ACMP_APORTCONFLICT_APORT4YCONFLICT_SHIFT
DECL|_ACMP_APORTCONFLICT_MASK|macro|_ACMP_APORTCONFLICT_MASK
DECL|_ACMP_APORTCONFLICT_RESETVALUE|macro|_ACMP_APORTCONFLICT_RESETVALUE
DECL|_ACMP_APORTREQ_APORT0XREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT0XREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT0XREQ_MASK|macro|_ACMP_APORTREQ_APORT0XREQ_MASK
DECL|_ACMP_APORTREQ_APORT0XREQ_SHIFT|macro|_ACMP_APORTREQ_APORT0XREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT0YREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT0YREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT0YREQ_MASK|macro|_ACMP_APORTREQ_APORT0YREQ_MASK
DECL|_ACMP_APORTREQ_APORT0YREQ_SHIFT|macro|_ACMP_APORTREQ_APORT0YREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT1XREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT1XREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT1XREQ_MASK|macro|_ACMP_APORTREQ_APORT1XREQ_MASK
DECL|_ACMP_APORTREQ_APORT1XREQ_SHIFT|macro|_ACMP_APORTREQ_APORT1XREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT1YREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT1YREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT1YREQ_MASK|macro|_ACMP_APORTREQ_APORT1YREQ_MASK
DECL|_ACMP_APORTREQ_APORT1YREQ_SHIFT|macro|_ACMP_APORTREQ_APORT1YREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT2XREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT2XREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT2XREQ_MASK|macro|_ACMP_APORTREQ_APORT2XREQ_MASK
DECL|_ACMP_APORTREQ_APORT2XREQ_SHIFT|macro|_ACMP_APORTREQ_APORT2XREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT2YREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT2YREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT2YREQ_MASK|macro|_ACMP_APORTREQ_APORT2YREQ_MASK
DECL|_ACMP_APORTREQ_APORT2YREQ_SHIFT|macro|_ACMP_APORTREQ_APORT2YREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT3XREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT3XREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT3XREQ_MASK|macro|_ACMP_APORTREQ_APORT3XREQ_MASK
DECL|_ACMP_APORTREQ_APORT3XREQ_SHIFT|macro|_ACMP_APORTREQ_APORT3XREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT3YREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT3YREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT3YREQ_MASK|macro|_ACMP_APORTREQ_APORT3YREQ_MASK
DECL|_ACMP_APORTREQ_APORT3YREQ_SHIFT|macro|_ACMP_APORTREQ_APORT3YREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT4XREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT4XREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT4XREQ_MASK|macro|_ACMP_APORTREQ_APORT4XREQ_MASK
DECL|_ACMP_APORTREQ_APORT4XREQ_SHIFT|macro|_ACMP_APORTREQ_APORT4XREQ_SHIFT
DECL|_ACMP_APORTREQ_APORT4YREQ_DEFAULT|macro|_ACMP_APORTREQ_APORT4YREQ_DEFAULT
DECL|_ACMP_APORTREQ_APORT4YREQ_MASK|macro|_ACMP_APORTREQ_APORT4YREQ_MASK
DECL|_ACMP_APORTREQ_APORT4YREQ_SHIFT|macro|_ACMP_APORTREQ_APORT4YREQ_SHIFT
DECL|_ACMP_APORTREQ_MASK|macro|_ACMP_APORTREQ_MASK
DECL|_ACMP_APORTREQ_RESETVALUE|macro|_ACMP_APORTREQ_RESETVALUE
DECL|_ACMP_CTRL_ACCURACY_DEFAULT|macro|_ACMP_CTRL_ACCURACY_DEFAULT
DECL|_ACMP_CTRL_ACCURACY_HIGH|macro|_ACMP_CTRL_ACCURACY_HIGH
DECL|_ACMP_CTRL_ACCURACY_LOW|macro|_ACMP_CTRL_ACCURACY_LOW
DECL|_ACMP_CTRL_ACCURACY_MASK|macro|_ACMP_CTRL_ACCURACY_MASK
DECL|_ACMP_CTRL_ACCURACY_SHIFT|macro|_ACMP_CTRL_ACCURACY_SHIFT
DECL|_ACMP_CTRL_APORTVMASTERDIS_DEFAULT|macro|_ACMP_CTRL_APORTVMASTERDIS_DEFAULT
DECL|_ACMP_CTRL_APORTVMASTERDIS_MASK|macro|_ACMP_CTRL_APORTVMASTERDIS_MASK
DECL|_ACMP_CTRL_APORTVMASTERDIS_SHIFT|macro|_ACMP_CTRL_APORTVMASTERDIS_SHIFT
DECL|_ACMP_CTRL_APORTXMASTERDIS_DEFAULT|macro|_ACMP_CTRL_APORTXMASTERDIS_DEFAULT
DECL|_ACMP_CTRL_APORTXMASTERDIS_MASK|macro|_ACMP_CTRL_APORTXMASTERDIS_MASK
DECL|_ACMP_CTRL_APORTXMASTERDIS_SHIFT|macro|_ACMP_CTRL_APORTXMASTERDIS_SHIFT
DECL|_ACMP_CTRL_APORTYMASTERDIS_DEFAULT|macro|_ACMP_CTRL_APORTYMASTERDIS_DEFAULT
DECL|_ACMP_CTRL_APORTYMASTERDIS_MASK|macro|_ACMP_CTRL_APORTYMASTERDIS_MASK
DECL|_ACMP_CTRL_APORTYMASTERDIS_SHIFT|macro|_ACMP_CTRL_APORTYMASTERDIS_SHIFT
DECL|_ACMP_CTRL_BIASPROG_DEFAULT|macro|_ACMP_CTRL_BIASPROG_DEFAULT
DECL|_ACMP_CTRL_BIASPROG_MASK|macro|_ACMP_CTRL_BIASPROG_MASK
DECL|_ACMP_CTRL_BIASPROG_SHIFT|macro|_ACMP_CTRL_BIASPROG_SHIFT
DECL|_ACMP_CTRL_EN_DEFAULT|macro|_ACMP_CTRL_EN_DEFAULT
DECL|_ACMP_CTRL_EN_MASK|macro|_ACMP_CTRL_EN_MASK
DECL|_ACMP_CTRL_EN_SHIFT|macro|_ACMP_CTRL_EN_SHIFT
DECL|_ACMP_CTRL_FULLBIAS_DEFAULT|macro|_ACMP_CTRL_FULLBIAS_DEFAULT
DECL|_ACMP_CTRL_FULLBIAS_MASK|macro|_ACMP_CTRL_FULLBIAS_MASK
DECL|_ACMP_CTRL_FULLBIAS_SHIFT|macro|_ACMP_CTRL_FULLBIAS_SHIFT
DECL|_ACMP_CTRL_GPIOINV_DEFAULT|macro|_ACMP_CTRL_GPIOINV_DEFAULT
DECL|_ACMP_CTRL_GPIOINV_INV|macro|_ACMP_CTRL_GPIOINV_INV
DECL|_ACMP_CTRL_GPIOINV_MASK|macro|_ACMP_CTRL_GPIOINV_MASK
DECL|_ACMP_CTRL_GPIOINV_NOTINV|macro|_ACMP_CTRL_GPIOINV_NOTINV
DECL|_ACMP_CTRL_GPIOINV_SHIFT|macro|_ACMP_CTRL_GPIOINV_SHIFT
DECL|_ACMP_CTRL_IFALL_DEFAULT|macro|_ACMP_CTRL_IFALL_DEFAULT
DECL|_ACMP_CTRL_IFALL_DISABLED|macro|_ACMP_CTRL_IFALL_DISABLED
DECL|_ACMP_CTRL_IFALL_ENABLED|macro|_ACMP_CTRL_IFALL_ENABLED
DECL|_ACMP_CTRL_IFALL_MASK|macro|_ACMP_CTRL_IFALL_MASK
DECL|_ACMP_CTRL_IFALL_SHIFT|macro|_ACMP_CTRL_IFALL_SHIFT
DECL|_ACMP_CTRL_INACTVAL_DEFAULT|macro|_ACMP_CTRL_INACTVAL_DEFAULT
DECL|_ACMP_CTRL_INACTVAL_HIGH|macro|_ACMP_CTRL_INACTVAL_HIGH
DECL|_ACMP_CTRL_INACTVAL_LOW|macro|_ACMP_CTRL_INACTVAL_LOW
DECL|_ACMP_CTRL_INACTVAL_MASK|macro|_ACMP_CTRL_INACTVAL_MASK
DECL|_ACMP_CTRL_INACTVAL_SHIFT|macro|_ACMP_CTRL_INACTVAL_SHIFT
DECL|_ACMP_CTRL_INPUTRANGE_DEFAULT|macro|_ACMP_CTRL_INPUTRANGE_DEFAULT
DECL|_ACMP_CTRL_INPUTRANGE_FULL|macro|_ACMP_CTRL_INPUTRANGE_FULL
DECL|_ACMP_CTRL_INPUTRANGE_GTVDDDIV2|macro|_ACMP_CTRL_INPUTRANGE_GTVDDDIV2
DECL|_ACMP_CTRL_INPUTRANGE_LTVDDDIV2|macro|_ACMP_CTRL_INPUTRANGE_LTVDDDIV2
DECL|_ACMP_CTRL_INPUTRANGE_MASK|macro|_ACMP_CTRL_INPUTRANGE_MASK
DECL|_ACMP_CTRL_INPUTRANGE_SHIFT|macro|_ACMP_CTRL_INPUTRANGE_SHIFT
DECL|_ACMP_CTRL_IRISE_DEFAULT|macro|_ACMP_CTRL_IRISE_DEFAULT
DECL|_ACMP_CTRL_IRISE_DISABLED|macro|_ACMP_CTRL_IRISE_DISABLED
DECL|_ACMP_CTRL_IRISE_ENABLED|macro|_ACMP_CTRL_IRISE_ENABLED
DECL|_ACMP_CTRL_IRISE_MASK|macro|_ACMP_CTRL_IRISE_MASK
DECL|_ACMP_CTRL_IRISE_SHIFT|macro|_ACMP_CTRL_IRISE_SHIFT
DECL|_ACMP_CTRL_MASK|macro|_ACMP_CTRL_MASK
DECL|_ACMP_CTRL_PWRSEL_AVDD|macro|_ACMP_CTRL_PWRSEL_AVDD
DECL|_ACMP_CTRL_PWRSEL_DEFAULT|macro|_ACMP_CTRL_PWRSEL_DEFAULT
DECL|_ACMP_CTRL_PWRSEL_IOVDD0|macro|_ACMP_CTRL_PWRSEL_IOVDD0
DECL|_ACMP_CTRL_PWRSEL_IOVDD1|macro|_ACMP_CTRL_PWRSEL_IOVDD1
DECL|_ACMP_CTRL_PWRSEL_MASK|macro|_ACMP_CTRL_PWRSEL_MASK
DECL|_ACMP_CTRL_PWRSEL_SHIFT|macro|_ACMP_CTRL_PWRSEL_SHIFT
DECL|_ACMP_CTRL_PWRSEL_VREGVDD|macro|_ACMP_CTRL_PWRSEL_VREGVDD
DECL|_ACMP_CTRL_RESETVALUE|macro|_ACMP_CTRL_RESETVALUE
DECL|_ACMP_HYSTERESIS0_DIVVA_DEFAULT|macro|_ACMP_HYSTERESIS0_DIVVA_DEFAULT
DECL|_ACMP_HYSTERESIS0_DIVVA_MASK|macro|_ACMP_HYSTERESIS0_DIVVA_MASK
DECL|_ACMP_HYSTERESIS0_DIVVA_SHIFT|macro|_ACMP_HYSTERESIS0_DIVVA_SHIFT
DECL|_ACMP_HYSTERESIS0_DIVVB_DEFAULT|macro|_ACMP_HYSTERESIS0_DIVVB_DEFAULT
DECL|_ACMP_HYSTERESIS0_DIVVB_MASK|macro|_ACMP_HYSTERESIS0_DIVVB_MASK
DECL|_ACMP_HYSTERESIS0_DIVVB_SHIFT|macro|_ACMP_HYSTERESIS0_DIVVB_SHIFT
DECL|_ACMP_HYSTERESIS0_HYST_DEFAULT|macro|_ACMP_HYSTERESIS0_HYST_DEFAULT
DECL|_ACMP_HYSTERESIS0_HYST_HYST0|macro|_ACMP_HYSTERESIS0_HYST_HYST0
DECL|_ACMP_HYSTERESIS0_HYST_HYST10|macro|_ACMP_HYSTERESIS0_HYST_HYST10
DECL|_ACMP_HYSTERESIS0_HYST_HYST11|macro|_ACMP_HYSTERESIS0_HYST_HYST11
DECL|_ACMP_HYSTERESIS0_HYST_HYST12|macro|_ACMP_HYSTERESIS0_HYST_HYST12
DECL|_ACMP_HYSTERESIS0_HYST_HYST13|macro|_ACMP_HYSTERESIS0_HYST_HYST13
DECL|_ACMP_HYSTERESIS0_HYST_HYST14|macro|_ACMP_HYSTERESIS0_HYST_HYST14
DECL|_ACMP_HYSTERESIS0_HYST_HYST15|macro|_ACMP_HYSTERESIS0_HYST_HYST15
DECL|_ACMP_HYSTERESIS0_HYST_HYST1|macro|_ACMP_HYSTERESIS0_HYST_HYST1
DECL|_ACMP_HYSTERESIS0_HYST_HYST2|macro|_ACMP_HYSTERESIS0_HYST_HYST2
DECL|_ACMP_HYSTERESIS0_HYST_HYST3|macro|_ACMP_HYSTERESIS0_HYST_HYST3
DECL|_ACMP_HYSTERESIS0_HYST_HYST4|macro|_ACMP_HYSTERESIS0_HYST_HYST4
DECL|_ACMP_HYSTERESIS0_HYST_HYST5|macro|_ACMP_HYSTERESIS0_HYST_HYST5
DECL|_ACMP_HYSTERESIS0_HYST_HYST6|macro|_ACMP_HYSTERESIS0_HYST_HYST6
DECL|_ACMP_HYSTERESIS0_HYST_HYST7|macro|_ACMP_HYSTERESIS0_HYST_HYST7
DECL|_ACMP_HYSTERESIS0_HYST_HYST8|macro|_ACMP_HYSTERESIS0_HYST_HYST8
DECL|_ACMP_HYSTERESIS0_HYST_HYST9|macro|_ACMP_HYSTERESIS0_HYST_HYST9
DECL|_ACMP_HYSTERESIS0_HYST_MASK|macro|_ACMP_HYSTERESIS0_HYST_MASK
DECL|_ACMP_HYSTERESIS0_HYST_SHIFT|macro|_ACMP_HYSTERESIS0_HYST_SHIFT
DECL|_ACMP_HYSTERESIS0_MASK|macro|_ACMP_HYSTERESIS0_MASK
DECL|_ACMP_HYSTERESIS0_RESETVALUE|macro|_ACMP_HYSTERESIS0_RESETVALUE
DECL|_ACMP_HYSTERESIS1_DIVVA_DEFAULT|macro|_ACMP_HYSTERESIS1_DIVVA_DEFAULT
DECL|_ACMP_HYSTERESIS1_DIVVA_MASK|macro|_ACMP_HYSTERESIS1_DIVVA_MASK
DECL|_ACMP_HYSTERESIS1_DIVVA_SHIFT|macro|_ACMP_HYSTERESIS1_DIVVA_SHIFT
DECL|_ACMP_HYSTERESIS1_DIVVB_DEFAULT|macro|_ACMP_HYSTERESIS1_DIVVB_DEFAULT
DECL|_ACMP_HYSTERESIS1_DIVVB_MASK|macro|_ACMP_HYSTERESIS1_DIVVB_MASK
DECL|_ACMP_HYSTERESIS1_DIVVB_SHIFT|macro|_ACMP_HYSTERESIS1_DIVVB_SHIFT
DECL|_ACMP_HYSTERESIS1_HYST_DEFAULT|macro|_ACMP_HYSTERESIS1_HYST_DEFAULT
DECL|_ACMP_HYSTERESIS1_HYST_HYST0|macro|_ACMP_HYSTERESIS1_HYST_HYST0
DECL|_ACMP_HYSTERESIS1_HYST_HYST10|macro|_ACMP_HYSTERESIS1_HYST_HYST10
DECL|_ACMP_HYSTERESIS1_HYST_HYST11|macro|_ACMP_HYSTERESIS1_HYST_HYST11
DECL|_ACMP_HYSTERESIS1_HYST_HYST12|macro|_ACMP_HYSTERESIS1_HYST_HYST12
DECL|_ACMP_HYSTERESIS1_HYST_HYST13|macro|_ACMP_HYSTERESIS1_HYST_HYST13
DECL|_ACMP_HYSTERESIS1_HYST_HYST14|macro|_ACMP_HYSTERESIS1_HYST_HYST14
DECL|_ACMP_HYSTERESIS1_HYST_HYST15|macro|_ACMP_HYSTERESIS1_HYST_HYST15
DECL|_ACMP_HYSTERESIS1_HYST_HYST1|macro|_ACMP_HYSTERESIS1_HYST_HYST1
DECL|_ACMP_HYSTERESIS1_HYST_HYST2|macro|_ACMP_HYSTERESIS1_HYST_HYST2
DECL|_ACMP_HYSTERESIS1_HYST_HYST3|macro|_ACMP_HYSTERESIS1_HYST_HYST3
DECL|_ACMP_HYSTERESIS1_HYST_HYST4|macro|_ACMP_HYSTERESIS1_HYST_HYST4
DECL|_ACMP_HYSTERESIS1_HYST_HYST5|macro|_ACMP_HYSTERESIS1_HYST_HYST5
DECL|_ACMP_HYSTERESIS1_HYST_HYST6|macro|_ACMP_HYSTERESIS1_HYST_HYST6
DECL|_ACMP_HYSTERESIS1_HYST_HYST7|macro|_ACMP_HYSTERESIS1_HYST_HYST7
DECL|_ACMP_HYSTERESIS1_HYST_HYST8|macro|_ACMP_HYSTERESIS1_HYST_HYST8
DECL|_ACMP_HYSTERESIS1_HYST_HYST9|macro|_ACMP_HYSTERESIS1_HYST_HYST9
DECL|_ACMP_HYSTERESIS1_HYST_MASK|macro|_ACMP_HYSTERESIS1_HYST_MASK
DECL|_ACMP_HYSTERESIS1_HYST_SHIFT|macro|_ACMP_HYSTERESIS1_HYST_SHIFT
DECL|_ACMP_HYSTERESIS1_MASK|macro|_ACMP_HYSTERESIS1_MASK
DECL|_ACMP_HYSTERESIS1_RESETVALUE|macro|_ACMP_HYSTERESIS1_RESETVALUE
DECL|_ACMP_IEN_APORTCONFLICT_DEFAULT|macro|_ACMP_IEN_APORTCONFLICT_DEFAULT
DECL|_ACMP_IEN_APORTCONFLICT_MASK|macro|_ACMP_IEN_APORTCONFLICT_MASK
DECL|_ACMP_IEN_APORTCONFLICT_SHIFT|macro|_ACMP_IEN_APORTCONFLICT_SHIFT
DECL|_ACMP_IEN_EDGE_DEFAULT|macro|_ACMP_IEN_EDGE_DEFAULT
DECL|_ACMP_IEN_EDGE_MASK|macro|_ACMP_IEN_EDGE_MASK
DECL|_ACMP_IEN_EDGE_SHIFT|macro|_ACMP_IEN_EDGE_SHIFT
DECL|_ACMP_IEN_MASK|macro|_ACMP_IEN_MASK
DECL|_ACMP_IEN_RESETVALUE|macro|_ACMP_IEN_RESETVALUE
DECL|_ACMP_IEN_WARMUP_DEFAULT|macro|_ACMP_IEN_WARMUP_DEFAULT
DECL|_ACMP_IEN_WARMUP_MASK|macro|_ACMP_IEN_WARMUP_MASK
DECL|_ACMP_IEN_WARMUP_SHIFT|macro|_ACMP_IEN_WARMUP_SHIFT
DECL|_ACMP_IFC_APORTCONFLICT_DEFAULT|macro|_ACMP_IFC_APORTCONFLICT_DEFAULT
DECL|_ACMP_IFC_APORTCONFLICT_MASK|macro|_ACMP_IFC_APORTCONFLICT_MASK
DECL|_ACMP_IFC_APORTCONFLICT_SHIFT|macro|_ACMP_IFC_APORTCONFLICT_SHIFT
DECL|_ACMP_IFC_EDGE_DEFAULT|macro|_ACMP_IFC_EDGE_DEFAULT
DECL|_ACMP_IFC_EDGE_MASK|macro|_ACMP_IFC_EDGE_MASK
DECL|_ACMP_IFC_EDGE_SHIFT|macro|_ACMP_IFC_EDGE_SHIFT
DECL|_ACMP_IFC_MASK|macro|_ACMP_IFC_MASK
DECL|_ACMP_IFC_RESETVALUE|macro|_ACMP_IFC_RESETVALUE
DECL|_ACMP_IFC_WARMUP_DEFAULT|macro|_ACMP_IFC_WARMUP_DEFAULT
DECL|_ACMP_IFC_WARMUP_MASK|macro|_ACMP_IFC_WARMUP_MASK
DECL|_ACMP_IFC_WARMUP_SHIFT|macro|_ACMP_IFC_WARMUP_SHIFT
DECL|_ACMP_IFS_APORTCONFLICT_DEFAULT|macro|_ACMP_IFS_APORTCONFLICT_DEFAULT
DECL|_ACMP_IFS_APORTCONFLICT_MASK|macro|_ACMP_IFS_APORTCONFLICT_MASK
DECL|_ACMP_IFS_APORTCONFLICT_SHIFT|macro|_ACMP_IFS_APORTCONFLICT_SHIFT
DECL|_ACMP_IFS_EDGE_DEFAULT|macro|_ACMP_IFS_EDGE_DEFAULT
DECL|_ACMP_IFS_EDGE_MASK|macro|_ACMP_IFS_EDGE_MASK
DECL|_ACMP_IFS_EDGE_SHIFT|macro|_ACMP_IFS_EDGE_SHIFT
DECL|_ACMP_IFS_MASK|macro|_ACMP_IFS_MASK
DECL|_ACMP_IFS_RESETVALUE|macro|_ACMP_IFS_RESETVALUE
DECL|_ACMP_IFS_WARMUP_DEFAULT|macro|_ACMP_IFS_WARMUP_DEFAULT
DECL|_ACMP_IFS_WARMUP_MASK|macro|_ACMP_IFS_WARMUP_MASK
DECL|_ACMP_IFS_WARMUP_SHIFT|macro|_ACMP_IFS_WARMUP_SHIFT
DECL|_ACMP_IF_APORTCONFLICT_DEFAULT|macro|_ACMP_IF_APORTCONFLICT_DEFAULT
DECL|_ACMP_IF_APORTCONFLICT_MASK|macro|_ACMP_IF_APORTCONFLICT_MASK
DECL|_ACMP_IF_APORTCONFLICT_SHIFT|macro|_ACMP_IF_APORTCONFLICT_SHIFT
DECL|_ACMP_IF_EDGE_DEFAULT|macro|_ACMP_IF_EDGE_DEFAULT
DECL|_ACMP_IF_EDGE_MASK|macro|_ACMP_IF_EDGE_MASK
DECL|_ACMP_IF_EDGE_SHIFT|macro|_ACMP_IF_EDGE_SHIFT
DECL|_ACMP_IF_MASK|macro|_ACMP_IF_MASK
DECL|_ACMP_IF_RESETVALUE|macro|_ACMP_IF_RESETVALUE
DECL|_ACMP_IF_WARMUP_DEFAULT|macro|_ACMP_IF_WARMUP_DEFAULT
DECL|_ACMP_IF_WARMUP_MASK|macro|_ACMP_IF_WARMUP_MASK
DECL|_ACMP_IF_WARMUP_SHIFT|macro|_ACMP_IF_WARMUP_SHIFT
DECL|_ACMP_INPUTSEL_CSRESEN_DEFAULT|macro|_ACMP_INPUTSEL_CSRESEN_DEFAULT
DECL|_ACMP_INPUTSEL_CSRESEN_MASK|macro|_ACMP_INPUTSEL_CSRESEN_MASK
DECL|_ACMP_INPUTSEL_CSRESEN_SHIFT|macro|_ACMP_INPUTSEL_CSRESEN_SHIFT
DECL|_ACMP_INPUTSEL_CSRESSEL_DEFAULT|macro|_ACMP_INPUTSEL_CSRESSEL_DEFAULT
DECL|_ACMP_INPUTSEL_CSRESSEL_MASK|macro|_ACMP_INPUTSEL_CSRESSEL_MASK
DECL|_ACMP_INPUTSEL_CSRESSEL_RES0|macro|_ACMP_INPUTSEL_CSRESSEL_RES0
DECL|_ACMP_INPUTSEL_CSRESSEL_RES1|macro|_ACMP_INPUTSEL_CSRESSEL_RES1
DECL|_ACMP_INPUTSEL_CSRESSEL_RES2|macro|_ACMP_INPUTSEL_CSRESSEL_RES2
DECL|_ACMP_INPUTSEL_CSRESSEL_RES3|macro|_ACMP_INPUTSEL_CSRESSEL_RES3
DECL|_ACMP_INPUTSEL_CSRESSEL_RES4|macro|_ACMP_INPUTSEL_CSRESSEL_RES4
DECL|_ACMP_INPUTSEL_CSRESSEL_RES5|macro|_ACMP_INPUTSEL_CSRESSEL_RES5
DECL|_ACMP_INPUTSEL_CSRESSEL_RES6|macro|_ACMP_INPUTSEL_CSRESSEL_RES6
DECL|_ACMP_INPUTSEL_CSRESSEL_RES7|macro|_ACMP_INPUTSEL_CSRESSEL_RES7
DECL|_ACMP_INPUTSEL_CSRESSEL_SHIFT|macro|_ACMP_INPUTSEL_CSRESSEL_SHIFT
DECL|_ACMP_INPUTSEL_MASK|macro|_ACMP_INPUTSEL_MASK
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH0|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH0
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH10|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH10
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH11|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH11
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH12|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH12
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH13|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH13
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH14|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH14
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH15|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH15
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH1|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH1
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH2|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH2
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH3|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH3
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH4|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH4
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH5|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH5
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH6|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH6
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH7|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH7
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH8|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH8
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0XCH9|macro|_ACMP_INPUTSEL_NEGSEL_APORT0XCH9
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH0|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH0
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH10|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH10
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH11|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH11
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH12|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH12
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH13|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH13
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH14|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH14
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH15|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH15
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH1|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH1
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH2|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH2
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH3|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH3
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH4|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH4
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH5|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH5
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH6|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH6
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH7|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH7
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH8|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH8
DECL|_ACMP_INPUTSEL_NEGSEL_APORT0YCH9|macro|_ACMP_INPUTSEL_NEGSEL_APORT0YCH9
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH0|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH0
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH10|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH10
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH12|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH12
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH14|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH14
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH16|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH16
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH18|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH18
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH20|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH20
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH22|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH22
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH24|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH24
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH26|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH26
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH28|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH28
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH2|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH2
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH30|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH30
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH4|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH4
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH6|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH6
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1XCH8|macro|_ACMP_INPUTSEL_NEGSEL_APORT1XCH8
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH11|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH11
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH13|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH13
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH15|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH15
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH17|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH17
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH19|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH19
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH1|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH1
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH21|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH21
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH23|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH23
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH25|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH25
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH27|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH27
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH29|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH29
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH31|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH31
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH3|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH3
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH5|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH5
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH7|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH7
DECL|_ACMP_INPUTSEL_NEGSEL_APORT1YCH9|macro|_ACMP_INPUTSEL_NEGSEL_APORT1YCH9
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH11|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH11
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH13|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH13
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH15|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH15
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH17|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH17
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH19|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH19
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH1|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH1
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH21|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH21
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH23|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH23
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH25|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH25
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH27|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH27
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH29|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH29
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH31|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH31
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH3|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH3
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH5|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH5
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH7|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH7
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2XCH9|macro|_ACMP_INPUTSEL_NEGSEL_APORT2XCH9
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH0|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH0
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH10|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH10
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH12|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH12
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH14|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH14
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH16|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH16
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH18|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH18
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH20|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH20
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH22|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH22
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH24|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH24
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH26|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH26
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH28|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH28
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH2|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH2
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH30|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH30
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH4|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH4
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH6|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH6
DECL|_ACMP_INPUTSEL_NEGSEL_APORT2YCH8|macro|_ACMP_INPUTSEL_NEGSEL_APORT2YCH8
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH0|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH0
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH10|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH10
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH12|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH12
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH14|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH14
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH16|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH16
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH18|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH18
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH20|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH20
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH22|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH22
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH24|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH24
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH26|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH26
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH28|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH28
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH2|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH2
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH30|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH30
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH4|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH4
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH6|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH6
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3XCH8|macro|_ACMP_INPUTSEL_NEGSEL_APORT3XCH8
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH11|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH11
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH13|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH13
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH15|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH15
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH17|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH17
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH19|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH19
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH1|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH1
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH21|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH21
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH23|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH23
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH25|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH25
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH27|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH27
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH29|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH29
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH31|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH31
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH3|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH3
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH5|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH5
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH7|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH7
DECL|_ACMP_INPUTSEL_NEGSEL_APORT3YCH9|macro|_ACMP_INPUTSEL_NEGSEL_APORT3YCH9
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH11|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH11
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH13|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH13
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH15|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH15
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH17|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH17
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH19|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH19
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH1|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH1
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH21|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH21
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH23|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH23
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH25|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH25
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH27|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH27
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH29|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH29
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH31|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH31
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH3|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH3
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH5|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH5
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH7|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH7
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4XCH9|macro|_ACMP_INPUTSEL_NEGSEL_APORT4XCH9
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH0|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH0
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH10|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH10
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH12|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH12
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH14|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH14
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH16|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH16
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH18|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH18
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH20|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH20
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH22|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH22
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH24|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH24
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH26|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH26
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH28|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH28
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH2|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH2
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH30|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH30
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH4|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH4
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH6|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH6
DECL|_ACMP_INPUTSEL_NEGSEL_APORT4YCH8|macro|_ACMP_INPUTSEL_NEGSEL_APORT4YCH8
DECL|_ACMP_INPUTSEL_NEGSEL_DEFAULT|macro|_ACMP_INPUTSEL_NEGSEL_DEFAULT
DECL|_ACMP_INPUTSEL_NEGSEL_MASK|macro|_ACMP_INPUTSEL_NEGSEL_MASK
DECL|_ACMP_INPUTSEL_NEGSEL_SHIFT|macro|_ACMP_INPUTSEL_NEGSEL_SHIFT
DECL|_ACMP_INPUTSEL_NEGSEL_VADIV|macro|_ACMP_INPUTSEL_NEGSEL_VADIV
DECL|_ACMP_INPUTSEL_NEGSEL_VBDIV|macro|_ACMP_INPUTSEL_NEGSEL_VBDIV
DECL|_ACMP_INPUTSEL_NEGSEL_VDD|macro|_ACMP_INPUTSEL_NEGSEL_VDD
DECL|_ACMP_INPUTSEL_NEGSEL_VLP|macro|_ACMP_INPUTSEL_NEGSEL_VLP
DECL|_ACMP_INPUTSEL_NEGSEL_VSS|macro|_ACMP_INPUTSEL_NEGSEL_VSS
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH0|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH0
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH10|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH10
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH11|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH11
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH12|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH12
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH13|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH13
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH14|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH14
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH15|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH15
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH1|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH1
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH2|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH2
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH3|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH3
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH4|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH4
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH5|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH5
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH6|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH6
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH7|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH7
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH8|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH8
DECL|_ACMP_INPUTSEL_POSSEL_APORT0XCH9|macro|_ACMP_INPUTSEL_POSSEL_APORT0XCH9
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH0|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH0
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH10|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH10
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH11|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH11
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH12|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH12
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH13|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH13
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH14|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH14
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH15|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH15
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH1|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH1
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH2|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH2
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH3|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH3
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH4|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH4
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH5|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH5
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH6|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH6
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH7|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH7
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH8|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH8
DECL|_ACMP_INPUTSEL_POSSEL_APORT0YCH9|macro|_ACMP_INPUTSEL_POSSEL_APORT0YCH9
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH0|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH0
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH10|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH10
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH12|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH12
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH14|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH14
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH16|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH16
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH18|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH18
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH20|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH20
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH22|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH22
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH24|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH24
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH26|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH26
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH28|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH28
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH2|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH2
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH30|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH30
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH4|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH4
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH6|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH6
DECL|_ACMP_INPUTSEL_POSSEL_APORT1XCH8|macro|_ACMP_INPUTSEL_POSSEL_APORT1XCH8
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH11|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH11
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH13|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH13
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH15|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH15
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH17|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH17
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH19|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH19
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH1|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH1
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH21|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH21
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH23|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH23
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH25|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH25
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH27|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH27
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH29|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH29
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH31|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH31
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH3|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH3
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH5|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH5
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH7|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH7
DECL|_ACMP_INPUTSEL_POSSEL_APORT1YCH9|macro|_ACMP_INPUTSEL_POSSEL_APORT1YCH9
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH11|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH11
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH13|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH13
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH15|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH15
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH17|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH17
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH19|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH19
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH1|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH1
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH21|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH21
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH23|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH23
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH25|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH25
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH27|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH27
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH29|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH29
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH31|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH31
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH3|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH3
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH5|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH5
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH7|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH7
DECL|_ACMP_INPUTSEL_POSSEL_APORT2XCH9|macro|_ACMP_INPUTSEL_POSSEL_APORT2XCH9
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH0|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH0
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH10|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH10
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH12|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH12
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH14|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH14
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH16|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH16
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH18|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH18
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH20|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH20
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH22|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH22
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH24|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH24
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH26|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH26
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH28|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH28
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH2|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH2
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH30|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH30
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH4|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH4
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH6|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH6
DECL|_ACMP_INPUTSEL_POSSEL_APORT2YCH8|macro|_ACMP_INPUTSEL_POSSEL_APORT2YCH8
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH0|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH0
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH10|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH10
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH12|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH12
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH14|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH14
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH16|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH16
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH18|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH18
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH20|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH20
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH22|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH22
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH24|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH24
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH26|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH26
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH28|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH28
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH2|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH2
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH30|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH30
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH4|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH4
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH6|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH6
DECL|_ACMP_INPUTSEL_POSSEL_APORT3XCH8|macro|_ACMP_INPUTSEL_POSSEL_APORT3XCH8
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH11|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH11
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH13|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH13
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH15|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH15
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH17|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH17
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH19|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH19
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH1|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH1
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH21|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH21
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH23|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH23
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH25|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH25
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH27|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH27
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH29|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH29
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH31|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH31
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH3|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH3
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH5|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH5
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH7|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH7
DECL|_ACMP_INPUTSEL_POSSEL_APORT3YCH9|macro|_ACMP_INPUTSEL_POSSEL_APORT3YCH9
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH11|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH11
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH13|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH13
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH15|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH15
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH17|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH17
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH19|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH19
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH1|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH1
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH21|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH21
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH23|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH23
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH25|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH25
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH27|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH27
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH29|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH29
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH31|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH31
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH3|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH3
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH5|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH5
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH7|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH7
DECL|_ACMP_INPUTSEL_POSSEL_APORT4XCH9|macro|_ACMP_INPUTSEL_POSSEL_APORT4XCH9
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH0|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH0
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH10|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH10
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH12|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH12
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH14|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH14
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH16|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH16
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH18|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH18
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH20|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH20
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH22|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH22
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH24|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH24
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH26|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH26
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH28|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH28
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH2|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH2
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH30|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH30
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH4|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH4
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH6|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH6
DECL|_ACMP_INPUTSEL_POSSEL_APORT4YCH8|macro|_ACMP_INPUTSEL_POSSEL_APORT4YCH8
DECL|_ACMP_INPUTSEL_POSSEL_DEFAULT|macro|_ACMP_INPUTSEL_POSSEL_DEFAULT
DECL|_ACMP_INPUTSEL_POSSEL_MASK|macro|_ACMP_INPUTSEL_POSSEL_MASK
DECL|_ACMP_INPUTSEL_POSSEL_SHIFT|macro|_ACMP_INPUTSEL_POSSEL_SHIFT
DECL|_ACMP_INPUTSEL_POSSEL_VADIV|macro|_ACMP_INPUTSEL_POSSEL_VADIV
DECL|_ACMP_INPUTSEL_POSSEL_VBDIV|macro|_ACMP_INPUTSEL_POSSEL_VBDIV
DECL|_ACMP_INPUTSEL_POSSEL_VDD|macro|_ACMP_INPUTSEL_POSSEL_VDD
DECL|_ACMP_INPUTSEL_POSSEL_VLP|macro|_ACMP_INPUTSEL_POSSEL_VLP
DECL|_ACMP_INPUTSEL_POSSEL_VSS|macro|_ACMP_INPUTSEL_POSSEL_VSS
DECL|_ACMP_INPUTSEL_RESETVALUE|macro|_ACMP_INPUTSEL_RESETVALUE
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH0|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH0
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH10|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH10
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH12|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH12
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH14|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH14
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH16|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH16
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH18|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH18
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH20|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH20
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH22|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH22
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH24|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH24
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH26|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH26
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH28|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH28
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH2|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH2
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH30|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH30
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH4|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH4
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH6|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH6
DECL|_ACMP_INPUTSEL_VASEL_APORT1XCH8|macro|_ACMP_INPUTSEL_VASEL_APORT1XCH8
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH11|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH11
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH13|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH13
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH15|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH15
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH17|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH17
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH19|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH19
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH1|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH1
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH21|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH21
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH23|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH23
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH25|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH25
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH27|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH27
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH29|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH29
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH31|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH31
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH3|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH3
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH5|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH5
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH7|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH7
DECL|_ACMP_INPUTSEL_VASEL_APORT1YCH9|macro|_ACMP_INPUTSEL_VASEL_APORT1YCH9
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH0|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH0
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH10|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH10
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH12|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH12
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH14|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH14
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH16|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH16
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH18|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH18
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH20|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH20
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH22|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH22
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH24|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH24
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH26|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH26
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH28|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH28
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH2|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH2
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH30|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH30
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH4|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH4
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH6|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH6
DECL|_ACMP_INPUTSEL_VASEL_APORT2YCH8|macro|_ACMP_INPUTSEL_VASEL_APORT2YCH8
DECL|_ACMP_INPUTSEL_VASEL_DEFAULT|macro|_ACMP_INPUTSEL_VASEL_DEFAULT
DECL|_ACMP_INPUTSEL_VASEL_MASK|macro|_ACMP_INPUTSEL_VASEL_MASK
DECL|_ACMP_INPUTSEL_VASEL_SHIFT|macro|_ACMP_INPUTSEL_VASEL_SHIFT
DECL|_ACMP_INPUTSEL_VASEL_VDD|macro|_ACMP_INPUTSEL_VASEL_VDD
DECL|_ACMP_INPUTSEL_VBSEL_1V25|macro|_ACMP_INPUTSEL_VBSEL_1V25
DECL|_ACMP_INPUTSEL_VBSEL_2V5|macro|_ACMP_INPUTSEL_VBSEL_2V5
DECL|_ACMP_INPUTSEL_VBSEL_DEFAULT|macro|_ACMP_INPUTSEL_VBSEL_DEFAULT
DECL|_ACMP_INPUTSEL_VBSEL_MASK|macro|_ACMP_INPUTSEL_VBSEL_MASK
DECL|_ACMP_INPUTSEL_VBSEL_SHIFT|macro|_ACMP_INPUTSEL_VBSEL_SHIFT
DECL|_ACMP_INPUTSEL_VLPSEL_DEFAULT|macro|_ACMP_INPUTSEL_VLPSEL_DEFAULT
DECL|_ACMP_INPUTSEL_VLPSEL_MASK|macro|_ACMP_INPUTSEL_VLPSEL_MASK
DECL|_ACMP_INPUTSEL_VLPSEL_SHIFT|macro|_ACMP_INPUTSEL_VLPSEL_SHIFT
DECL|_ACMP_INPUTSEL_VLPSEL_VADIV|macro|_ACMP_INPUTSEL_VLPSEL_VADIV
DECL|_ACMP_INPUTSEL_VLPSEL_VBDIV|macro|_ACMP_INPUTSEL_VLPSEL_VBDIV
DECL|_ACMP_ROUTELOC0_MASK|macro|_ACMP_ROUTELOC0_MASK
DECL|_ACMP_ROUTELOC0_OUTLOC_DEFAULT|macro|_ACMP_ROUTELOC0_OUTLOC_DEFAULT
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC0|macro|_ACMP_ROUTELOC0_OUTLOC_LOC0
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC10|macro|_ACMP_ROUTELOC0_OUTLOC_LOC10
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC11|macro|_ACMP_ROUTELOC0_OUTLOC_LOC11
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC12|macro|_ACMP_ROUTELOC0_OUTLOC_LOC12
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC13|macro|_ACMP_ROUTELOC0_OUTLOC_LOC13
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC14|macro|_ACMP_ROUTELOC0_OUTLOC_LOC14
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC15|macro|_ACMP_ROUTELOC0_OUTLOC_LOC15
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC16|macro|_ACMP_ROUTELOC0_OUTLOC_LOC16
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC17|macro|_ACMP_ROUTELOC0_OUTLOC_LOC17
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC18|macro|_ACMP_ROUTELOC0_OUTLOC_LOC18
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC19|macro|_ACMP_ROUTELOC0_OUTLOC_LOC19
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC1|macro|_ACMP_ROUTELOC0_OUTLOC_LOC1
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC20|macro|_ACMP_ROUTELOC0_OUTLOC_LOC20
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC21|macro|_ACMP_ROUTELOC0_OUTLOC_LOC21
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC22|macro|_ACMP_ROUTELOC0_OUTLOC_LOC22
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC23|macro|_ACMP_ROUTELOC0_OUTLOC_LOC23
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC24|macro|_ACMP_ROUTELOC0_OUTLOC_LOC24
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC25|macro|_ACMP_ROUTELOC0_OUTLOC_LOC25
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC26|macro|_ACMP_ROUTELOC0_OUTLOC_LOC26
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC27|macro|_ACMP_ROUTELOC0_OUTLOC_LOC27
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC28|macro|_ACMP_ROUTELOC0_OUTLOC_LOC28
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC29|macro|_ACMP_ROUTELOC0_OUTLOC_LOC29
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC2|macro|_ACMP_ROUTELOC0_OUTLOC_LOC2
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC30|macro|_ACMP_ROUTELOC0_OUTLOC_LOC30
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC31|macro|_ACMP_ROUTELOC0_OUTLOC_LOC31
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC3|macro|_ACMP_ROUTELOC0_OUTLOC_LOC3
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC4|macro|_ACMP_ROUTELOC0_OUTLOC_LOC4
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC5|macro|_ACMP_ROUTELOC0_OUTLOC_LOC5
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC6|macro|_ACMP_ROUTELOC0_OUTLOC_LOC6
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC7|macro|_ACMP_ROUTELOC0_OUTLOC_LOC7
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC8|macro|_ACMP_ROUTELOC0_OUTLOC_LOC8
DECL|_ACMP_ROUTELOC0_OUTLOC_LOC9|macro|_ACMP_ROUTELOC0_OUTLOC_LOC9
DECL|_ACMP_ROUTELOC0_OUTLOC_MASK|macro|_ACMP_ROUTELOC0_OUTLOC_MASK
DECL|_ACMP_ROUTELOC0_OUTLOC_SHIFT|macro|_ACMP_ROUTELOC0_OUTLOC_SHIFT
DECL|_ACMP_ROUTELOC0_RESETVALUE|macro|_ACMP_ROUTELOC0_RESETVALUE
DECL|_ACMP_ROUTEPEN_MASK|macro|_ACMP_ROUTEPEN_MASK
DECL|_ACMP_ROUTEPEN_OUTPEN_DEFAULT|macro|_ACMP_ROUTEPEN_OUTPEN_DEFAULT
DECL|_ACMP_ROUTEPEN_OUTPEN_MASK|macro|_ACMP_ROUTEPEN_OUTPEN_MASK
DECL|_ACMP_ROUTEPEN_OUTPEN_SHIFT|macro|_ACMP_ROUTEPEN_OUTPEN_SHIFT
DECL|_ACMP_ROUTEPEN_RESETVALUE|macro|_ACMP_ROUTEPEN_RESETVALUE
DECL|_ACMP_STATUS_ACMPACT_DEFAULT|macro|_ACMP_STATUS_ACMPACT_DEFAULT
DECL|_ACMP_STATUS_ACMPACT_MASK|macro|_ACMP_STATUS_ACMPACT_MASK
DECL|_ACMP_STATUS_ACMPACT_SHIFT|macro|_ACMP_STATUS_ACMPACT_SHIFT
DECL|_ACMP_STATUS_ACMPOUT_DEFAULT|macro|_ACMP_STATUS_ACMPOUT_DEFAULT
DECL|_ACMP_STATUS_ACMPOUT_MASK|macro|_ACMP_STATUS_ACMPOUT_MASK
DECL|_ACMP_STATUS_ACMPOUT_SHIFT|macro|_ACMP_STATUS_ACMPOUT_SHIFT
DECL|_ACMP_STATUS_APORTCONFLICT_DEFAULT|macro|_ACMP_STATUS_APORTCONFLICT_DEFAULT
DECL|_ACMP_STATUS_APORTCONFLICT_MASK|macro|_ACMP_STATUS_APORTCONFLICT_MASK
DECL|_ACMP_STATUS_APORTCONFLICT_SHIFT|macro|_ACMP_STATUS_APORTCONFLICT_SHIFT
DECL|_ACMP_STATUS_MASK|macro|_ACMP_STATUS_MASK
DECL|_ACMP_STATUS_RESETVALUE|macro|_ACMP_STATUS_RESETVALUE
