#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5611845a44d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5611846345b0 .scope module, "bgez" "bgez" 3 1;
 .timescale 0 0;
P_0x56118460da40 .param/l "TIMEOUT_CYCLES" 0 3 24, +C4<00000000000000000010011100010000>;
v0x561184674620_0 .net "active", 0 0, v0x561184671390_0;  1 drivers
v0x5611846746f0_0 .var "clk", 0 0;
v0x561184674790_0 .var "clk_enable", 0 0;
v0x561184674890_0 .net "data_address", 31 0, L_0x5611846888a0;  1 drivers
v0x561184674960_0 .net "data_read", 0 0, L_0x56118463db00;  1 drivers
v0x561184674a00_0 .var "data_readdata", 31 0;
v0x561184674ad0_0 .net "data_write", 0 0, L_0x561184649e30;  1 drivers
v0x561184674ba0_0 .net "data_writedata", 31 0, L_0x56118460efe0;  1 drivers
v0x561184674c70_0 .net "instr_address", 31 0, L_0x56118468a490;  1 drivers
v0x561184674dd0_0 .var "instr_readdata", 31 0;
v0x561184674ea0_0 .net "register_v0", 31 0, L_0x56118464f840;  1 drivers
v0x561184674f70_0 .var "reset", 0 0;
E_0x5611845cc280 .event negedge, v0x56118466ab50_0;
S_0x56118462bfb0 .scope module, "h" "mips_cpu_harvard" 3 97, 4 1 0, S_0x5611846345b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x56118466d280_2 .array/port v0x56118466d280, 2;
L_0x56118464f840 .functor BUFZ 32, v0x56118466d280_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56118463db00 .functor BUFZ 1, v0x56118466a3f0_0, C4<0>, C4<0>, C4<0>;
L_0x561184649e30 .functor BUFZ 1, v0x56118466a570_0, C4<0>, C4<0>, C4<0>;
L_0x561184685f50 .functor OR 1, L_0x561184686840, L_0x561184686b60, C4<0>, C4<0>;
L_0x5611845d5a50 .functor BUFZ 1, v0x56118466a7d0_0, C4<0>, C4<0>, C4<0>;
L_0x56118460efe0 .functor BUFZ 32, L_0x56118468ada0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561184687a50 .functor BUFZ 32, L_0x56118468ab50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561184688740 .functor BUFZ 4, v0x561184669ee0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5611846888a0 .functor BUFZ 32, v0x561184669750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561184688c60 .functor BUFZ 32, L_0x56118468ab50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56118468a490 .functor BUFZ 32, v0x56118466c080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56118468a550 .functor BUFZ 32, v0x561184669750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56118468a680 .functor BUFZ 32, v0x561184669830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56118468a740 .functor BUFZ 1, v0x561184669110_0, C4<0>, C4<0>, C4<0>;
L_0x56118468a610 .functor BUFZ 1, v0x561184669350_0, C4<0>, C4<0>, C4<0>;
L_0x7fa2162f0498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466dcb0_0 .net/2u *"_ivl_100", 31 0, L_0x7fa2162f0498;  1 drivers
v0x56118466ddb0_0 .net *"_ivl_102", 0 0, L_0x561184687ca0;  1 drivers
L_0x7fa2162f04e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466de70_0 .net/2u *"_ivl_104", 15 0, L_0x7fa2162f04e0;  1 drivers
v0x56118466df30_0 .net *"_ivl_107", 15 0, L_0x561184687ed0;  1 drivers
v0x56118466e010_0 .net *"_ivl_108", 31 0, L_0x561184688080;  1 drivers
v0x56118466e140_0 .net *"_ivl_126", 31 0, L_0x561184688d80;  1 drivers
L_0x7fa2162f0528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466e220_0 .net *"_ivl_129", 30 0, L_0x7fa2162f0528;  1 drivers
L_0x7fa2162f0570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466e300_0 .net/2u *"_ivl_130", 31 0, L_0x7fa2162f0570;  1 drivers
v0x56118466e3e0_0 .net *"_ivl_132", 0 0, L_0x561184688a50;  1 drivers
L_0x7fa2162f05b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56118466e4a0_0 .net/2u *"_ivl_134", 0 0, L_0x7fa2162f05b8;  1 drivers
v0x56118466e580_0 .net *"_ivl_138", 31 0, L_0x5611846892c0;  1 drivers
v0x56118466e660_0 .net *"_ivl_14", 31 0, L_0x5611846755e0;  1 drivers
L_0x7fa2162f0600 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466e740_0 .net *"_ivl_141", 30 0, L_0x7fa2162f0600;  1 drivers
L_0x7fa2162f0648 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466e820_0 .net/2u *"_ivl_142", 31 0, L_0x7fa2162f0648;  1 drivers
v0x56118466e900_0 .net *"_ivl_144", 0 0, L_0x5611846893b0;  1 drivers
L_0x7fa2162f0690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56118466e9c0_0 .net/2u *"_ivl_146", 0 0, L_0x7fa2162f0690;  1 drivers
v0x56118466eaa0_0 .net *"_ivl_150", 31 0, L_0x561184689820;  1 drivers
L_0x7fa2162f06d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466ec90_0 .net *"_ivl_153", 30 0, L_0x7fa2162f06d8;  1 drivers
L_0x7fa2162f0720 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466ed70_0 .net/2u *"_ivl_154", 31 0, L_0x7fa2162f0720;  1 drivers
v0x56118466ee50_0 .net *"_ivl_156", 0 0, L_0x561184689a70;  1 drivers
L_0x7fa2162f0768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56118466ef10_0 .net/2u *"_ivl_158", 0 0, L_0x7fa2162f0768;  1 drivers
v0x56118466eff0_0 .net *"_ivl_162", 31 0, L_0x561184689f00;  1 drivers
L_0x7fa2162f07b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466f0d0_0 .net *"_ivl_165", 30 0, L_0x7fa2162f07b0;  1 drivers
L_0x7fa2162f07f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466f1b0_0 .net/2u *"_ivl_166", 31 0, L_0x7fa2162f07f8;  1 drivers
v0x56118466f290_0 .net *"_ivl_168", 0 0, L_0x561184689ff0;  1 drivers
L_0x7fa2162f0018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466f350_0 .net *"_ivl_17", 30 0, L_0x7fa2162f0018;  1 drivers
L_0x7fa2162f0840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56118466f430_0 .net/2u *"_ivl_170", 0 0, L_0x7fa2162f0840;  1 drivers
L_0x7fa2162f0060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466f510_0 .net/2u *"_ivl_18", 31 0, L_0x7fa2162f0060;  1 drivers
v0x56118466f5f0_0 .net *"_ivl_20", 0 0, L_0x561184685730;  1 drivers
L_0x7fa2162f00a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56118466f6b0_0 .net/2u *"_ivl_22", 4 0, L_0x7fa2162f00a8;  1 drivers
v0x56118466f790_0 .net *"_ivl_24", 31 0, L_0x5611846858b0;  1 drivers
L_0x7fa2162f00f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466f870_0 .net *"_ivl_27", 30 0, L_0x7fa2162f00f0;  1 drivers
L_0x7fa2162f0138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466f950_0 .net/2u *"_ivl_28", 31 0, L_0x7fa2162f0138;  1 drivers
v0x56118466fa30_0 .net *"_ivl_30", 0 0, L_0x561184685a40;  1 drivers
v0x56118466faf0_0 .net *"_ivl_33", 4 0, L_0x561184685bd0;  1 drivers
v0x56118466fbd0_0 .net *"_ivl_35", 4 0, L_0x561184685c70;  1 drivers
v0x56118466fcb0_0 .net *"_ivl_36", 4 0, L_0x561184685d70;  1 drivers
v0x56118466fd90_0 .net *"_ivl_40", 31 0, L_0x561184686100;  1 drivers
L_0x7fa2162f0180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466fe70_0 .net *"_ivl_43", 30 0, L_0x7fa2162f0180;  1 drivers
L_0x7fa2162f01c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56118466ff50_0 .net/2u *"_ivl_44", 31 0, L_0x7fa2162f01c8;  1 drivers
v0x561184670030_0 .net *"_ivl_46", 0 0, L_0x561184686240;  1 drivers
v0x5611846700f0_0 .net *"_ivl_48", 31 0, L_0x561184686400;  1 drivers
L_0x7fa2162f0210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5611846701d0_0 .net *"_ivl_51", 30 0, L_0x7fa2162f0210;  1 drivers
L_0x7fa2162f0258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5611846702b0_0 .net/2u *"_ivl_52", 31 0, L_0x7fa2162f0258;  1 drivers
v0x561184670390_0 .net *"_ivl_54", 0 0, L_0x5611846865d0;  1 drivers
v0x561184670450_0 .net *"_ivl_56", 31 0, L_0x561184686750;  1 drivers
L_0x7fa2162f02a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561184670530_0 .net *"_ivl_59", 30 0, L_0x7fa2162f02a0;  1 drivers
L_0x7fa2162f02e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561184670610_0 .net/2u *"_ivl_60", 31 0, L_0x7fa2162f02e8;  1 drivers
v0x5611846706f0_0 .net *"_ivl_62", 0 0, L_0x561184686840;  1 drivers
v0x5611846707b0_0 .net *"_ivl_64", 31 0, L_0x561184686a20;  1 drivers
L_0x7fa2162f0330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561184670890_0 .net *"_ivl_67", 30 0, L_0x7fa2162f0330;  1 drivers
L_0x7fa2162f0378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561184670970_0 .net/2u *"_ivl_68", 31 0, L_0x7fa2162f0378;  1 drivers
v0x561184670a50_0 .net *"_ivl_70", 0 0, L_0x561184686b60;  1 drivers
v0x561184670b10_0 .net *"_ivl_73", 0 0, L_0x561184685f50;  1 drivers
v0x561184670bd0_0 .net *"_ivl_74", 31 0, L_0x561184686980;  1 drivers
L_0x7fa2162f03c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561184670cb0_0 .net *"_ivl_77", 30 0, L_0x7fa2162f03c0;  1 drivers
L_0x7fa2162f0408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561184670d90_0 .net/2u *"_ivl_78", 31 0, L_0x7fa2162f0408;  1 drivers
v0x561184670e70_0 .net *"_ivl_80", 0 0, L_0x561184686e90;  1 drivers
v0x561184670f30_0 .net *"_ivl_82", 31 0, L_0x561184687090;  1 drivers
v0x561184671010_0 .net *"_ivl_84", 31 0, L_0x561184687220;  1 drivers
v0x5611846710f0_0 .net *"_ivl_86", 31 0, L_0x561184687480;  1 drivers
v0x5611846711d0_0 .net *"_ivl_96", 31 0, L_0x561184687b60;  1 drivers
L_0x7fa2162f0450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5611846712b0_0 .net *"_ivl_99", 30 0, L_0x7fa2162f0450;  1 drivers
v0x561184671390_0 .var "active", 0 0;
v0x561184671450_0 .net "alu_aluop", 3 0, L_0x561184688740;  1 drivers
v0x561184671920_0 .net "alu_branch_con", 0 0, v0x56118464f630_0;  1 drivers
v0x5611846719c0_0 .net "alu_hi_en", 0 0, v0x561184669110_0;  1 drivers
v0x561184671a60_0 .net "alu_jump_reg", 0 0, v0x5611846691d0_0;  1 drivers
v0x561184671b00_0 .net "alu_lo_en", 0 0, v0x561184669350_0;  1 drivers
v0x561184671bd0_0 .net "alusrc", 0 0, v0x561184669fe0_0;  1 drivers
v0x561184671ca0_0 .net "branch_type", 4 0, L_0x561184675190;  1 drivers
v0x561184671d70_0 .net "clk", 0 0, v0x5611846746f0_0;  1 drivers
v0x561184671e10_0 .net "clk_enable", 0 0, v0x561184674790_0;  1 drivers
v0x561184671eb0_0 .net "ctrl_aluop", 3 0, v0x561184669ee0_0;  1 drivers
v0x561184671f80_0 .net "ctrl_branch", 0 0, v0x56118466a0a0_0;  1 drivers
v0x561184672050_0 .net "ctrl_jump", 0 0, v0x56118466a220_0;  1 drivers
v0x561184672120_0 .net "data_1", 31 0, L_0x561184687a50;  1 drivers
v0x5611846721f0_0 .net "data_2", 31 0, L_0x5611846882c0;  1 drivers
v0x5611846722c0_0 .net "data_address", 31 0, L_0x5611846888a0;  alias, 1 drivers
v0x561184672360_0 .net "data_hi", 31 0, L_0x56118468a550;  1 drivers
v0x561184672430_0 .net "data_lo", 31 0, L_0x56118468a680;  1 drivers
v0x561184672500_0 .net "data_read", 0 0, L_0x56118463db00;  alias, 1 drivers
v0x5611846725a0_0 .net "data_readdata", 31 0, v0x561184674a00_0;  1 drivers
v0x561184672640_0 .net "data_write", 0 0, L_0x561184649e30;  alias, 1 drivers
v0x5611846726e0_0 .net "data_writedata", 31 0, L_0x56118460efe0;  alias, 1 drivers
v0x5611846727a0_0 .net "fn", 5 0, L_0x561184688450;  1 drivers
v0x561184672890_0 .net "hilo_hi_en", 0 0, L_0x56118468a740;  1 drivers
v0x561184672960_0 .net "hilo_lo_en", 0 0, L_0x56118468a610;  1 drivers
v0x561184672a30_0 .net "i_instr_addr", 15 0, L_0x561184688b70;  1 drivers
v0x561184672b00_0 .net "instr_address", 31 0, L_0x56118468a490;  alias, 1 drivers
v0x561184672ba0_0 .net "instr_readdata", 31 0, v0x561184674dd0_0;  1 drivers
v0x561184672c60_0 .net "j_instr_addr", 25 0, L_0x561184688960;  1 drivers
v0x561184672d50_0 .net "link", 0 0, v0x56118466a330_0;  1 drivers
v0x561184672e20_0 .net "link_reg", 0 0, v0x561184669290_0;  1 drivers
v0x561184672ef0_0 .net "memread", 0 0, v0x56118466a3f0_0;  1 drivers
v0x561184672fc0_0 .net "memtoreg", 0 0, v0x56118466a4b0_0;  1 drivers
v0x561184673090_0 .net "memwrite", 0 0, v0x56118466a570_0;  1 drivers
v0x561184673160_0 .net "mfhi", 0 0, v0x561184669410_0;  1 drivers
v0x561184673230_0 .net "mflo", 0 0, v0x5611846694d0_0;  1 drivers
v0x561184673300_0 .net "opcode", 5 0, L_0x5611846750a0;  1 drivers
v0x5611846733d0_0 .net "pc", 31 0, v0x56118466c080_0;  1 drivers
v0x5611846734a0_0 .net "pc_branch", 0 0, L_0x561184688fa0;  1 drivers
v0x561184673570_0 .net "pc_branch_con", 0 0, L_0x56118468a2b0;  1 drivers
v0x561184673640_0 .net "pc_jump", 0 0, L_0x561184689640;  1 drivers
v0x561184673710_0 .net "pc_jump_reg", 0 0, L_0x561184689bb0;  1 drivers
v0x5611846737e0_0 .net "r", 31 0, v0x561184669750_0;  1 drivers
v0x5611846738b0_0 .net "r_lo", 31 0, v0x561184669830_0;  1 drivers
v0x561184673980_0 .net "read_data_1", 31 0, L_0x56118468ab50;  1 drivers
v0x561184673a50_0 .net "read_data_2", 31 0, L_0x56118468ada0;  1 drivers
v0x561184673b20_0 .net "read_hi", 31 0, v0x56118466add0_0;  1 drivers
v0x561184673bf0_0 .net "read_lo", 31 0, v0x56118466afc0_0;  1 drivers
v0x561184673cc0_0 .net "read_reg_1", 4 0, L_0x5611846753c0;  1 drivers
v0x561184673d90_0 .net "read_reg_2", 4 0, L_0x561184675540;  1 drivers
v0x561184673e60_0 .net "reg_addr", 31 0, L_0x561184688c60;  1 drivers
v0x561184673f30_0 .net "reg_register_v0", 31 0, v0x56118466d280_2;  1 drivers
v0x561184674000_0 .net "regdst", 0 0, v0x56118466a710_0;  1 drivers
v0x5611846740d0_0 .net "register_v0", 31 0, L_0x56118464f840;  alias, 1 drivers
v0x561184674170_0 .net "regwrite", 0 0, v0x56118466a7d0_0;  1 drivers
v0x561184674240_0 .net "reset", 0 0, v0x561184674f70_0;  1 drivers
v0x5611846742e0_0 .net "sa", 4 0, L_0x561184688650;  1 drivers
v0x5611846743b0_0 .net "write_data", 31 0, L_0x561184687610;  1 drivers
v0x561184674480_0 .net "write_en", 0 0, L_0x5611845d5a50;  1 drivers
v0x561184674550_0 .net "write_reg", 4 0, L_0x561184685eb0;  1 drivers
L_0x5611846750a0 .part v0x561184674dd0_0, 26, 6;
L_0x561184675190 .part v0x561184674dd0_0, 16, 5;
L_0x5611846753c0 .part v0x561184674dd0_0, 21, 5;
L_0x561184675540 .part v0x561184674dd0_0, 16, 5;
L_0x5611846755e0 .concat [ 1 31 0 0], v0x56118466a330_0, L_0x7fa2162f0018;
L_0x561184685730 .cmp/eq 32, L_0x5611846755e0, L_0x7fa2162f0060;
L_0x5611846858b0 .concat [ 1 31 0 0], v0x56118466a710_0, L_0x7fa2162f00f0;
L_0x561184685a40 .cmp/eq 32, L_0x5611846858b0, L_0x7fa2162f0138;
L_0x561184685bd0 .part v0x561184674dd0_0, 11, 5;
L_0x561184685c70 .part v0x561184674dd0_0, 16, 5;
L_0x561184685d70 .functor MUXZ 5, L_0x561184685c70, L_0x561184685bd0, L_0x561184685a40, C4<>;
L_0x561184685eb0 .functor MUXZ 5, L_0x561184685d70, L_0x7fa2162f00a8, L_0x561184685730, C4<>;
L_0x561184686100 .concat [ 1 31 0 0], v0x561184669410_0, L_0x7fa2162f0180;
L_0x561184686240 .cmp/eq 32, L_0x561184686100, L_0x7fa2162f01c8;
L_0x561184686400 .concat [ 1 31 0 0], v0x5611846694d0_0, L_0x7fa2162f0210;
L_0x5611846865d0 .cmp/eq 32, L_0x561184686400, L_0x7fa2162f0258;
L_0x561184686750 .concat [ 1 31 0 0], v0x56118466a330_0, L_0x7fa2162f02a0;
L_0x561184686840 .cmp/eq 32, L_0x561184686750, L_0x7fa2162f02e8;
L_0x561184686a20 .concat [ 1 31 0 0], v0x561184669290_0, L_0x7fa2162f0330;
L_0x561184686b60 .cmp/eq 32, L_0x561184686a20, L_0x7fa2162f0378;
L_0x561184686980 .concat [ 1 31 0 0], v0x56118466a4b0_0, L_0x7fa2162f03c0;
L_0x561184686e90 .cmp/eq 32, L_0x561184686980, L_0x7fa2162f0408;
L_0x561184687090 .functor MUXZ 32, v0x561184669750_0, v0x561184674a00_0, L_0x561184686e90, C4<>;
L_0x561184687220 .functor MUXZ 32, L_0x561184687090, v0x56118466c080_0, L_0x561184685f50, C4<>;
L_0x561184687480 .functor MUXZ 32, L_0x561184687220, v0x56118466afc0_0, L_0x5611846865d0, C4<>;
L_0x561184687610 .functor MUXZ 32, L_0x561184687480, v0x56118466add0_0, L_0x561184686240, C4<>;
L_0x561184687b60 .concat [ 1 31 0 0], v0x561184669fe0_0, L_0x7fa2162f0450;
L_0x561184687ca0 .cmp/eq 32, L_0x561184687b60, L_0x7fa2162f0498;
L_0x561184687ed0 .part v0x561184674dd0_0, 0, 16;
L_0x561184688080 .concat [ 16 16 0 0], L_0x561184687ed0, L_0x7fa2162f04e0;
L_0x5611846882c0 .functor MUXZ 32, L_0x56118468ada0, L_0x561184688080, L_0x561184687ca0, C4<>;
L_0x561184688450 .part v0x561184674dd0_0, 0, 6;
L_0x561184688650 .part v0x561184674dd0_0, 6, 5;
L_0x561184688960 .part v0x561184674dd0_0, 0, 26;
L_0x561184688b70 .part v0x561184674dd0_0, 0, 16;
L_0x561184688d80 .concat [ 1 31 0 0], v0x561184674f70_0, L_0x7fa2162f0528;
L_0x561184688a50 .cmp/eq 32, L_0x561184688d80, L_0x7fa2162f0570;
L_0x561184688fa0 .functor MUXZ 1, v0x56118466a0a0_0, L_0x7fa2162f05b8, L_0x561184688a50, C4<>;
L_0x5611846892c0 .concat [ 1 31 0 0], v0x561184674f70_0, L_0x7fa2162f0600;
L_0x5611846893b0 .cmp/eq 32, L_0x5611846892c0, L_0x7fa2162f0648;
L_0x561184689640 .functor MUXZ 1, v0x56118466a220_0, L_0x7fa2162f0690, L_0x5611846893b0, C4<>;
L_0x561184689820 .concat [ 1 31 0 0], v0x561184674f70_0, L_0x7fa2162f06d8;
L_0x561184689a70 .cmp/eq 32, L_0x561184689820, L_0x7fa2162f0720;
L_0x561184689bb0 .functor MUXZ 1, v0x5611846691d0_0, L_0x7fa2162f0768, L_0x561184689a70, C4<>;
L_0x561184689f00 .concat [ 1 31 0 0], v0x561184674f70_0, L_0x7fa2162f07b0;
L_0x561184689ff0 .cmp/eq 32, L_0x561184689f00, L_0x7fa2162f07f8;
L_0x56118468a2b0 .functor MUXZ 1, v0x56118464f630_0, L_0x7fa2162f0840, L_0x561184689ff0, C4<>;
S_0x56118462c2f0 .scope module, "alu" "mips_cpu_alu" 4 156, 5 1 0, S_0x56118462bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_1";
    .port_info 1 /INPUT 32 "data_2";
    .port_info 2 /INPUT 6 "fn";
    .port_info 3 /INPUT 5 "sa";
    .port_info 4 /INPUT 4 "aluop";
    .port_info 5 /OUTPUT 32 "r";
    .port_info 6 /OUTPUT 32 "r_lo";
    .port_info 7 /OUTPUT 1 "hi_en";
    .port_info 8 /OUTPUT 1 "lo_en";
    .port_info 9 /OUTPUT 1 "mfhi";
    .port_info 10 /OUTPUT 1 "mflo";
    .port_info 11 /OUTPUT 1 "branch_con";
    .port_info 12 /OUTPUT 1 "jump_reg";
    .port_info 13 /OUTPUT 1 "link_reg";
v0x56118464e9e0_0 .net "aluop", 3 0, L_0x561184688740;  alias, 1 drivers
v0x56118464f630_0 .var "branch_con", 0 0;
v0x56118464f960_0 .net "data_1", 31 0, L_0x561184687a50;  alias, 1 drivers
v0x561184650370_0 .net "data_2", 31 0, L_0x5611846882c0;  alias, 1 drivers
v0x5611846506c0_0 .var "div_r", 31 0;
v0x56118463dc20_0 .var "div_r_u", 31 0;
v0x561184649f50_0 .net "fn", 5 0, L_0x561184688450;  alias, 1 drivers
v0x561184669110_0 .var "hi_en", 0 0;
v0x5611846691d0_0 .var "jump_reg", 0 0;
v0x561184669290_0 .var "link_reg", 0 0;
v0x561184669350_0 .var "lo_en", 0 0;
v0x561184669410_0 .var "mfhi", 0 0;
v0x5611846694d0_0 .var "mflo", 0 0;
v0x561184669590_0 .var "mult_r", 63 0;
v0x561184669670_0 .var "mult_r_u", 63 0;
v0x561184669750_0 .var "r", 31 0;
v0x561184669830_0 .var "r_lo", 31 0;
v0x561184669910_0 .var "remainder", 31 0;
v0x5611846699f0_0 .var "remainder_u", 31 0;
v0x561184669ad0_0 .net "sa", 4 0, L_0x561184688650;  alias, 1 drivers
E_0x5611845cb4f0/0 .event anyedge, v0x56118464f960_0, v0x561184650370_0, v0x56118464e9e0_0, v0x561184649f50_0;
E_0x5611845cb4f0/1 .event anyedge, v0x561184669590_0, v0x561184669670_0, v0x561184669ad0_0, v0x561184669910_0;
E_0x5611845cb4f0/2 .event anyedge, v0x5611846506c0_0, v0x5611846699f0_0, v0x56118463dc20_0;
E_0x5611845cb4f0 .event/or E_0x5611845cb4f0/0, E_0x5611845cb4f0/1, E_0x5611845cb4f0/2;
S_0x56118462d070 .scope module, "control" "mips_cpu_control" 4 128, 6 1 0, S_0x56118462bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 5 "branch_type";
    .port_info 2 /OUTPUT 1 "regdst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 1 "memread";
    .port_info 6 /OUTPUT 1 "memtoreg";
    .port_info 7 /OUTPUT 4 "aluop";
    .port_info 8 /OUTPUT 1 "memwrite";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /OUTPUT 1 "regwrite";
    .port_info 11 /OUTPUT 1 "link";
v0x561184669ee0_0 .var "aluop", 3 0;
v0x561184669fe0_0 .var "alusrc", 0 0;
v0x56118466a0a0_0 .var "branch", 0 0;
v0x56118466a140_0 .net "branch_type", 4 0, L_0x561184675190;  alias, 1 drivers
v0x56118466a220_0 .var "jump", 0 0;
v0x56118466a330_0 .var "link", 0 0;
v0x56118466a3f0_0 .var "memread", 0 0;
v0x56118466a4b0_0 .var "memtoreg", 0 0;
v0x56118466a570_0 .var "memwrite", 0 0;
v0x56118466a630_0 .net "opcode", 5 0, L_0x5611846750a0;  alias, 1 drivers
v0x56118466a710_0 .var "regdst", 0 0;
v0x56118466a7d0_0 .var "regwrite", 0 0;
E_0x5611845cb840 .event anyedge, v0x56118466a630_0, v0x56118466a140_0;
S_0x561184633550 .scope module, "hilo" "mips_cpu_hilo" 4 186, 7 1 0, S_0x56118462bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "data_hi";
    .port_info 3 /INPUT 32 "data_lo";
    .port_info 4 /INPUT 1 "hi_en";
    .port_info 5 /INPUT 1 "lo_en";
    .port_info 6 /OUTPUT 32 "read_hi";
    .port_info 7 /OUTPUT 32 "read_lo";
v0x56118466ab50_0 .net "clk", 0 0, v0x5611846746f0_0;  alias, 1 drivers
v0x56118466ac30_0 .net "data_hi", 31 0, L_0x56118468a550;  alias, 1 drivers
v0x56118466ad10_0 .net "data_lo", 31 0, L_0x56118468a680;  alias, 1 drivers
v0x56118466add0_0 .var "hi", 31 0;
v0x56118466aeb0_0 .net "hi_en", 0 0, L_0x56118468a740;  alias, 1 drivers
v0x56118466afc0_0 .var "lo", 31 0;
v0x56118466b0a0_0 .net "lo_en", 0 0, L_0x56118468a610;  alias, 1 drivers
v0x56118466b160_0 .net "read_hi", 31 0, v0x56118466add0_0;  alias, 1 drivers
v0x56118466b240_0 .net "read_lo", 31 0, v0x56118466afc0_0;  alias, 1 drivers
v0x56118466b3b0_0 .net "reset", 0 0, v0x561184674f70_0;  alias, 1 drivers
E_0x561184593750 .event posedge, v0x56118466ab50_0;
S_0x561184633920 .scope module, "programc" "mips_cpu_pc" 4 173, 8 1 0, S_0x56118462bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 26 "j_instr_addr";
    .port_info 3 /INPUT 16 "i_instr_addr";
    .port_info 4 /INPUT 32 "reg_addr";
    .port_info 5 /INPUT 1 "branch";
    .port_info 6 /INPUT 1 "jump";
    .port_info 7 /INPUT 1 "jump_reg";
    .port_info 8 /INPUT 1 "branch_con";
    .port_info 9 /OUTPUT 32 "pc";
L_0x7fa2162f0918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56118466b6e0_0 .net/2u *"_ivl_0", 1 0, L_0x7fa2162f0918;  1 drivers
L_0x7fa2162f0960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56118466b7e0_0 .net/2u *"_ivl_4", 15 0, L_0x7fa2162f0960;  1 drivers
v0x56118466b8c0_0 .net "branch", 0 0, L_0x561184688fa0;  alias, 1 drivers
v0x56118466b960_0 .net "branch_con", 0 0, L_0x56118468a2b0;  alias, 1 drivers
v0x56118466ba20_0 .net "clk", 0 0, v0x5611846746f0_0;  alias, 1 drivers
v0x56118466bb10_0 .net "i_instr_addr", 15 0, L_0x561184688b70;  alias, 1 drivers
v0x56118466bbd0_0 .net "i_instr_addr_se", 31 0, L_0x56118468af70;  1 drivers
v0x56118466bcb0_0 .net "j_instr_addr", 25 0, L_0x561184688960;  alias, 1 drivers
v0x56118466bd90_0 .net "j_instr_addr_s2", 27 0, L_0x56118468ae80;  1 drivers
v0x56118466bf00_0 .net "jump", 0 0, L_0x561184689640;  alias, 1 drivers
v0x56118466bfc0_0 .net "jump_reg", 0 0, L_0x561184689bb0;  alias, 1 drivers
v0x56118466c080_0 .var "pc", 31 0;
v0x56118466c160_0 .var "pc_next", 31 0;
v0x56118466c240_0 .net "reg_addr", 31 0, L_0x561184688c60;  alias, 1 drivers
v0x56118466c320_0 .net "reset", 0 0, v0x561184674f70_0;  alias, 1 drivers
E_0x5611845932d0/0 .event anyedge, v0x56118466b3b0_0, v0x56118466bfc0_0, v0x56118466c240_0, v0x56118466bf00_0;
E_0x5611845932d0/1 .event anyedge, v0x56118466c080_0, v0x56118466bd90_0, v0x56118466b8c0_0, v0x56118466b960_0;
E_0x5611845932d0/2 .event anyedge, v0x56118466bbd0_0;
E_0x5611845932d0 .event/or E_0x5611845932d0/0, E_0x5611845932d0/1, E_0x5611845932d0/2;
L_0x56118468ae80 .concat [ 2 26 0 0], L_0x7fa2162f0918, L_0x561184688960;
L_0x56118468af70 .concat [ 16 16 0 0], L_0x561184688b70, L_0x7fa2162f0960;
S_0x561184633d50 .scope module, "regs" "mips_cpu_regs" 4 143, 9 1 0, S_0x56118462bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_reg_1";
    .port_info 3 /INPUT 5 "read_reg_2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
    .port_info 9 /OUTPUT 32 "register_v0";
L_0x56118468ab50 .functor BUFZ 32, L_0x56118468a970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56118468ada0 .functor BUFZ 32, L_0x56118468abc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56118466c630_0 .net *"_ivl_0", 31 0, L_0x56118468a970;  1 drivers
v0x56118466c730_0 .net *"_ivl_10", 6 0, L_0x56118468ac60;  1 drivers
L_0x7fa2162f08d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56118466c810_0 .net *"_ivl_13", 1 0, L_0x7fa2162f08d0;  1 drivers
v0x56118466c8d0_0 .net *"_ivl_2", 6 0, L_0x56118468aa10;  1 drivers
L_0x7fa2162f0888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56118466c9b0_0 .net *"_ivl_5", 1 0, L_0x7fa2162f0888;  1 drivers
v0x56118466cae0_0 .net *"_ivl_8", 31 0, L_0x56118468abc0;  1 drivers
v0x56118466cbc0_0 .net "clk", 0 0, v0x5611846746f0_0;  alias, 1 drivers
v0x56118466ccb0_0 .var/i "i", 31 0;
v0x56118466cd90_0 .net "read_data_1", 31 0, L_0x56118468ab50;  alias, 1 drivers
v0x56118466cf00_0 .net "read_data_2", 31 0, L_0x56118468ada0;  alias, 1 drivers
v0x56118466cfe0_0 .net "read_reg_1", 4 0, L_0x5611846753c0;  alias, 1 drivers
v0x56118466d0c0_0 .net "read_reg_2", 4 0, L_0x561184675540;  alias, 1 drivers
v0x56118466d1a0_0 .net "register_v0", 31 0, v0x56118466d280_2;  alias, 1 drivers
v0x56118466d280 .array "regs", 0 31, 31 0;
v0x56118466d740_0 .net "reset", 0 0, v0x561184674f70_0;  alias, 1 drivers
v0x56118466d7e0_0 .net "write_data", 31 0, L_0x561184687610;  alias, 1 drivers
v0x56118466d8c0_0 .net "write_en", 0 0, L_0x5611845d5a50;  alias, 1 drivers
v0x56118466da90_0 .net "write_reg", 4 0, L_0x561184685eb0;  alias, 1 drivers
L_0x56118468a970 .array/port v0x56118466d280, L_0x56118468aa10;
L_0x56118468aa10 .concat [ 5 2 0 0], L_0x5611846753c0, L_0x7fa2162f0888;
L_0x56118468abc0 .array/port v0x56118466d280, L_0x56118468ac60;
L_0x56118468ac60 .concat [ 5 2 0 0], L_0x561184675540, L_0x7fa2162f08d0;
    .scope S_0x56118462d070;
T_0 ;
    %wait E_0x5611845cb840;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a330_0, 0;
    %load/vec4 v0x56118466a630_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %jmp T_0.14;
T_0.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %jmp T_0.14;
T_0.2 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.14;
T_0.3 ;
    %load/vec4 v0x56118466a140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.15 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.19;
T_0.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a330_0, 0;
    %jmp T_0.19;
T_0.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a330_0, 0;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.14;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.14;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.14;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %jmp T_0.14;
T_0.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.14;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a7d0_0, 0;
    %jmp T_0.14;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118466a330_0, 0;
    %jmp T_0.14;
T_0.11 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x561184669ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118466a710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669fe0_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561184633d50;
T_1 ;
    %wait E_0x561184593750;
    %load/vec4 v0x56118466d740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56118466ccb0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x56118466ccb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56118466ccb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56118466d280, 0, 4;
    %load/vec4 v0x56118466ccb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56118466ccb0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56118466d8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %load/vec4 v0x56118466d7e0_0;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v0x56118466da90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56118466d280, 4;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %load/vec4 v0x56118466da90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56118466d280, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56118462c2f0;
T_2 ;
    %wait E_0x5611845cb4f0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561184669750_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x561184669830_0, 0;
    %load/vec4 v0x56118464f960_0;
    %pad/u 64;
    %load/vec4 v0x561184650370_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0x561184669670_0, 0;
    %load/vec4 v0x56118464f960_0;
    %pad/s 64;
    %load/vec4 v0x561184650370_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x561184669590_0, 0;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %mod;
    %assign/vec4 v0x5611846699f0_0, 0;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %div;
    %assign/vec4 v0x56118463dc20_0, 0;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %mod/s;
    %assign/vec4 v0x561184669910_0, 0;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %div/s;
    %assign/vec4 v0x5611846506c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561184669110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561184669350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561184669410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5611846694d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56118464f630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5611846691d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561184669290_0, 0;
    %load/vec4 v0x56118464e9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x561184649f50_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %jmp T_2.36;
T_2.13 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %add;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.14 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %and;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5611846691d0_0, 0;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %add;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5611846691d0_0, 0;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %add;
    %assign/vec4 v0x561184669750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669290_0, 0;
    %jmp T_2.36;
T_2.17 ;
    %load/vec4 v0x56118464f960_0;
    %assign/vec4 v0x561184669750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669110_0, 0;
    %jmp T_2.36;
T_2.18 ;
    %load/vec4 v0x56118464f960_0;
    %assign/vec4 v0x561184669830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669350_0, 0;
    %jmp T_2.36;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669410_0, 0;
    %jmp T_2.36;
T_2.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5611846694d0_0, 0;
    %jmp T_2.36;
T_2.21 ;
    %load/vec4 v0x561184669590_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x561184669750_0, 0;
    %load/vec4 v0x561184669590_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561184669830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669350_0, 0;
    %jmp T_2.36;
T_2.22 ;
    %load/vec4 v0x561184669670_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x561184669750_0, 0;
    %load/vec4 v0x561184669670_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x561184669830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669350_0, 0;
    %jmp T_2.36;
T_2.23 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %or;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.24 ;
    %load/vec4 v0x561184650370_0;
    %ix/getv 4, v0x561184669ad0_0;
    %shiftl 4;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.25 ;
    %load/vec4 v0x561184650370_0;
    %ix/getv 4, v0x56118464f960_0;
    %shiftl 4;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.26 ;
    %load/vec4 v0x561184650370_0;
    %ix/getv 4, v0x561184669ad0_0;
    %shiftr 4;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.27 ;
    %load/vec4 v0x561184650370_0;
    %ix/getv 4, v0x56118464f960_0;
    %shiftr 4;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.28 ;
    %load/vec4 v0x561184650370_0;
    %ix/getv 4, v0x561184669ad0_0;
    %shiftr 4;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.29 ;
    %load/vec4 v0x561184650370_0;
    %ix/getv 4, v0x56118464f960_0;
    %shiftr 4;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.30 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %sub;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.31 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %xor;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.32 ;
    %load/vec4 v0x561184669910_0;
    %assign/vec4 v0x561184669750_0, 0;
    %load/vec4 v0x5611846506c0_0;
    %assign/vec4 v0x561184669830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669350_0, 0;
    %jmp T_2.36;
T_2.33 ;
    %load/vec4 v0x5611846699f0_0;
    %assign/vec4 v0x561184669750_0, 0;
    %load/vec4 v0x56118463dc20_0;
    %assign/vec4 v0x561184669830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184669350_0, 0;
    %jmp T_2.36;
T_2.34 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.38, 8;
T_2.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.38, 8;
 ; End of false expr.
    %blend;
T_2.38;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.35 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.36;
T_2.36 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.1 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %add;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.12;
T_2.2 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %and;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.12;
T_2.3 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %cmp/e;
    %jmp/0xz  T_2.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118464f630_0, 0;
T_2.41 ;
    %jmp T_2.12;
T_2.4 ;
    %load/vec4 v0x56118464f960_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.43, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118464f630_0, 0;
T_2.43 ;
    %jmp T_2.12;
T_2.5 ;
    %load/vec4 v0x56118464f960_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.45, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118464f630_0, 0;
T_2.45 ;
    %jmp T_2.12;
T_2.6 ;
    %load/vec4 v0x56118464f960_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.47, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118464f630_0, 0;
T_2.47 ;
    %jmp T_2.12;
T_2.7 ;
    %load/vec4 v0x56118464f960_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.49, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118464f630_0, 0;
T_2.49 ;
    %jmp T_2.12;
T_2.8 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %cmp/ne;
    %jmp/0xz  T_2.51, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56118464f630_0, 0;
T_2.51 ;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %or;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.53, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.54, 8;
T_2.53 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.54, 8;
 ; End of false expr.
    %blend;
T_2.54;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x56118464f960_0;
    %load/vec4 v0x561184650370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.55, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.56, 8;
T_2.55 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.56, 8;
 ; End of false expr.
    %blend;
T_2.56;
    %assign/vec4 v0x561184669750_0, 0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561184633920;
T_3 ;
    %wait E_0x5611845932d0;
    %load/vec4 v0x56118466c320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x56118466bfc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x56118466c240_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x56118466bf00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_3.4, 10;
    %load/vec4 v0x56118466c080_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56118466bd90_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_3.5, 10;
T_3.4 ; End of true expr.
    %load/vec4 v0x56118466b8c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56118466b960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 11;
    %jmp/0 T_3.6, 11;
    %load/vec4 v0x56118466c080_0;
    %load/vec4 v0x56118466bbd0_0;
    %add;
    %jmp/1 T_3.7, 11;
T_3.6 ; End of true expr.
    %load/vec4 v0x56118466c080_0;
    %addi 4, 0, 32;
    %jmp/0 T_3.7, 11;
 ; End of false expr.
    %blend;
T_3.7;
    %jmp/0 T_3.5, 10;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x56118466c160_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561184633920;
T_4 ;
    %wait E_0x561184593750;
    %load/vec4 v0x56118466c160_0;
    %assign/vec4 v0x56118466c080_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561184633550;
T_5 ;
    %wait E_0x561184593750;
    %load/vec4 v0x56118466b3b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x56118466aeb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x56118466ac30_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x56118466add0_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0x56118466add0_0, 0;
    %load/vec4 v0x56118466b3b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %load/vec4 v0x56118466b0a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x56118466ad10_0;
    %jmp/1 T_5.7, 9;
T_5.6 ; End of true expr.
    %load/vec4 v0x56118466afc0_0;
    %jmp/0 T_5.7, 9;
 ; End of false expr.
    %blend;
T_5.7;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v0x56118466afc0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5611846345b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5611846746f0_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x5611846746f0_0;
    %nor/r;
    %store/vec4 v0x5611846746f0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5611846746f0_0;
    %nor/r;
    %store/vec4 v0x5611846746f0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x56118460da40 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5611846345b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561184674f70_0, 0;
    %wait E_0x561184593750;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561184674f70_0, 0;
    %wait E_0x561184593750;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561184674f70_0, 0;
    %pushi/vec4 604045344, 0, 32;
    %store/vec4 v0x561184674dd0_0, 0, 32;
    %wait E_0x5611845cc280;
    %vpi_call/w 3 52 "$display", "c1 instr_address = %h", v0x561184674c70_0 {0 0 0};
    %wait E_0x561184593750;
    %pushi/vec4 2351038464, 0, 32;
    %store/vec4 v0x561184674dd0_0, 0, 32;
    %pushi/vec4 4026531840, 0, 32;
    %store/vec4 v0x561184674a00_0, 0, 32;
    %wait E_0x5611845cc280;
    %vpi_call/w 3 62 "$display", "c2 instr_address = %h", v0x561184674c70_0 {0 0 0};
    %wait E_0x561184593750;
    %pushi/vec4 69271680, 0, 32;
    %store/vec4 v0x561184674dd0_0, 0, 32;
    %wait E_0x5611845cc280;
    %vpi_call/w 3 70 "$display", "c3 instr_address = %h", v0x561184674c70_0 {0 0 0};
    %vpi_call/w 3 71 "$display", "c3 register_v0 = %h", v0x561184674ea0_0 {0 0 0};
    %wait E_0x561184593750;
    %pushi/vec4 67174528, 0, 32;
    %store/vec4 v0x561184674dd0_0, 0, 32;
    %wait E_0x5611845cc280;
    %vpi_call/w 3 79 "$display", "c4 instr_address = %h", v0x561184674c70_0 {0 0 0};
    %load/vec4 v0x561184674c70_0;
    %cmpi/e 3217031304, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 80 "$fatal", 32'sb00000000000000000000000000000001, "Fail" {0 0 0};
T_7.1 ;
    %wait E_0x561184593750;
    %pushi/vec4 71368832, 0, 32;
    %store/vec4 v0x561184674dd0_0, 0, 32;
    %wait E_0x5611845cc280;
    %vpi_call/w 3 88 "$display", "c5 instr_address = %h", v0x561184674c70_0 {0 0 0};
    %load/vec4 v0x561184674c70_0;
    %cmpi/e 3217031432, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "Fail" {0 0 0};
T_7.3 ;
    %wait E_0x5611845cc280;
    %vpi_call/w 3 92 "$display", "c6 instr_address = %h", v0x561184674c70_0 {0 0 0};
    %load/vec4 v0x561184674c70_0;
    %cmpi/e 3217031436, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 93 "$fatal", 32'sb00000000000000000000000000000001, "Fail" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 94 "$display", "BGEZ Pass" {0 0 0};
    %vpi_call/w 3 95 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb/bgez.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_control.v";
    "rtl/mips_cpu_hilo.v";
    "rtl/mips_cpu_pc.v";
    "rtl/mips_cpu_regs.v";
