// Seed: 2825777689
module module_0 (
    output logic id_2,
    output logic id_3,
    input  logic id_4,
    output logic id_5,
    output logic id_6,
    input  logic id_7,
    input  logic id_8,
    input  logic id_9,
    input  logic id_10
);
  assign id_5 = id_3 - 1;
  assign id_6 = 1;
  always @(posedge id_9 or negedge !(1)) begin
    id_2 = id_5;
    id_1 <= 1;
  end
endmodule
