#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24adae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24aec40 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x24a77a0 .functor NOT 1, L_0x24dccd0, C4<0>, C4<0>, C4<0>;
L_0x24dbae0 .functor XOR 32, L_0x24dca00, L_0x24dcaa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x24af720 .functor XOR 32, L_0x24dbae0, L_0x24dcb90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x24d8c10_0 .net *"_ivl_10", 31 0, L_0x24dcb90;  1 drivers
v0x24d8d10_0 .net *"_ivl_12", 31 0, L_0x24af720;  1 drivers
v0x24d8df0_0 .net *"_ivl_2", 31 0, L_0x24dc960;  1 drivers
v0x24d8eb0_0 .net *"_ivl_4", 31 0, L_0x24dca00;  1 drivers
v0x24d8f90_0 .net *"_ivl_6", 31 0, L_0x24dcaa0;  1 drivers
v0x24d90c0_0 .net *"_ivl_8", 31 0, L_0x24dbae0;  1 drivers
v0x24d91a0_0 .var "clk", 0 0;
v0x24d9240_0 .net "in", 7 0, v0x24d75d0_0;  1 drivers
v0x24d92e0_0 .net "out_dut", 31 0, L_0x24dc780;  1 drivers
v0x24d93a0_0 .net "out_ref", 31 0, L_0x24d9e70;  1 drivers
v0x24d9440_0 .var/2u "stats1", 159 0;
v0x24d9500_0 .var/2u "strobe", 0 0;
v0x24d95c0_0 .net "tb_match", 0 0, L_0x24dccd0;  1 drivers
v0x24d9680_0 .net "tb_mismatch", 0 0, L_0x24a77a0;  1 drivers
L_0x24dc960 .concat [ 32 0 0 0], L_0x24d9e70;
L_0x24dca00 .concat [ 32 0 0 0], L_0x24d9e70;
L_0x24dcaa0 .concat [ 32 0 0 0], L_0x24dc780;
L_0x24dcb90 .concat [ 32 0 0 0], L_0x24d9e70;
L_0x24dccd0 .cmp/eeq 32, L_0x24dc960, L_0x24af720;
S_0x24aedd0 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x24aec40;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x24a7a10_0 .net *"_ivl_1", 0 0, L_0x24d97c0;  1 drivers
v0x24a7ab0_0 .net *"_ivl_2", 23 0, L_0x24d9920;  1 drivers
v0x24d7080_0 .net "in", 7 0, v0x24d75d0_0;  alias, 1 drivers
v0x24d7140_0 .net "out", 31 0, L_0x24d9e70;  alias, 1 drivers
L_0x24d97c0 .part v0x24d75d0_0, 7, 1;
LS_0x24d9920_0_0 .concat [ 1 1 1 1], L_0x24d97c0, L_0x24d97c0, L_0x24d97c0, L_0x24d97c0;
LS_0x24d9920_0_4 .concat [ 1 1 1 1], L_0x24d97c0, L_0x24d97c0, L_0x24d97c0, L_0x24d97c0;
LS_0x24d9920_0_8 .concat [ 1 1 1 1], L_0x24d97c0, L_0x24d97c0, L_0x24d97c0, L_0x24d97c0;
LS_0x24d9920_0_12 .concat [ 1 1 1 1], L_0x24d97c0, L_0x24d97c0, L_0x24d97c0, L_0x24d97c0;
LS_0x24d9920_0_16 .concat [ 1 1 1 1], L_0x24d97c0, L_0x24d97c0, L_0x24d97c0, L_0x24d97c0;
LS_0x24d9920_0_20 .concat [ 1 1 1 1], L_0x24d97c0, L_0x24d97c0, L_0x24d97c0, L_0x24d97c0;
LS_0x24d9920_1_0 .concat [ 4 4 4 4], LS_0x24d9920_0_0, LS_0x24d9920_0_4, LS_0x24d9920_0_8, LS_0x24d9920_0_12;
LS_0x24d9920_1_4 .concat [ 4 4 0 0], LS_0x24d9920_0_16, LS_0x24d9920_0_20;
L_0x24d9920 .concat [ 16 8 0 0], LS_0x24d9920_1_0, LS_0x24d9920_1_4;
L_0x24d9e70 .concat [ 8 24 0 0], v0x24d75d0_0, L_0x24d9920;
S_0x24d7280 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x24aec40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x24d74f0_0 .net "clk", 0 0, v0x24d91a0_0;  1 drivers
v0x24d75d0_0 .var "in", 7 0;
E_0x24ad170/0 .event negedge, v0x24d74f0_0;
E_0x24ad170/1 .event posedge, v0x24d74f0_0;
E_0x24ad170 .event/or E_0x24ad170/0, E_0x24ad170/1;
S_0x24d76d0 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x24aec40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 32 "out";
v0x24d7900_0 .net *"_ivl_1", 0 0, L_0x24d9f10;  1 drivers
v0x24d79e0_0 .net *"_ivl_10", 23 0, L_0x24da870;  1 drivers
v0x24d7ac0_0 .net *"_ivl_13", 0 0, L_0x24dad70;  1 drivers
v0x24d7b80_0 .net *"_ivl_14", 23 0, L_0x24dae10;  1 drivers
v0x24d7c60_0 .net *"_ivl_17", 0 0, L_0x24db1e0;  1 drivers
v0x24d7d90_0 .net *"_ivl_18", 23 0, L_0x24db280;  1 drivers
v0x24d7e70_0 .net *"_ivl_2", 23 0, L_0x24d9fb0;  1 drivers
v0x24d7f50_0 .net *"_ivl_21", 0 0, L_0x24db690;  1 drivers
v0x24d8030_0 .net *"_ivl_22", 23 0, L_0x24db730;  1 drivers
v0x24d8110_0 .net *"_ivl_25", 0 0, L_0x24dbb50;  1 drivers
v0x24d81f0_0 .net *"_ivl_26", 23 0, L_0x24dbbf0;  1 drivers
v0x24d82d0_0 .net *"_ivl_29", 0 0, L_0x24dc020;  1 drivers
v0x24d83b0_0 .net *"_ivl_30", 23 0, L_0x24dc0c0;  1 drivers
v0x24d8490_0 .net *"_ivl_32", 199 0, L_0x24dc500;  1 drivers
v0x24d8570_0 .net *"_ivl_5", 0 0, L_0x24da380;  1 drivers
v0x24d8650_0 .net *"_ivl_6", 23 0, L_0x24da420;  1 drivers
v0x24d8730_0 .net *"_ivl_9", 0 0, L_0x24da7d0;  1 drivers
v0x24d8810_0 .net "in", 7 0, v0x24d75d0_0;  alias, 1 drivers
v0x24d88d0_0 .net "out", 31 0, L_0x24dc780;  alias, 1 drivers
L_0x24d9f10 .part v0x24d75d0_0, 7, 1;
LS_0x24d9fb0_0_0 .concat [ 1 1 1 1], L_0x24d9f10, L_0x24d9f10, L_0x24d9f10, L_0x24d9f10;
LS_0x24d9fb0_0_4 .concat [ 1 1 1 1], L_0x24d9f10, L_0x24d9f10, L_0x24d9f10, L_0x24d9f10;
LS_0x24d9fb0_0_8 .concat [ 1 1 1 1], L_0x24d9f10, L_0x24d9f10, L_0x24d9f10, L_0x24d9f10;
LS_0x24d9fb0_0_12 .concat [ 1 1 1 1], L_0x24d9f10, L_0x24d9f10, L_0x24d9f10, L_0x24d9f10;
LS_0x24d9fb0_0_16 .concat [ 1 1 1 1], L_0x24d9f10, L_0x24d9f10, L_0x24d9f10, L_0x24d9f10;
LS_0x24d9fb0_0_20 .concat [ 1 1 1 1], L_0x24d9f10, L_0x24d9f10, L_0x24d9f10, L_0x24d9f10;
LS_0x24d9fb0_1_0 .concat [ 4 4 4 4], LS_0x24d9fb0_0_0, LS_0x24d9fb0_0_4, LS_0x24d9fb0_0_8, LS_0x24d9fb0_0_12;
LS_0x24d9fb0_1_4 .concat [ 4 4 0 0], LS_0x24d9fb0_0_16, LS_0x24d9fb0_0_20;
L_0x24d9fb0 .concat [ 16 8 0 0], LS_0x24d9fb0_1_0, LS_0x24d9fb0_1_4;
L_0x24da380 .part v0x24d75d0_0, 6, 1;
LS_0x24da420_0_0 .concat [ 1 1 1 1], L_0x24da380, L_0x24da380, L_0x24da380, L_0x24da380;
LS_0x24da420_0_4 .concat [ 1 1 1 1], L_0x24da380, L_0x24da380, L_0x24da380, L_0x24da380;
LS_0x24da420_0_8 .concat [ 1 1 1 1], L_0x24da380, L_0x24da380, L_0x24da380, L_0x24da380;
LS_0x24da420_0_12 .concat [ 1 1 1 1], L_0x24da380, L_0x24da380, L_0x24da380, L_0x24da380;
LS_0x24da420_0_16 .concat [ 1 1 1 1], L_0x24da380, L_0x24da380, L_0x24da380, L_0x24da380;
LS_0x24da420_0_20 .concat [ 1 1 1 1], L_0x24da380, L_0x24da380, L_0x24da380, L_0x24da380;
LS_0x24da420_1_0 .concat [ 4 4 4 4], LS_0x24da420_0_0, LS_0x24da420_0_4, LS_0x24da420_0_8, LS_0x24da420_0_12;
LS_0x24da420_1_4 .concat [ 4 4 0 0], LS_0x24da420_0_16, LS_0x24da420_0_20;
L_0x24da420 .concat [ 16 8 0 0], LS_0x24da420_1_0, LS_0x24da420_1_4;
L_0x24da7d0 .part v0x24d75d0_0, 5, 1;
LS_0x24da870_0_0 .concat [ 1 1 1 1], L_0x24da7d0, L_0x24da7d0, L_0x24da7d0, L_0x24da7d0;
LS_0x24da870_0_4 .concat [ 1 1 1 1], L_0x24da7d0, L_0x24da7d0, L_0x24da7d0, L_0x24da7d0;
LS_0x24da870_0_8 .concat [ 1 1 1 1], L_0x24da7d0, L_0x24da7d0, L_0x24da7d0, L_0x24da7d0;
LS_0x24da870_0_12 .concat [ 1 1 1 1], L_0x24da7d0, L_0x24da7d0, L_0x24da7d0, L_0x24da7d0;
LS_0x24da870_0_16 .concat [ 1 1 1 1], L_0x24da7d0, L_0x24da7d0, L_0x24da7d0, L_0x24da7d0;
LS_0x24da870_0_20 .concat [ 1 1 1 1], L_0x24da7d0, L_0x24da7d0, L_0x24da7d0, L_0x24da7d0;
LS_0x24da870_1_0 .concat [ 4 4 4 4], LS_0x24da870_0_0, LS_0x24da870_0_4, LS_0x24da870_0_8, LS_0x24da870_0_12;
LS_0x24da870_1_4 .concat [ 4 4 0 0], LS_0x24da870_0_16, LS_0x24da870_0_20;
L_0x24da870 .concat [ 16 8 0 0], LS_0x24da870_1_0, LS_0x24da870_1_4;
L_0x24dad70 .part v0x24d75d0_0, 4, 1;
LS_0x24dae10_0_0 .concat [ 1 1 1 1], L_0x24dad70, L_0x24dad70, L_0x24dad70, L_0x24dad70;
LS_0x24dae10_0_4 .concat [ 1 1 1 1], L_0x24dad70, L_0x24dad70, L_0x24dad70, L_0x24dad70;
LS_0x24dae10_0_8 .concat [ 1 1 1 1], L_0x24dad70, L_0x24dad70, L_0x24dad70, L_0x24dad70;
LS_0x24dae10_0_12 .concat [ 1 1 1 1], L_0x24dad70, L_0x24dad70, L_0x24dad70, L_0x24dad70;
LS_0x24dae10_0_16 .concat [ 1 1 1 1], L_0x24dad70, L_0x24dad70, L_0x24dad70, L_0x24dad70;
LS_0x24dae10_0_20 .concat [ 1 1 1 1], L_0x24dad70, L_0x24dad70, L_0x24dad70, L_0x24dad70;
LS_0x24dae10_1_0 .concat [ 4 4 4 4], LS_0x24dae10_0_0, LS_0x24dae10_0_4, LS_0x24dae10_0_8, LS_0x24dae10_0_12;
LS_0x24dae10_1_4 .concat [ 4 4 0 0], LS_0x24dae10_0_16, LS_0x24dae10_0_20;
L_0x24dae10 .concat [ 16 8 0 0], LS_0x24dae10_1_0, LS_0x24dae10_1_4;
L_0x24db1e0 .part v0x24d75d0_0, 3, 1;
LS_0x24db280_0_0 .concat [ 1 1 1 1], L_0x24db1e0, L_0x24db1e0, L_0x24db1e0, L_0x24db1e0;
LS_0x24db280_0_4 .concat [ 1 1 1 1], L_0x24db1e0, L_0x24db1e0, L_0x24db1e0, L_0x24db1e0;
LS_0x24db280_0_8 .concat [ 1 1 1 1], L_0x24db1e0, L_0x24db1e0, L_0x24db1e0, L_0x24db1e0;
LS_0x24db280_0_12 .concat [ 1 1 1 1], L_0x24db1e0, L_0x24db1e0, L_0x24db1e0, L_0x24db1e0;
LS_0x24db280_0_16 .concat [ 1 1 1 1], L_0x24db1e0, L_0x24db1e0, L_0x24db1e0, L_0x24db1e0;
LS_0x24db280_0_20 .concat [ 1 1 1 1], L_0x24db1e0, L_0x24db1e0, L_0x24db1e0, L_0x24db1e0;
LS_0x24db280_1_0 .concat [ 4 4 4 4], LS_0x24db280_0_0, LS_0x24db280_0_4, LS_0x24db280_0_8, LS_0x24db280_0_12;
LS_0x24db280_1_4 .concat [ 4 4 0 0], LS_0x24db280_0_16, LS_0x24db280_0_20;
L_0x24db280 .concat [ 16 8 0 0], LS_0x24db280_1_0, LS_0x24db280_1_4;
L_0x24db690 .part v0x24d75d0_0, 2, 1;
LS_0x24db730_0_0 .concat [ 1 1 1 1], L_0x24db690, L_0x24db690, L_0x24db690, L_0x24db690;
LS_0x24db730_0_4 .concat [ 1 1 1 1], L_0x24db690, L_0x24db690, L_0x24db690, L_0x24db690;
LS_0x24db730_0_8 .concat [ 1 1 1 1], L_0x24db690, L_0x24db690, L_0x24db690, L_0x24db690;
LS_0x24db730_0_12 .concat [ 1 1 1 1], L_0x24db690, L_0x24db690, L_0x24db690, L_0x24db690;
LS_0x24db730_0_16 .concat [ 1 1 1 1], L_0x24db690, L_0x24db690, L_0x24db690, L_0x24db690;
LS_0x24db730_0_20 .concat [ 1 1 1 1], L_0x24db690, L_0x24db690, L_0x24db690, L_0x24db690;
LS_0x24db730_1_0 .concat [ 4 4 4 4], LS_0x24db730_0_0, LS_0x24db730_0_4, LS_0x24db730_0_8, LS_0x24db730_0_12;
LS_0x24db730_1_4 .concat [ 4 4 0 0], LS_0x24db730_0_16, LS_0x24db730_0_20;
L_0x24db730 .concat [ 16 8 0 0], LS_0x24db730_1_0, LS_0x24db730_1_4;
L_0x24dbb50 .part v0x24d75d0_0, 1, 1;
LS_0x24dbbf0_0_0 .concat [ 1 1 1 1], L_0x24dbb50, L_0x24dbb50, L_0x24dbb50, L_0x24dbb50;
LS_0x24dbbf0_0_4 .concat [ 1 1 1 1], L_0x24dbb50, L_0x24dbb50, L_0x24dbb50, L_0x24dbb50;
LS_0x24dbbf0_0_8 .concat [ 1 1 1 1], L_0x24dbb50, L_0x24dbb50, L_0x24dbb50, L_0x24dbb50;
LS_0x24dbbf0_0_12 .concat [ 1 1 1 1], L_0x24dbb50, L_0x24dbb50, L_0x24dbb50, L_0x24dbb50;
LS_0x24dbbf0_0_16 .concat [ 1 1 1 1], L_0x24dbb50, L_0x24dbb50, L_0x24dbb50, L_0x24dbb50;
LS_0x24dbbf0_0_20 .concat [ 1 1 1 1], L_0x24dbb50, L_0x24dbb50, L_0x24dbb50, L_0x24dbb50;
LS_0x24dbbf0_1_0 .concat [ 4 4 4 4], LS_0x24dbbf0_0_0, LS_0x24dbbf0_0_4, LS_0x24dbbf0_0_8, LS_0x24dbbf0_0_12;
LS_0x24dbbf0_1_4 .concat [ 4 4 0 0], LS_0x24dbbf0_0_16, LS_0x24dbbf0_0_20;
L_0x24dbbf0 .concat [ 16 8 0 0], LS_0x24dbbf0_1_0, LS_0x24dbbf0_1_4;
L_0x24dc020 .part v0x24d75d0_0, 0, 1;
LS_0x24dc0c0_0_0 .concat [ 1 1 1 1], L_0x24dc020, L_0x24dc020, L_0x24dc020, L_0x24dc020;
LS_0x24dc0c0_0_4 .concat [ 1 1 1 1], L_0x24dc020, L_0x24dc020, L_0x24dc020, L_0x24dc020;
LS_0x24dc0c0_0_8 .concat [ 1 1 1 1], L_0x24dc020, L_0x24dc020, L_0x24dc020, L_0x24dc020;
LS_0x24dc0c0_0_12 .concat [ 1 1 1 1], L_0x24dc020, L_0x24dc020, L_0x24dc020, L_0x24dc020;
LS_0x24dc0c0_0_16 .concat [ 1 1 1 1], L_0x24dc020, L_0x24dc020, L_0x24dc020, L_0x24dc020;
LS_0x24dc0c0_0_20 .concat [ 1 1 1 1], L_0x24dc020, L_0x24dc020, L_0x24dc020, L_0x24dc020;
LS_0x24dc0c0_1_0 .concat [ 4 4 4 4], LS_0x24dc0c0_0_0, LS_0x24dc0c0_0_4, LS_0x24dc0c0_0_8, LS_0x24dc0c0_0_12;
LS_0x24dc0c0_1_4 .concat [ 4 4 0 0], LS_0x24dc0c0_0_16, LS_0x24dc0c0_0_20;
L_0x24dc0c0 .concat [ 16 8 0 0], LS_0x24dc0c0_1_0, LS_0x24dc0c0_1_4;
LS_0x24dc500_0_0 .concat [ 8 24 24 24], v0x24d75d0_0, L_0x24dc0c0, L_0x24dbbf0, L_0x24db730;
LS_0x24dc500_0_4 .concat [ 24 24 24 24], L_0x24db280, L_0x24dae10, L_0x24da870, L_0x24da420;
LS_0x24dc500_0_8 .concat [ 24 0 0 0], L_0x24d9fb0;
L_0x24dc500 .concat [ 80 96 24 0], LS_0x24dc500_0_0, LS_0x24dc500_0_4, LS_0x24dc500_0_8;
L_0x24dc780 .part L_0x24dc500, 0, 32;
S_0x24d8a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x24aec40;
 .timescale -12 -12;
E_0x24ace20 .event anyedge, v0x24d9500_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24d9500_0;
    %nor/r;
    %assign/vec4 v0x24d9500_0, 0;
    %wait E_0x24ace20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24d7280;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24ad170;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x24d75d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x24aec40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24d91a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24d9500_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x24aec40;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x24d91a0_0;
    %inv;
    %store/vec4 v0x24d91a0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x24aec40;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24d74f0_0, v0x24d9680_0, v0x24d9240_0, v0x24d93a0_0, v0x24d92e0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x24aec40;
T_5 ;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x24aec40;
T_6 ;
    %wait E_0x24ad170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24d9440_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24d9440_0, 4, 32;
    %load/vec4 v0x24d95c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24d9440_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24d9440_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24d9440_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x24d93a0_0;
    %load/vec4 v0x24d93a0_0;
    %load/vec4 v0x24d92e0_0;
    %xor;
    %load/vec4 v0x24d93a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24d9440_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x24d9440_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24d9440_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector4/vector4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/vector4/iter1/response1/top_module.sv";
