var g_data = {"28":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"b":1},{"n":"COMP_LESS_UNIT","s":26,"b":1},{"n":"u_low","s":27,"b":1},{"n":"u_low","s":28,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"29":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"b":1},{"n":"COMP_LESS_UNIT","s":26,"b":1},{"n":"u_low","s":27,"b":1},{"n":"u_high","s":29,"z":1}],"loc":{"cp":33.33,"data":{"fe":[4,0,1],"t":[4,0,1]}}},"27":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_low","l":"Verilog","sn":4,"ln":11,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"b":1},{"n":"COMP_LESS_UNIT","s":26,"b":1},{"n":"u_low","s":27,"z":1}],"children":[{"n":"u_high","id":29,"zf":1,"tc":33.33,"fe":0.00,"t":0.00},{"n":"u_low","id":28,"zf":1,"tc":41.66,"fe":0.00,"t":25.00}],"rec":{"cp":40.89,"data":{"fe":[13,1],"t":[20,3]}},"loc":{"cp":45.55,"data":{"fe":[5,1,1],"t":[12,2,1]}}},"31":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"b":1},{"n":"COMP_LESS_UNIT","s":26,"b":1},{"n":"u_high","s":30,"b":1},{"n":"u_low","s":31,"z":1}],"loc":{"cp":33.33,"data":{"fe":[4,0,1],"t":[4,0,1]}}},"32":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"b":1},{"n":"COMP_LESS_UNIT","s":26,"b":1},{"n":"u_high","s":30,"b":1},{"n":"u_high","s":32,"z":1}],"loc":{"cp":33.33,"data":{"fe":[4,0,1],"t":[4,0,1]}}},"30":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high","l":"Verilog","sn":4,"ln":18,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"b":1},{"n":"COMP_LESS_UNIT","s":26,"b":1},{"n":"u_high","s":30,"z":1}],"children":[{"n":"u_high","id":32,"zf":1,"tc":33.33,"fe":0.00,"t":0.00},{"n":"u_low","id":31,"zf":1,"tc":33.33,"fe":0.00,"t":0.00}],"rec":{"cp":33.33,"data":{"fe":[13,0],"t":[20,0]}},"loc":{"cp":33.33,"data":{"fe":[5,0,1],"t":[12,0,1]}}},"26":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT/COMP_LESS_UNIT","l":"Verilog","sn":3,"ln":14,"du":{"n":"work.COMP_8bit","s":4,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"b":1},{"n":"COMP_LESS_UNIT","s":26,"z":1}],"children":[{"n":"u_high","id":30,"zf":1,"tc":33.33,"fe":0.00,"t":0.00},{"n":"u_low","id":27,"zf":1,"tc":40.89,"fe":7.69,"t":15.00}],"rec":{"cp":37.14,"data":{"fe":[29,1],"t":[50,4]}},"loc":{"cp":36.66,"data":{"fe":[3,0,1],"t":[10,1,1]}}},"25":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SWAP_UNIT","l":"Verilog","sn":2,"ln":60,"du":{"n":"work.EXP_swap","s":3,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SWAP_UNIT","s":25,"z":1}],"children":[{"n":"COMP_LESS_UNIT","id":26,"zf":1,"tc":37.14,"fe":3.44,"t":8.00}],"rec":{"cp":40.44,"data":{"b":[4,2],"fe":[29,1],"t":[84,7]}},"loc":{"cp":52.94,"data":{"b":[4,2,1],"t":[34,3,1]}}},"35":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0","l":"Verilog","sn":8,"ln":57,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SUB_UNIT","s":33,"b":1},{"n":"CLA_8BIT_UNIT","s":34,"b":1},{"n":"CLA_4BIT_UNIT_0","s":35,"z":1}],"loc":{"cp":39.47,"data":{"fe":[22,1,1],"t":[36,5,1]}}},"36":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1","l":"Verilog","sn":8,"ln":67,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SUB_UNIT","s":33,"b":1},{"n":"CLA_8BIT_UNIT","s":34,"b":1},{"n":"CLA_4BIT_UNIT_1","s":36,"z":1}],"loc":{"cp":33.33,"data":{"fe":[22,0,1],"t":[36,0,1]}}},"34":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SUB_UNIT/CLA_8BIT_UNIT","l":"Verilog","sn":7,"ln":12,"du":{"n":"work.CLA_8bit","s":8,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SUB_UNIT","s":33,"b":1},{"n":"CLA_8BIT_UNIT","s":34,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_1","id":36,"zf":1,"tc":33.33,"fe":0.00,"t":0.00},{"n":"CLA_4BIT_UNIT_0","id":35,"zf":1,"tc":39.47,"fe":4.54,"t":13.88}],"rec":{"cp":36.66,"data":{"fe":[50,1],"t":[100,8]}},"loc":{"cp":36.90,"data":{"fe":[6,0,1],"t":[28,3,1]}}},"33":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_SUB_UNIT","l":"Verilog","sn":2,"ln":69,"du":{"n":"work.EXP_sub","s":7,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_SUB_UNIT","s":33,"z":1}],"children":[{"n":"CLA_8BIT_UNIT","id":34,"zf":1,"tc":36.66,"fe":2.00,"t":8.00}],"rec":{"cp":36.52,"data":{"fe":[50,1],"t":[132,10]}},"loc":{"cp":53.12,"data":{"t":[32,2,1]}}},"37":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_PRE_SWAP_BY_EXPONENT_UNIT","l":"Verilog","sn":2,"ln":81,"du":{"n":"work.MAN_swap","s":10,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_PRE_SWAP_BY_EXPONENT_UNIT","s":37,"z":1}],"loc":{"cp":55.00,"data":{"b":[4,2,1],"t":[300,45,1]}}},"38":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/SHF_RIGHT_28BIT_UNIT","l":"Verilog","sn":2,"ln":98,"du":{"n":"work.SHF_right_28bit","s":11,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"SHF_RIGHT_28BIT_UNIT","s":38,"z":1}],"loc":{"cp":53.22,"data":{"s":[17,13,1],"b":[10,6,1],"t":[56,13,1]}}},"41":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[6]/u_comp4","s":40,"b":1},{"n":"u_low","s":41,"z":1}],"loc":{"cp":50.00,"data":{"fe":[4,0,1],"t":[4,2,1]}}},"42":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[6]/u_comp4","s":40,"b":1},{"n":"u_high","s":42,"z":1}],"loc":{"cp":58.33,"data":{"fe":[4,1,1],"t":[4,2,1]}}},"40":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[6]/u_comp4","l":"Verilog","sn":12,"ln":19,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[6]/u_comp4","s":40,"z":1}],"children":[{"n":"u_high","id":42,"zf":1,"tc":58.33,"fe":25.00,"t":50.00},{"n":"u_low","id":41,"zf":1,"tc":50.00,"fe":0.00,"t":50.00}],"rec":{"cp":60.25,"data":{"fe":[13,4],"t":[20,10]}},"loc":{"cp":70.00,"data":{"fe":[5,3,1],"t":[12,6,1]}}},"44":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[5]/u_comp4","s":43,"b":1},{"n":"u_low","s":44,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"45":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[5]/u_comp4","s":43,"b":1},{"n":"u_high","s":45,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"43":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[5]/u_comp4","l":"Verilog","sn":12,"ln":19,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[5]/u_comp4","s":43,"z":1}],"children":[{"n":"u_high","id":45,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"u_low","id":44,"zf":1,"tc":41.66,"fe":0.00,"t":25.00}],"rec":{"cp":41.66,"data":{"fe":[13,0],"t":[20,5]}},"loc":{"cp":41.66,"data":{"fe":[5,0,1],"t":[12,3,1]}}},"47":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[4]/u_comp4","s":46,"b":1},{"n":"u_low","s":47,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"48":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[4]/u_comp4","s":46,"b":1},{"n":"u_high","s":48,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"46":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[4]/u_comp4","l":"Verilog","sn":12,"ln":19,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[4]/u_comp4","s":46,"z":1}],"children":[{"n":"u_high","id":48,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"u_low","id":47,"zf":1,"tc":41.66,"fe":0.00,"t":25.00}],"rec":{"cp":41.66,"data":{"fe":[13,0],"t":[20,5]}},"loc":{"cp":41.66,"data":{"fe":[5,0,1],"t":[12,3,1]}}},"50":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[3]/u_comp4","s":49,"b":1},{"n":"u_low","s":50,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"51":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[3]/u_comp4","s":49,"b":1},{"n":"u_high","s":51,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"49":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[3]/u_comp4","l":"Verilog","sn":12,"ln":19,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[3]/u_comp4","s":49,"z":1}],"children":[{"n":"u_high","id":51,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"u_low","id":50,"zf":1,"tc":41.66,"fe":0.00,"t":25.00}],"rec":{"cp":41.66,"data":{"fe":[13,0],"t":[20,5]}},"loc":{"cp":41.66,"data":{"fe":[5,0,1],"t":[12,3,1]}}},"53":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[2]/u_comp4","s":52,"b":1},{"n":"u_low","s":53,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"54":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[2]/u_comp4","s":52,"b":1},{"n":"u_high","s":54,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"52":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[2]/u_comp4","l":"Verilog","sn":12,"ln":19,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[2]/u_comp4","s":52,"z":1}],"children":[{"n":"u_high","id":54,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"u_low","id":53,"zf":1,"tc":41.66,"fe":0.00,"t":25.00}],"rec":{"cp":41.66,"data":{"fe":[13,0],"t":[20,5]}},"loc":{"cp":41.66,"data":{"fe":[5,0,1],"t":[12,3,1]}}},"56":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[1]/u_comp4","s":55,"b":1},{"n":"u_low","s":56,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"57":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[1]/u_comp4","s":55,"b":1},{"n":"u_high","s":57,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"55":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[1]/u_comp4","l":"Verilog","sn":12,"ln":19,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[1]/u_comp4","s":55,"z":1}],"children":[{"n":"u_high","id":57,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"u_low","id":56,"zf":1,"tc":41.66,"fe":0.00,"t":25.00}],"rec":{"cp":41.66,"data":{"fe":[13,0],"t":[20,5]}},"loc":{"cp":41.66,"data":{"fe":[5,0,1],"t":[12,3,1]}}},"59":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[0]/u_comp4","s":58,"b":1},{"n":"u_low","s":59,"z":1}],"loc":{"cp":33.33,"data":{"fe":[4,0,1],"t":[4,0,1]}}},"60":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[0]/u_comp4","s":58,"b":1},{"n":"u_high","s":60,"z":1}],"loc":{"cp":41.66,"data":{"fe":[4,0,1],"t":[4,1,1]}}},"58":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT/GEN_COMP_4BIT[0]/u_comp4","l":"Verilog","sn":12,"ln":19,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"b":1},{"n":"GEN_COMP_4BIT[0]/u_comp4","s":58,"z":1}],"children":[{"n":"u_high","id":60,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"u_low","id":59,"zf":1,"tc":33.33,"fe":0.00,"t":0.00}],"rec":{"cp":40.89,"data":{"fe":[13,1],"t":[20,3]}},"loc":{"cp":45.55,"data":{"fe":[5,1,1],"t":[12,2,1]}}},"39":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_COMP_28BIT_UNIT","l":"Verilog","sn":2,"ln":105,"du":{"n":"work.COMP_28bit","s":12,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":39,"z":1}],"children":[{"n":"GEN_COMP_4BIT[0]/u_comp4","id":58,"zf":1,"tc":40.89,"fe":7.69,"t":15.00},{"n":"GEN_COMP_4BIT[1]/u_comp4","id":55,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"GEN_COMP_4BIT[2]/u_comp4","id":52,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"GEN_COMP_4BIT[3]/u_comp4","id":49,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"GEN_COMP_4BIT[4]/u_comp4","id":46,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"GEN_COMP_4BIT[5]/u_comp4","id":43,"zf":1,"tc":41.66,"fe":0.00,"t":25.00},{"n":"GEN_COMP_4BIT[6]/u_comp4","id":40,"zf":1,"tc":60.25,"fe":30.76,"t":50.00}],"rec":{"cp":47.61,"data":{"fe":[126,20],"t":[204,55]}},"loc":{"cp":56.47,"data":{"fe":[35,15,1],"t":[64,17,1]}}},"61":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_PRE_SWAP_BY_MAN_UNIT","l":"Verilog","sn":2,"ln":114,"du":{"n":"work.MAN_swap","s":10,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_PRE_SWAP_BY_MAN_UNIT","s":61,"z":1}],"loc":{"cp":71.55,"data":{"t":[348,51,1]}}},"64":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[6]/CLA_4BIT_UNIT_1","l":"Verilog","sn":14,"ln":28,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"b":1},{"n":"CLA_BLOCK_GEN[6]/CLA_4BIT_UNIT_1","s":64,"z":1}],"loc":{"cp":63.80,"data":{"fe":[22,3,1],"t":[36,28,1]}}},"65":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1","l":"Verilog","sn":14,"ln":28,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"b":1},{"n":"CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1","s":65,"z":1}],"loc":{"cp":48.14,"data":{"fe":[22,0,1],"t":[36,16,1]}}},"66":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1","l":"Verilog","sn":14,"ln":28,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"b":1},{"n":"CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1","s":66,"z":1}],"loc":{"cp":48.14,"data":{"fe":[22,0,1],"t":[36,16,1]}}},"67":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1","l":"Verilog","sn":14,"ln":28,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"b":1},{"n":"CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1","s":67,"z":1}],"loc":{"cp":48.14,"data":{"fe":[22,0,1],"t":[36,16,1]}}},"68":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1","l":"Verilog","sn":14,"ln":28,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"b":1},{"n":"CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1","s":68,"z":1}],"loc":{"cp":48.14,"data":{"fe":[22,0,1],"t":[36,16,1]}}},"69":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","l":"Verilog","sn":14,"ln":28,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"b":1},{"n":"CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","s":69,"z":1}],"loc":{"cp":48.14,"data":{"fe":[22,0,1],"t":[36,16,1]}}},"70":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_4BIT_UNIT_0","l":"Verilog","sn":14,"ln":17,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"b":1},{"n":"CLA_4BIT_UNIT_0","s":70,"z":1}],"loc":{"cp":49.07,"data":{"fe":[22,0,1],"t":[36,17,1]}}},"63":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT/ALU_SUB_UNIT","l":"Verilog","sn":13,"ln":23,"du":{"n":"work.CLA_28bit","s":14,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"b":1},{"n":"ALU_SUB_UNIT","s":63,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_0","id":70,"zf":1,"tc":49.07,"fe":0.00,"t":47.22},{"n":"CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","id":69,"zf":1,"tc":48.14,"fe":0.00,"t":44.44},{"n":"CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1","id":68,"zf":1,"tc":48.14,"fe":0.00,"t":44.44},{"n":"CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1","id":67,"zf":1,"tc":48.14,"fe":0.00,"t":44.44},{"n":"CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1","id":66,"zf":1,"tc":48.14,"fe":0.00,"t":44.44},{"n":"CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1","id":65,"zf":1,"tc":48.14,"fe":0.00,"t":44.44},{"n":"CLA_BLOCK_GEN[6]/CLA_4BIT_UNIT_1","id":64,"zf":1,"tc":63.80,"fe":13.63,"t":77.77}],"rec":{"cp":51.23,"data":{"fe":[175,4],"t":[354,182]}},"loc":{"cp":53.54,"data":{"fe":[21,1,1],"t":[102,57,1]}}},"62":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/MAN_ALU_UNIT","l":"Verilog","sn":2,"ln":131,"du":{"n":"work.MAN_ALU","s":13,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"MAN_ALU_UNIT","s":62,"z":1}],"children":[{"n":"ALU_SUB_UNIT","id":63,"zf":1,"tc":51.23,"fe":2.28,"t":51.41}],"rec":{"cp":65.59,"data":{"fe":[180,9],"t":[528,303]}},"loc":{"cp":92.38,"data":{"t":[174,121,1]}}},"74":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_0","l":"Verilog","sn":17,"ln":12,"du":{"n":"work.LOPD_4bit","s":18,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_16bit_UNIT_LSB","s":72,"b":1},{"n":"LOPD_8bit_unit_0","s":73,"b":1},{"n":"LOPD_4bit_unit_0","s":74,"z":1}],"loc":{"cp":68.05,"data":{"fe":[8,3,1],"t":[6,4,1]}}},"75":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0/LOPD_4bit_unit_1","l":"Verilog","sn":17,"ln":23,"du":{"n":"work.LOPD_4bit","s":18,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_16bit_UNIT_LSB","s":72,"b":1},{"n":"LOPD_8bit_unit_0","s":73,"b":1},{"n":"LOPD_4bit_unit_1","s":75,"z":1}],"loc":{"cp":68.05,"data":{"fe":[8,3,1],"t":[6,4,1]}}},"73":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_0","l":"Verilog","sn":16,"ln":13,"du":{"n":"work.LOPD_8bit","s":17,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_16bit_UNIT_LSB","s":72,"b":1},{"n":"LOPD_8bit_unit_0","s":73,"z":1}],"children":[{"n":"LOPD_4bit_unit_1","id":75,"zf":1,"tc":68.05,"fe":37.50,"t":66.66},{"n":"LOPD_4bit_unit_0","id":74,"zf":1,"tc":68.05,"fe":37.50,"t":66.66}],"rec":{"cp":75.78,"data":{"fe":[24,9],"t":[32,21]}},"loc":{"cp":75.62,"data":{"fe":[8,3,1],"t":[20,13,1]}}},"77":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_0","l":"Verilog","sn":17,"ln":12,"du":{"n":"work.LOPD_4bit","s":18,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_16bit_UNIT_LSB","s":72,"b":1},{"n":"LOPD_8bit_unit_1","s":76,"b":1},{"n":"LOPD_4bit_unit_0","s":77,"z":1}],"loc":{"cp":68.05,"data":{"fe":[8,3,1],"t":[6,4,1]}}},"78":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1/LOPD_4bit_unit_1","l":"Verilog","sn":17,"ln":23,"du":{"n":"work.LOPD_4bit","s":18,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_16bit_UNIT_LSB","s":72,"b":1},{"n":"LOPD_8bit_unit_1","s":76,"b":1},{"n":"LOPD_4bit_unit_1","s":78,"z":1}],"loc":{"cp":68.05,"data":{"fe":[8,3,1],"t":[6,4,1]}}},"76":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB/LOPD_8bit_unit_1","l":"Verilog","sn":16,"ln":23,"du":{"n":"work.LOPD_8bit","s":17,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_16bit_UNIT_LSB","s":72,"b":1},{"n":"LOPD_8bit_unit_1","s":76,"z":1}],"children":[{"n":"LOPD_4bit_unit_1","id":78,"zf":1,"tc":68.05,"fe":37.50,"t":66.66},{"n":"LOPD_4bit_unit_0","id":77,"zf":1,"tc":68.05,"fe":37.50,"t":66.66}],"rec":{"cp":75.78,"data":{"fe":[24,9],"t":[32,21]}},"loc":{"cp":75.62,"data":{"fe":[8,3,1],"t":[20,13,1]}}},"72":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_16bit_UNIT_LSB","l":"Verilog","sn":15,"ln":18,"du":{"n":"work.LOPD_16bit","s":16,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_16bit_UNIT_LSB","s":72,"z":1}],"children":[{"n":"LOPD_8bit_unit_1","id":76,"zf":1,"tc":75.78,"fe":37.50,"t":65.62},{"n":"LOPD_8bit_unit_0","id":73,"zf":1,"tc":75.78,"fe":37.50,"t":65.62}],"rec":{"cp":75.43,"data":{"fe":[59,22],"t":[90,58]}},"loc":{"cp":74.47,"data":{"fe":[11,4,1],"t":[26,16,1]}}},"80":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_0","l":"Verilog","sn":17,"ln":12,"du":{"n":"work.LOPD_4bit","s":18,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_8bit_UNIT_MSB","s":79,"b":1},{"n":"LOPD_4bit_unit_0","s":80,"z":1}],"loc":{"cp":68.05,"data":{"fe":[8,3,1],"t":[6,4,1]}}},"81":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB/LOPD_4bit_unit_1","l":"Verilog","sn":17,"ln":23,"du":{"n":"work.LOPD_4bit","s":18,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_8bit_UNIT_MSB","s":79,"b":1},{"n":"LOPD_4bit_unit_1","s":81,"z":1}],"loc":{"cp":76.38,"data":{"fe":[8,5,1],"t":[6,4,1]}}},"79":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_8bit_UNIT_MSB","l":"Verilog","sn":15,"ln":24,"du":{"n":"work.LOPD_8bit","s":17,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_8bit_UNIT_MSB","s":79,"z":1}],"children":[{"n":"LOPD_4bit_unit_1","id":81,"zf":1,"tc":76.38,"fe":62.50,"t":66.66},{"n":"LOPD_4bit_unit_0","id":80,"zf":1,"tc":68.05,"fe":37.50,"t":66.66}],"rec":{"cp":83.07,"data":{"fe":[24,16],"t":[32,21]}},"loc":{"cp":91.25,"data":{"t":[20,13,1]}}},"83":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_0","l":"Verilog","sn":8,"ln":57,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_SUB","s":82,"b":1},{"n":"CLA_4BIT_UNIT_0","s":83,"z":1}],"loc":{"cp":52.69,"data":{"fe":[22,3,1],"t":[36,16,1]}}},"84":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB/CLA_4BIT_UNIT_1","l":"Verilog","sn":8,"ln":67,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_SUB","s":82,"b":1},{"n":"CLA_4BIT_UNIT_1","s":84,"z":1}],"loc":{"cp":39.47,"data":{"fe":[22,1,1],"t":[36,5,1]}}},"82":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT/LOPD_SUB","l":"Verilog","sn":15,"ln":39,"du":{"n":"work.CLA_8bit","s":8,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"b":1},{"n":"LOPD_SUB","s":82,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_1","id":84,"zf":1,"tc":39.47,"fe":4.54,"t":13.88},{"n":"CLA_4BIT_UNIT_0","id":83,"zf":1,"tc":52.69,"fe":13.63,"t":44.44}],"rec":{"cp":46.66,"data":{"fe":[50,4],"t":[100,32]}},"loc":{"cp":46.42,"data":{"fe":[6,0,1],"t":[28,11,1]}}},"71":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/LOPD_24BIT_UNIT","l":"Verilog","sn":2,"ln":144,"du":{"n":"work.LOPD_24bit","s":15,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"LOPD_24BIT_UNIT","s":71,"z":1}],"children":[{"n":"LOPD_SUB","id":82,"zf":1,"tc":46.66,"fe":8.00,"t":32.00},{"n":"LOPD_8bit_UNIT_MSB","id":79,"zf":1,"tc":83.07,"fe":66.66,"t":65.62},{"n":"LOPD_16bit_UNIT_LSB","id":72,"zf":1,"tc":75.43,"fe":37.28,"t":64.44}],"rec":{"cp":72.50,"data":{"fe":[146,49],"t":[326,184]}},"loc":{"cp":81.00,"data":{"fe":[13,7,1],"t":[104,73,1]}}},"87":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0","l":"Verilog","sn":8,"ln":57,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_ADJUST_UNIT","s":85,"b":1},{"n":"CLA_8BIT_UNIT","s":86,"b":1},{"n":"CLA_4BIT_UNIT_0","s":87,"z":1}],"loc":{"cp":59.09,"data":{"fe":[22,6,1],"t":[36,18,1]}}},"88":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1","l":"Verilog","sn":8,"ln":67,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_ADJUST_UNIT","s":85,"b":1},{"n":"CLA_8BIT_UNIT","s":86,"b":1},{"n":"CLA_4BIT_UNIT_1","s":88,"z":1}],"loc":{"cp":60.35,"data":{"fe":[22,5,1],"t":[36,21,1]}}},"86":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_ADJUST_UNIT/CLA_8BIT_UNIT","l":"Verilog","sn":19,"ln":25,"du":{"n":"work.CLA_8bit","s":8,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_ADJUST_UNIT","s":85,"b":1},{"n":"CLA_8BIT_UNIT","s":86,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_1","id":88,"zf":1,"tc":60.35,"fe":22.72,"t":58.33},{"n":"CLA_4BIT_UNIT_0","id":87,"zf":1,"tc":59.09,"fe":27.27,"t":50.00}],"rec":{"cp":58.33,"data":{"fe":[52,13],"t":[100,50]}},"loc":{"cp":54.76,"data":{"fe":[8,2,1],"t":[28,11,1]}}},"85":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/EXP_ADJUST_UNIT","l":"Verilog","sn":2,"ln":153,"du":{"n":"work.EXP_adjust","s":19,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"EXP_ADJUST_UNIT","s":85,"z":1}],"children":[{"n":"CLA_8BIT_UNIT","id":86,"zf":1,"tc":58.33,"fe":25.00,"t":50.00}],"rec":{"cp":69.11,"data":{"fe":[54,15],"t":[150,73]}},"loc":{"cp":86.50,"data":{"t":[50,23,1]}}},"90":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/NORMALIZATION_UNIT/SHF_left_28bit_unit","l":"Verilog","sn":20,"ln":17,"du":{"n":"work.SHF_left_28bit","s":21,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"NORMALIZATION_UNIT","s":89,"b":1},{"n":"SHF_left_28bit_unit","s":90,"z":1}],"loc":{"cp":80.29,"data":{"s":[16,15,1],"b":[10,9,1],"t":[56,32,1]}}},"89":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/NORMALIZATION_UNIT","l":"Verilog","sn":2,"ln":166,"du":{"n":"work.NORMALIZATION_unit","s":20,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"NORMALIZATION_UNIT","s":89,"z":1}],"children":[{"n":"SHF_left_28bit_unit","id":90,"zf":1,"tc":80.29,"s":93.75,"b":90.00,"t":57.14}],"rec":{"cp":81.67,"data":{"s":[17,16],"b":[16,15],"t":[168,96]}},"loc":{"cp":85.71,"data":{"t":[112,64,1]}}},"91":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut/ROUNDING_UNIT","l":"Verilog","sn":2,"ln":177,"du":{"n":"work.ROUNDING_unit","s":22,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"b":1},{"n":"ROUNDING_UNIT","s":91,"z":1}],"loc":{"cp":81.25,"data":{"t":[96,60,1]}}},"24":{"st":"inst","pa":0,"n":"/tb_FPU_unit/dut","l":"Verilog","sn":1,"ln":21,"du":{"n":"work.FPU_unit","s":2,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"b":1},{"n":"dut","s":24,"z":1}],"children":[{"n":"ROUNDING_UNIT","id":91,"zf":1,"tc":81.25,"t":62.50},{"n":"NORMALIZATION_UNIT","id":89,"zf":1,"tc":81.67,"s":94.11,"b":93.75,"t":57.14},{"n":"EXP_ADJUST_UNIT","id":85,"zf":1,"tc":69.11,"fe":27.77,"t":48.66},{"n":"LOPD_24BIT_UNIT","id":71,"zf":1,"tc":72.50,"fe":33.56,"t":56.44},{"n":"MAN_ALU_UNIT","id":62,"zf":1,"tc":65.59,"fe":5.00,"t":57.38},{"n":"MAN_PRE_SWAP_BY_MAN_UNIT","id":61,"zf":1,"tc":71.55,"t":14.65},{"n":"MAN_COMP_28BIT_UNIT","id":39,"zf":1,"tc":47.61,"fe":15.87,"t":26.96},{"n":"SHF_RIGHT_28BIT_UNIT","id":38,"zf":1,"tc":53.22,"s":76.47,"b":60.00,"t":23.21},{"n":"MAN_PRE_SWAP_BY_EXPONENT_UNIT","id":37,"zf":1,"tc":55.00,"b":50.00,"t":15.00},{"n":"EXP_SUB_UNIT","id":33,"zf":1,"tc":36.52,"fe":2.00,"t":7.57},{"n":"EXP_SWAP_UNIT","id":25,"zf":1,"tc":40.44,"b":50.00,"fe":3.44,"t":8.33}],"rec":{"cp":59.65,"data":{"s":[311,306],"b":[76,67],"fe":[587,96],"t":[3226,1152]}},"loc":{"cp":60.19,"data":{"fe":[2,1,1],"t":[834,255,1]}}},"23":{"st":"inst","pa":0,"n":"/tb_FPU_unit","l":"Verilog","sn":1,"ln":0,"du":{"n":"work.tb_FPU_unit","s":1,"b":1},"bc":[{"n":"tb_FPU_unit","s":23,"z":1}],"children":[{"n":"dut","id":24,"zf":1,"tc":59.65,"s":98.39,"b":88.15,"fe":16.35,"t":35.70}],"rec":{"cp":59.53,"data":{"s":[362,356],"b":[76,67],"fe":[587,96],"t":[3424,1208]}},"loc":{"cp":63.16,"data":{"s":[51,50,1],"t":[198,56,1]}}},"14":{"st":"du","pa":0,"n":"work.CLA_28bit","l":"Verilog","sn":14,"ln":1,"one_inst":63,"loc":{"cp":53.54,"data":{"fe":[21,1,1],"t":[102,57,1]}}},"9":{"st":"du","pa":0,"n":"work.CLA_4bit","l":"Verilog","sn":9,"ln":1,"loc":{"cp":91.49,"data":{"fe":[22,17,1],"t":[36,35,1]}}},"8":{"st":"du","pa":0,"n":"work.CLA_8bit","l":"Verilog","sn":8,"ln":45,"loc":{"cp":66.07,"data":{"fe":[8,3,1],"t":[28,17,1]}}},"12":{"st":"du","pa":0,"n":"work.COMP_28bit","l":"Verilog","sn":12,"ln":1,"one_inst":39,"loc":{"cp":56.47,"data":{"fe":[35,15,1],"t":[64,17,1]}}},"6":{"st":"du","pa":0,"n":"work.COMP_2bit","l":"Verilog","sn":6,"ln":1,"loc":{"cp":66.66,"data":{"fe":[4,2,1],"t":[4,2,1]}}},"5":{"st":"du","pa":0,"n":"work.COMP_4bit","l":"Verilog","sn":5,"ln":1,"loc":{"cp":76.66,"data":{"fe":[5,4,1],"t":[12,6,1]}}},"4":{"st":"du","pa":0,"n":"work.COMP_8bit","l":"Verilog","sn":4,"ln":1,"one_inst":26,"loc":{"cp":36.66,"data":{"fe":[3,0,1],"t":[10,1,1]}}},"19":{"st":"du","pa":0,"n":"work.EXP_adjust","l":"Verilog","sn":19,"ln":1,"one_inst":85,"loc":{"cp":86.50,"data":{"t":[50,23,1]}}},"7":{"st":"du","pa":0,"n":"work.EXP_sub","l":"Verilog","sn":7,"ln":1,"one_inst":33,"loc":{"cp":53.12,"data":{"t":[32,2,1]}}},"3":{"st":"du","pa":0,"n":"work.EXP_swap","l":"Verilog","sn":3,"ln":1,"one_inst":25,"loc":{"cp":52.94,"data":{"b":[4,2,1],"t":[34,3,1]}}},"2":{"st":"du","pa":0,"n":"work.FPU_unit","l":"Verilog","sn":2,"ln":1,"one_inst":24,"loc":{"cp":60.19,"data":{"fe":[2,1,1],"t":[834,255,1]}}},"16":{"st":"du","pa":0,"n":"work.LOPD_16bit","l":"Verilog","sn":16,"ln":1,"one_inst":72,"loc":{"cp":74.47,"data":{"fe":[11,4,1],"t":[26,16,1]}}},"15":{"st":"du","pa":0,"n":"work.LOPD_24bit","l":"Verilog","sn":15,"ln":1,"one_inst":71,"loc":{"cp":81.00,"data":{"fe":[13,7,1],"t":[104,73,1]}}},"18":{"st":"du","pa":0,"n":"work.LOPD_4bit","l":"Verilog","sn":18,"ln":1,"loc":{"cp":76.38,"data":{"fe":[8,5,1],"t":[6,4,1]}}},"17":{"st":"du","pa":0,"n":"work.LOPD_8bit","l":"Verilog","sn":17,"ln":1,"loc":{"cp":91.25,"data":{"t":[20,13,1]}}},"13":{"st":"du","pa":0,"n":"work.MAN_ALU","l":"Verilog","sn":13,"ln":1,"one_inst":62,"loc":{"cp":92.38,"data":{"t":[174,121,1]}}},"10":{"st":"du","pa":0,"n":"work.MAN_swap","l":"Verilog","sn":10,"ln":1,"loc":{"cp":74.04,"data":{"t":[348,77,1]}}},"20":{"st":"du","pa":0,"n":"work.NORMALIZATION_unit","l":"Verilog","sn":20,"ln":1,"one_inst":89,"loc":{"cp":85.71,"data":{"t":[112,64,1]}}},"22":{"st":"du","pa":0,"n":"work.ROUNDING_unit","l":"Verilog","sn":22,"ln":1,"one_inst":91,"loc":{"cp":81.25,"data":{"t":[96,60,1]}}},"21":{"st":"du","pa":0,"n":"work.SHF_left_28bit","l":"Verilog","sn":21,"ln":1,"one_inst":90,"loc":{"cp":80.29,"data":{"s":[16,15,1],"b":[10,9,1],"t":[56,32,1]}}},"11":{"st":"du","pa":0,"n":"work.SHF_right_28bit","l":"Verilog","sn":11,"ln":1,"one_inst":38,"loc":{"cp":53.22,"data":{"s":[17,13,1],"b":[10,6,1],"t":[56,13,1]}}},"1":{"st":"du","pa":0,"n":"work.tb_FPU_unit","l":"Verilog","sn":1,"ln":3,"one_inst":23,"loc":{"cp":63.16,"data":{"s":[51,50,1],"t":[198,56,1]}}}};
processSummaryData(g_data);