<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_mm_st_converter.v"
   type="VERILOG"
   library="a0" />
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_addr_cmd.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_odt_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_arbiter.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_burst_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_cmd_gen.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_csr.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_buffer.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_buffer_manager.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_burst_tracking.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_dataid_manager.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_fifo.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_list.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_rdata_path.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_wdata_path.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ecc_decoder.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ecc_encoder.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_axi_st_converter.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_input_if.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_rank_timer.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_sideband.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_tbp.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_timing_param.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_controller.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_controller_st_top.v"
   type="VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv"
   type="SYSTEM_VERILOG"
   library="ng0">
  <include path="DE4_QSYS/simulation/submodules/alt_mem_ddrx_define.iv" />
 </file>
 <file
   path="DE4_QSYS/simulation/submodules/altera_mem_if_dll_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="dll0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_mem_if_oct_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="oct0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v"
   type="VERILOG"
   library="c0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_software/sequencer.c"
   type="OTHER"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_software/sequencer.h"
   type="OTHER"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_software/sequencer_defines.h"
   type="OTHER"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_make_qsys_seq.tcl"
   type="OTHER"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_sim_cpu_inst_test_bench.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_mem_if_sequencer_rst.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_ac_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_ac_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_bitcheck.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_core.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_datamux.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_data_broadcast.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_data_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_ddr2.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_di_buffer.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_di_buffer_wrap.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_dm_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_generic.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_inst_ROM_no_ifdef_params.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_inst_ROM_reg.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_jumplogic.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_lfsr12.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_lfsr36.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_lfsr72.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_pattern_fifo.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_ram.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_ram_csr.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_read_datapath.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/rw_manager_write_decoder.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_data_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_phy_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_reg_file.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_acv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_acv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_mgr.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_reg_file.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_siii_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_siii_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_sv_phase_decode.v"
   type="VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/sequencer_scc_sv_wrapper.sv"
   type="SYSTEM_VERILOG"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex"
   type="HEX"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex"
   type="HEX"
   library="s0" />
 <file
   path="DE4_QSYS/simulation/submodules/afi_mux_ddrx.v"
   type="VERILOG"
   library="m0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v"
   type="VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/altdq_dqs2_abstract.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/altdq_dqs2_cal_delays.sv"
   type="SYSTEM_VERILOG"
   library="p0" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv"
   type="SYSTEM_VERILOG"
   library="pll0" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="crosser" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_005" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_rsp_xbar_mux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_005" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_rsp_xbar_demux_007.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_007" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_cmd_xbar_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_005" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_rsp_xbar_demux_004.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_004" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_004" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_cmd_xbar_mux_004.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_004" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_cmd_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_003" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_cmd_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_002" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_id_router_007.sv"
   type="SYSTEM_VERILOG"
   library="id_router_007" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_addr_router_005.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_005" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_id_router_005.sv"
   type="SYSTEM_VERILOG"
   library="id_router_005" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_id_router_004.sv"
   type="SYSTEM_VERILOG"
   library="id_router_004" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_addr_router_003.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_003" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_002" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_jtag_debug_module_translator" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_qsys_instruction_master_translator" />
 <file
   path="DE4_QSYS/simulation/submodules/latency_aware_read_master.v"
   type="VERILOG"
   library="ppl_mem_reader" />
 <file
   path="DE4_QSYS/simulation/submodules/rbm_demo.v"
   type="VERILOG"
   library="wrapper" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_dma.v"
   type="VERILOG"
   library="dma" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_ddr2_i2c_sda.v"
   type="VERILOG"
   library="ddr2_i2c_sda" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_ddr2_i2c_scl.v"
   type="VERILOG"
   library="ddr2_i2c_scl" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_io" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_io" />
 <file
   path="DE4_QSYS/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="mm_clock_crossing_bridge_io" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_button.v"
   type="VERILOG"
   library="button" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_led.v"
   type="VERILOG"
   library="led" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_sysid.vo"
   type="VERILOG"
   library="sysid" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.ocp"
   type="OTHER"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.sdc"
   type="SDC"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.vo"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.dat"
   type="DAT"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.hex"
   type="HEX"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.mif"
   type="MIF"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.dat"
   type="DAT"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.hex"
   type="HEX"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.mif"
   type="MIF"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.dat"
   type="DAT"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.hex"
   type="HEX"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.mif"
   type="MIF"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_mult_cell.v"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_nios2_waves.do"
   type="OTHER"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_test_bench.v"
   type="VERILOG"
   library="nios2_qsys" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif.v"
   type="VERILOG"
   library="mem_if_ddr2_emif" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_onchip_memory.hex"
   type="HEX"
   library="onchip_memory" />
 <file
   path="DE4_QSYS/simulation/submodules/DE4_QSYS_onchip_memory.v"
   type="VERILOG"
   library="onchip_memory" />
 <file path="DE4_QSYS/simulation/DE4_QSYS.v" type="VERILOG" />
 <topLevel name="DE4_QSYS" />
 <deviceFamily name="stratixiv" />
 <modelMap
   controllerPath="DE4_QSYS.onchip_memory"
   modelPath="DE4_QSYS.onchip_memory" />
 <modelMap
   controllerPath="DE4_QSYS.mem_if_ddr2_emif"
   modelPath="DE4_QSYS.mem_if_ddr2_emif" />
</simPackage>
