// ----------------------------------------------------------------------------
// LegUp High-Level Synthesis Tool Version 7.5 (http://legupcomputing.com)
// Copyright (c) 2015-2019 LegUp Computing Inc. All Rights Reserved.
// For technical issues, please contact: support@legupcomputing.com
// For general inquiries, please contact: info@legupcomputing.com
// Date: Sun May  3 10:29:11 2020
// ----------------------------------------------------------------------------
`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 19
`define MEMORY_CONTROLLER_TAG_SIZE 9
// This directory contains the memory initialization files generated by LegUp.
// This relative path is used by ModelSim and FPGA synthesis tool.
`define MEM_INIT_DIR "../mem_init/"
// @main.opcX1 = private unnamed_addr constant [62 x i64] [i64 0, i64 -1, i64 0, i64 1, i64 0, i64 -1, i64 1, i64 1, i64 -1, i64 0, i64 2, i64 0, i64 -2, i64 -1, i64 1, i64 1, i64 -1, i64 -2, i64 2, i64 ...
`define TAG_g_main_opcX1 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_main_opcX1_a {`TAG_g_main_opcX1, 23'd0}
// @main.opcX2 = private unnamed_addr constant [62 x i64] [i64 0, i64 0, i64 1, i64 0, i64 -1, i64 -1, i64 1, i64 1, i64 -1, i64 0, i64 2, i64 0, i64 -2, i64 -1, i64 1, i64 1, i64 -1, i64 -2, i64 2, i64 ...
`define TAG_g_main_opcX2 `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_main_opcX2_a {`TAG_g_main_opcX2, 23'd0}
// @main.opcX3 = private unnamed_addr constant [62 x i64] [i64 0, i64 -1, i64 1, i64 0, i64 -1, i64 -1, i64 1, i64 1, i64 -1, i64 0, i64 2, i64 0, i64 -2, i64 -1, i64 1, i64 1, i64 -1, i64 -2, i64 2, i64...
`define TAG_g_main_opcX3 `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_main_opcX3_a {`TAG_g_main_opcX3, 23'd0}
// @main.opcY0 = private unnamed_addr constant [62 x i64] [i64 0, i64 1, i64 0, i64 -1, i64 0, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
`define TAG_g_main_opcY0 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_main_opcY0_a {`TAG_g_main_opcY0, 23'd0}
// @main.opcY1 = private unnamed_addr constant [62 x i64] [i64 0, i64 0, i64 1, i64 0, i64 -1, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
`define TAG_g_main_opcY1 `MEMORY_CONTROLLER_TAG_SIZE'd3
`define TAG_g_main_opcY1_a {`TAG_g_main_opcY1, 23'd0}
// @main.opcY2 = private unnamed_addr constant [62 x i64] [i64 0, i64 -1, i64 0, i64 1, i64 0, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
`define TAG_g_main_opcY2 `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_main_opcY2_a {`TAG_g_main_opcY2, 23'd0}
// @main.opcY3 = private unnamed_addr constant [62 x i64] [i64 0, i64 0, i64 0, i64 -1, i64 1, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
`define TAG_g_main_opcY3 `MEMORY_CONTROLLER_TAG_SIZE'd5
`define TAG_g_main_opcY3_a {`TAG_g_main_opcY3, 23'd0}

`timescale 1 ns / 1 ns
module top
(
	clk,
	reset,
	start,
	finish,
	return_val
);

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
reg  main_inst_clk;
reg  main_inst_reset;
reg  main_inst_start;
wire  main_inst_finish;
wire [31:0] main_inst_return_val;
wire  main_inst_rng_start;
reg  main_inst_rng_finish;
reg [63:0] main_inst_rng_return_val;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_rng_seed;
wire  main_inst_main_entry_seed_write_enable_a;
wire [31:0] main_inst_main_entry_seed_in_a;
wire  main_inst_main_entry_seed_byteena_a;
wire  main_inst_main_entry_seed_enable_a;
wire [4:0] main_inst_main_entry_seed_address_a;
reg [31:0] main_inst_main_entry_seed_out_a;
wire  main_inst_memory_controller_1_write_enable_a;
wire [63:0] main_inst_memory_controller_1_in_a;
wire  main_inst_memory_controller_1_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_1_address_a;
wire [1:0] main_inst_memory_controller_1_size_a;
reg [63:0] main_inst_memory_controller_1_out_a;
wire  main_inst_memory_controller_1_write_enable_b;
wire [63:0] main_inst_memory_controller_1_in_b;
wire  main_inst_memory_controller_1_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_1_address_b;
wire [1:0] main_inst_memory_controller_1_size_b;
reg [63:0] main_inst_memory_controller_1_out_b;
wire  main_inst_memory_controller_0_write_enable_a;
wire [63:0] main_inst_memory_controller_0_in_a;
wire  main_inst_memory_controller_0_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_a;
wire [1:0] main_inst_memory_controller_0_size_a;
reg [63:0] main_inst_memory_controller_0_out_a;
wire  main_inst_memory_controller_0_write_enable_b;
wire [63:0] main_inst_memory_controller_0_in_b;
wire  main_inst_memory_controller_0_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_inst_memory_controller_0_address_b;
wire [1:0] main_inst_memory_controller_0_size_b;
reg [63:0] main_inst_memory_controller_0_out_b;
reg  main_inst_finish_reg;
reg [31:0] main_inst_return_val_reg;
reg  main_entry_seed_inst_clk;
wire  main_entry_seed_inst_clken;
reg [4:0] main_entry_seed_inst_address_a;
reg  main_entry_seed_inst_wren_a;
reg [31:0] main_entry_seed_inst_data_a;
reg  main_entry_seed_inst_byteena_a;
wire [31:0] main_entry_seed_inst_q_a;
reg  memory_controller_1_inst_clk;
wire  memory_controller_1_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_inst_memory_controller_address_a;
reg  memory_controller_1_inst_memory_controller_enable_a;
reg [1:0] memory_controller_1_inst_memory_controller_size_a;
reg  memory_controller_1_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_1_inst_memory_controller_in_a;
wire [63:0] memory_controller_1_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_inst_memory_controller_address_b;
reg  memory_controller_1_inst_memory_controller_enable_b;
reg [1:0] memory_controller_1_inst_memory_controller_size_b;
reg  memory_controller_1_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_1_inst_memory_controller_in_b;
wire [63:0] memory_controller_1_inst_memory_controller_out_reg_b;
reg  memory_controller_0_inst_clk;
wire  memory_controller_0_inst_memory_controller_waitrequest;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_a;
reg  memory_controller_0_inst_memory_controller_enable_a;
reg [1:0] memory_controller_0_inst_memory_controller_size_a;
reg  memory_controller_0_inst_memory_controller_write_enable_a;
reg [63:0] memory_controller_0_inst_memory_controller_in_a;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_a;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_inst_memory_controller_address_b;
reg  memory_controller_0_inst_memory_controller_enable_b;
reg [1:0] memory_controller_0_inst_memory_controller_size_b;
reg  memory_controller_0_inst_memory_controller_write_enable_b;
reg [63:0] memory_controller_0_inst_memory_controller_in_b;
wire [63:0] memory_controller_0_inst_memory_controller_out_reg_b;
reg  rng_inst_clk;
reg  rng_inst_reset;
reg  rng_inst_start;
wire  rng_inst_finish;
wire [63:0] rng_inst_return_val;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_inst_seed;
wire  rng_inst_pow_start;
reg  rng_inst_pow_finish;
reg [63:0] rng_inst_pow_return_val;
wire [63:0] rng_inst_pow_y;
wire  rng_inst_main_entry_seed_write_enable_a;
wire [31:0] rng_inst_main_entry_seed_in_a;
wire  rng_inst_main_entry_seed_byteena_a;
wire  rng_inst_main_entry_seed_enable_a;
wire [4:0] rng_inst_main_entry_seed_address_a;
reg [31:0] rng_inst_main_entry_seed_out_a;
reg  rng_inst_finish_reg;
reg [63:0] rng_inst_return_val_reg;
reg  pow_inst_clk;
reg  pow_inst_reset;
reg  pow_inst_start;
wire  pow_inst_finish;
wire [63:0] pow_inst_return_val;
reg [63:0] pow_inst_y;
wire  pow_inst_copysign_start;
wire  pow_inst_copysign_finish;
wire [63:0] pow_inst_copysign_return_val;
wire [63:0] pow_inst_copysign__0;
wire [63:0] pow_inst_copysign__1;
reg  pow_inst_finish_reg;
reg [63:0] pow_inst_return_val_reg;


main main_inst (
	.clk (main_inst_clk),
	.reset (main_inst_reset),
	.start (main_inst_start),
	.finish (main_inst_finish),
	.return_val (main_inst_return_val),
	.rng_start (main_inst_rng_start),
	.rng_finish (main_inst_rng_finish),
	.rng_return_val (main_inst_rng_return_val),
	.rng_seed (main_inst_rng_seed),
	.main_entry_seed_write_enable_a (main_inst_main_entry_seed_write_enable_a),
	.main_entry_seed_in_a (main_inst_main_entry_seed_in_a),
	.main_entry_seed_byteena_a (main_inst_main_entry_seed_byteena_a),
	.main_entry_seed_enable_a (main_inst_main_entry_seed_enable_a),
	.main_entry_seed_address_a (main_inst_main_entry_seed_address_a),
	.main_entry_seed_out_a (main_inst_main_entry_seed_out_a),
	.memory_controller_1_write_enable_a (main_inst_memory_controller_1_write_enable_a),
	.memory_controller_1_in_a (main_inst_memory_controller_1_in_a),
	.memory_controller_1_enable_a (main_inst_memory_controller_1_enable_a),
	.memory_controller_1_address_a (main_inst_memory_controller_1_address_a),
	.memory_controller_1_size_a (main_inst_memory_controller_1_size_a),
	.memory_controller_1_out_a (main_inst_memory_controller_1_out_a),
	.memory_controller_1_write_enable_b (main_inst_memory_controller_1_write_enable_b),
	.memory_controller_1_in_b (main_inst_memory_controller_1_in_b),
	.memory_controller_1_enable_b (main_inst_memory_controller_1_enable_b),
	.memory_controller_1_address_b (main_inst_memory_controller_1_address_b),
	.memory_controller_1_size_b (main_inst_memory_controller_1_size_b),
	.memory_controller_1_out_b (main_inst_memory_controller_1_out_b),
	.memory_controller_0_write_enable_a (main_inst_memory_controller_0_write_enable_a),
	.memory_controller_0_in_a (main_inst_memory_controller_0_in_a),
	.memory_controller_0_enable_a (main_inst_memory_controller_0_enable_a),
	.memory_controller_0_address_a (main_inst_memory_controller_0_address_a),
	.memory_controller_0_size_a (main_inst_memory_controller_0_size_a),
	.memory_controller_0_out_a (main_inst_memory_controller_0_out_a),
	.memory_controller_0_write_enable_b (main_inst_memory_controller_0_write_enable_b),
	.memory_controller_0_in_b (main_inst_memory_controller_0_in_b),
	.memory_controller_0_enable_b (main_inst_memory_controller_0_enable_b),
	.memory_controller_0_address_b (main_inst_memory_controller_0_address_b),
	.memory_controller_0_size_b (main_inst_memory_controller_0_size_b),
	.memory_controller_0_out_b (main_inst_memory_controller_0_out_b)
);



ram_single_port_intel main_entry_seed_inst (
	.clk (main_entry_seed_inst_clk),
	.clken (main_entry_seed_inst_clken),
	.address_a (main_entry_seed_inst_address_a),
	.wren_a (main_entry_seed_inst_wren_a),
	.data_a (main_entry_seed_inst_data_a),
	.byteena_a (main_entry_seed_inst_byteena_a),
	.q_a (main_entry_seed_inst_q_a)
);

defparam
	main_entry_seed_inst.width_a = 32,
	main_entry_seed_inst.widthad_a = 5,
	main_entry_seed_inst.width_be_a = 1,
	main_entry_seed_inst.numwords_a = 32,
	main_entry_seed_inst.latency = 1;


memory_controller_1 memory_controller_1_inst (
	.clk (memory_controller_1_inst_clk),
	.memory_controller_waitrequest (memory_controller_1_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_1_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_1_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_1_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_1_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_1_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_1_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_1_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_1_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_1_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_1_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_1_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_1_inst_memory_controller_out_reg_b)
);



memory_controller_0 memory_controller_0_inst (
	.clk (memory_controller_0_inst_clk),
	.memory_controller_waitrequest (memory_controller_0_inst_memory_controller_waitrequest),
	.memory_controller_address_a (memory_controller_0_inst_memory_controller_address_a),
	.memory_controller_enable_a (memory_controller_0_inst_memory_controller_enable_a),
	.memory_controller_size_a (memory_controller_0_inst_memory_controller_size_a),
	.memory_controller_write_enable_a (memory_controller_0_inst_memory_controller_write_enable_a),
	.memory_controller_in_a (memory_controller_0_inst_memory_controller_in_a),
	.memory_controller_out_reg_a (memory_controller_0_inst_memory_controller_out_reg_a),
	.memory_controller_address_b (memory_controller_0_inst_memory_controller_address_b),
	.memory_controller_enable_b (memory_controller_0_inst_memory_controller_enable_b),
	.memory_controller_size_b (memory_controller_0_inst_memory_controller_size_b),
	.memory_controller_write_enable_b (memory_controller_0_inst_memory_controller_write_enable_b),
	.memory_controller_in_b (memory_controller_0_inst_memory_controller_in_b),
	.memory_controller_out_reg_b (memory_controller_0_inst_memory_controller_out_reg_b)
);



rng rng_inst (
	.clk (rng_inst_clk),
	.reset (rng_inst_reset),
	.start (rng_inst_start),
	.finish (rng_inst_finish),
	.return_val (rng_inst_return_val),
	.seed (rng_inst_seed),
	.pow_start (rng_inst_pow_start),
	.pow_finish (rng_inst_pow_finish),
	.pow_return_val (rng_inst_pow_return_val),
	.pow_y (rng_inst_pow_y),
	.main_entry_seed_write_enable_a (rng_inst_main_entry_seed_write_enable_a),
	.main_entry_seed_in_a (rng_inst_main_entry_seed_in_a),
	.main_entry_seed_byteena_a (rng_inst_main_entry_seed_byteena_a),
	.main_entry_seed_enable_a (rng_inst_main_entry_seed_enable_a),
	.main_entry_seed_address_a (rng_inst_main_entry_seed_address_a),
	.main_entry_seed_out_a (rng_inst_main_entry_seed_out_a)
);



pow pow_inst (
	.clk (pow_inst_clk),
	.reset (pow_inst_reset),
	.start (pow_inst_start),
	.finish (pow_inst_finish),
	.return_val (pow_inst_return_val),
	.y (pow_inst_y),
	.copysign_start (pow_inst_copysign_start),
	.copysign_finish (pow_inst_copysign_finish),
	.copysign_return_val (pow_inst_copysign_return_val),
	.copysign__0 (pow_inst_copysign__0),
	.copysign__1 (pow_inst_copysign__1)
);



always @(*) begin
	main_inst_clk = clk;
end
always @(*) begin
	main_inst_reset = reset;
end
always @(*) begin
	main_inst_start = start;
end
always @(*) begin
	main_inst_rng_finish = (~(rng_inst_start) & rng_inst_finish_reg);
end
always @(*) begin
	main_inst_rng_return_val = rng_inst_return_val_reg;
end
always @(*) begin
	main_inst_main_entry_seed_out_a = main_entry_seed_inst_q_a;
end
always @(*) begin
	main_inst_memory_controller_1_out_a = memory_controller_1_inst_memory_controller_out_reg_a;
end
always @(*) begin
	main_inst_memory_controller_1_out_b = memory_controller_1_inst_memory_controller_out_reg_b;
end
always @(*) begin
	main_inst_memory_controller_0_out_a = memory_controller_0_inst_memory_controller_out_reg_a;
end
always @(*) begin
	main_inst_memory_controller_0_out_b = memory_controller_0_inst_memory_controller_out_reg_b;
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_finish_reg <= 1'd0;
	end
	if (main_inst_finish) begin
		main_inst_finish_reg <= 1'd1;
	end
end
always @(posedge clk) begin
	if ((reset | main_inst_start)) begin
		main_inst_return_val_reg <= 0;
	end
	if (main_inst_finish) begin
		main_inst_return_val_reg <= main_inst_return_val;
	end
end
always @(*) begin
	main_entry_seed_inst_clk = clk;
end
assign main_entry_seed_inst_clken = ~(1'd0);
always @(*) begin
	main_entry_seed_inst_address_a = (rng_inst_main_entry_seed_address_a | main_inst_main_entry_seed_address_a);
end
always @(*) begin
	main_entry_seed_inst_wren_a = (rng_inst_main_entry_seed_write_enable_a | main_inst_main_entry_seed_write_enable_a);
end
always @(*) begin
	main_entry_seed_inst_data_a = (rng_inst_main_entry_seed_in_a | main_inst_main_entry_seed_in_a);
end
always @(*) begin
	main_entry_seed_inst_byteena_a = (rng_inst_main_entry_seed_byteena_a | main_inst_main_entry_seed_byteena_a);
end
always @(*) begin
	memory_controller_1_inst_clk = clk;
end
assign memory_controller_1_inst_memory_controller_waitrequest = 1'd0;
always @(*) begin
	memory_controller_1_inst_memory_controller_address_a = main_inst_memory_controller_1_address_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_enable_a = main_inst_memory_controller_1_enable_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_size_a = main_inst_memory_controller_1_size_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_write_enable_a = main_inst_memory_controller_1_write_enable_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_in_a = main_inst_memory_controller_1_in_a;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_address_b = main_inst_memory_controller_1_address_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_enable_b = main_inst_memory_controller_1_enable_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_size_b = main_inst_memory_controller_1_size_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_write_enable_b = main_inst_memory_controller_1_write_enable_b;
end
always @(*) begin
	memory_controller_1_inst_memory_controller_in_b = main_inst_memory_controller_1_in_b;
end
always @(*) begin
	memory_controller_0_inst_clk = clk;
end
assign memory_controller_0_inst_memory_controller_waitrequest = 1'd0;
always @(*) begin
	memory_controller_0_inst_memory_controller_address_a = main_inst_memory_controller_0_address_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_a = main_inst_memory_controller_0_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_a = main_inst_memory_controller_0_size_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_a = main_inst_memory_controller_0_write_enable_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_a = main_inst_memory_controller_0_in_a;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_address_b = main_inst_memory_controller_0_address_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_enable_b = main_inst_memory_controller_0_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_size_b = main_inst_memory_controller_0_size_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_write_enable_b = main_inst_memory_controller_0_write_enable_b;
end
always @(*) begin
	memory_controller_0_inst_memory_controller_in_b = main_inst_memory_controller_0_in_b;
end
always @(*) begin
	rng_inst_clk = clk;
end
always @(*) begin
	rng_inst_reset = reset;
end
always @(*) begin
	rng_inst_start = main_inst_rng_start;
end
always @(*) begin
	rng_inst_seed = main_inst_rng_seed;
end
always @(*) begin
	rng_inst_pow_finish = (~(pow_inst_start) & pow_inst_finish_reg);
end
always @(*) begin
	rng_inst_pow_return_val = pow_inst_return_val_reg;
end
always @(*) begin
	rng_inst_main_entry_seed_out_a = main_entry_seed_inst_q_a;
end
always @(posedge clk) begin
	if ((reset | rng_inst_start)) begin
		rng_inst_finish_reg <= 1'd0;
	end
	if (rng_inst_finish) begin
		rng_inst_finish_reg <= 1'd1;
	end
end
always @(posedge clk) begin
	if ((reset | rng_inst_start)) begin
		rng_inst_return_val_reg <= 64'd0;
	end
	if (rng_inst_finish) begin
		rng_inst_return_val_reg <= rng_inst_return_val;
	end
end
always @(*) begin
	pow_inst_clk = clk;
end
always @(*) begin
	pow_inst_reset = reset;
end
always @(*) begin
	pow_inst_start = rng_inst_pow_start;
end
always @(*) begin
	pow_inst_y = rng_inst_pow_y;
end
always @(posedge clk) begin
	if ((reset | pow_inst_start)) begin
		pow_inst_finish_reg <= 1'd0;
	end
	if (pow_inst_finish) begin
		pow_inst_finish_reg <= 1'd1;
	end
end
always @(posedge clk) begin
	if ((reset | pow_inst_start)) begin
		pow_inst_return_val_reg <= 64'd0;
	end
	if (pow_inst_finish) begin
		pow_inst_return_val_reg <= pow_inst_return_val;
	end
end
always @(*) begin
	finish = main_inst_finish;
end
always @(*) begin
	return_val = main_inst_return_val;
end

endmodule
`timescale 1 ns / 1 ns
module memory_controller_0
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] main_opcY0_address_a;
reg [5:0] main_opcY0_address_b;
reg main_opcY0_write_enable_a;
reg main_opcY0_write_enable_b;
reg [63:0] main_opcY0_in_a;
reg [63:0] main_opcY0_in_b;
wire [63:0] main_opcY0_out_a;
wire [63:0] main_opcY0_out_b;

// @main.opcY0 = private unnamed_addr constant [62 x i64] [i64 0, i64 1, i64 0, i64 -1, i64 0, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
rom_dual_port main_opcY0 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY0_address_a ),
	.q_a( main_opcY0_out_a ),
	.address_b( main_opcY0_address_b ),
	.q_b( main_opcY0_out_b )
);
defparam main_opcY0.width_a = 64;
defparam main_opcY0.widthad_a = 6;
defparam main_opcY0.numwords_a = 62;
defparam main_opcY0.width_b = 64;
defparam main_opcY0.widthad_b = 6;
defparam main_opcY0.numwords_b = 62;
defparam main_opcY0.latency = ram_latency;
defparam main_opcY0.init_file = {`MEM_INIT_DIR, "main_opcY0.mif"};

reg [5:0] main_opcY1_address_a;
reg [5:0] main_opcY1_address_b;
reg main_opcY1_write_enable_a;
reg main_opcY1_write_enable_b;
reg [63:0] main_opcY1_in_a;
reg [63:0] main_opcY1_in_b;
wire [63:0] main_opcY1_out_a;
wire [63:0] main_opcY1_out_b;

// @main.opcY1 = private unnamed_addr constant [62 x i64] [i64 0, i64 0, i64 1, i64 0, i64 -1, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
rom_dual_port main_opcY1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY1_address_a ),
	.q_a( main_opcY1_out_a ),
	.address_b( main_opcY1_address_b ),
	.q_b( main_opcY1_out_b )
);
defparam main_opcY1.width_a = 64;
defparam main_opcY1.widthad_a = 6;
defparam main_opcY1.numwords_a = 62;
defparam main_opcY1.width_b = 64;
defparam main_opcY1.widthad_b = 6;
defparam main_opcY1.numwords_b = 62;
defparam main_opcY1.latency = ram_latency;
defparam main_opcY1.init_file = {`MEM_INIT_DIR, "main_opcY1.mif"};

reg [5:0] main_opcY2_address_a;
reg [5:0] main_opcY2_address_b;
reg main_opcY2_write_enable_a;
reg main_opcY2_write_enable_b;
reg [63:0] main_opcY2_in_a;
reg [63:0] main_opcY2_in_b;
wire [63:0] main_opcY2_out_a;
wire [63:0] main_opcY2_out_b;

// @main.opcY2 = private unnamed_addr constant [62 x i64] [i64 0, i64 -1, i64 0, i64 1, i64 0, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
rom_dual_port main_opcY2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY2_address_a ),
	.q_a( main_opcY2_out_a ),
	.address_b( main_opcY2_address_b ),
	.q_b( main_opcY2_out_b )
);
defparam main_opcY2.width_a = 64;
defparam main_opcY2.widthad_a = 6;
defparam main_opcY2.numwords_a = 62;
defparam main_opcY2.width_b = 64;
defparam main_opcY2.widthad_b = 6;
defparam main_opcY2.numwords_b = 62;
defparam main_opcY2.latency = ram_latency;
defparam main_opcY2.init_file = {`MEM_INIT_DIR, "main_opcY2.mif"};

reg [5:0] main_opcY3_address_a;
reg [5:0] main_opcY3_address_b;
reg main_opcY3_write_enable_a;
reg main_opcY3_write_enable_b;
reg [63:0] main_opcY3_in_a;
reg [63:0] main_opcY3_in_b;
wire [63:0] main_opcY3_out_a;
wire [63:0] main_opcY3_out_b;

// @main.opcY3 = private unnamed_addr constant [62 x i64] [i64 0, i64 0, i64 0, i64 -1, i64 1, i64 1, i64 1, i64 -1, i64 -1, i64 2, i64 0, i64 -2, i64 0, i64 2, i64 2, i64 -2, i64 -2, i64 1, i64 1, i64 -...
rom_dual_port main_opcY3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcY3_address_a ),
	.q_a( main_opcY3_out_a ),
	.address_b( main_opcY3_address_b ),
	.q_b( main_opcY3_out_b )
);
defparam main_opcY3.width_a = 64;
defparam main_opcY3.widthad_a = 6;
defparam main_opcY3.numwords_a = 62;
defparam main_opcY3.width_b = 64;
defparam main_opcY3.widthad_b = 6;
defparam main_opcY3.numwords_b = 62;
defparam main_opcY3.latency = ram_latency;
defparam main_opcY3.init_file = {`MEM_INIT_DIR, "main_opcY3.mif"};
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_main_opcY0_a;
assign select_main_opcY0_a = (tag_a == `TAG_g_main_opcY0);
reg [ram_latency:0] select_main_opcY0_reg_a;
wire [63:0] memory_controller_main_opcY0_out_a;
assign memory_controller_main_opcY0_out_a = {64{ select_main_opcY0_reg_a[ram_latency]}} & main_opcY0_out_a;

wire select_main_opcY1_a;
assign select_main_opcY1_a = (tag_a == `TAG_g_main_opcY1);
reg [ram_latency:0] select_main_opcY1_reg_a;
wire [63:0] memory_controller_main_opcY1_out_a;
assign memory_controller_main_opcY1_out_a = {64{ select_main_opcY1_reg_a[ram_latency]}} & main_opcY1_out_a;

wire select_main_opcY2_a;
assign select_main_opcY2_a = (tag_a == `TAG_g_main_opcY2);
reg [ram_latency:0] select_main_opcY2_reg_a;
wire [63:0] memory_controller_main_opcY2_out_a;
assign memory_controller_main_opcY2_out_a = {64{ select_main_opcY2_reg_a[ram_latency]}} & main_opcY2_out_a;

wire select_main_opcY3_a;
assign select_main_opcY3_a = (tag_a == `TAG_g_main_opcY3);
reg [ram_latency:0] select_main_opcY3_reg_a;
wire [63:0] memory_controller_main_opcY3_out_a;
assign memory_controller_main_opcY3_out_a = {64{ select_main_opcY3_reg_a[ram_latency]}} & main_opcY3_out_a;

always @(*)
begin
main_opcY0_address_a = memory_controller_address_a [6-1+3:3] & {6{select_main_opcY0_a}};
main_opcY0_write_enable_a = memory_controller_write_enable_a & select_main_opcY0_a;
main_opcY0_in_a [64-1:0] = memory_controller_in_a[64-1:0];

main_opcY1_address_a = memory_controller_address_a [6-1+3:3] & {6{select_main_opcY1_a}};
main_opcY1_write_enable_a = memory_controller_write_enable_a & select_main_opcY1_a;
main_opcY1_in_a [64-1:0] = memory_controller_in_a[64-1:0];

main_opcY2_address_a = memory_controller_address_a [6-1+3:3] & {6{select_main_opcY2_a}};
main_opcY2_write_enable_a = memory_controller_write_enable_a & select_main_opcY2_a;
main_opcY2_in_a [64-1:0] = memory_controller_in_a[64-1:0];

main_opcY3_address_a = memory_controller_address_a [6-1+3:3] & {6{select_main_opcY3_a}};
main_opcY3_write_enable_a = memory_controller_write_enable_a & select_main_opcY3_a;
main_opcY3_in_a [64-1:0] = memory_controller_in_a[64-1:0];

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0 | {3{select_main_opcY0_reg_a[ram_latency]}} | {3{select_main_opcY1_reg_a[ram_latency]}} | {3{select_main_opcY2_reg_a[ram_latency]}} | {3{select_main_opcY3_reg_a[ram_latency]}};
memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_main_opcY0_out_a | memory_controller_main_opcY1_out_a | memory_controller_main_opcY2_out_a | memory_controller_main_opcY3_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcY0_reg_a[j+1] <= select_main_opcY0_reg_a[j];
select_main_opcY1_reg_a[j+1] <= select_main_opcY1_reg_a[j];
select_main_opcY2_reg_a[j+1] <= select_main_opcY2_reg_a[j];
select_main_opcY3_reg_a[j+1] <= select_main_opcY3_reg_a[j];
end
always @(*)
begin
select_main_opcY0_reg_a[0] <= select_main_opcY0_a;
select_main_opcY1_reg_a[0] <= select_main_opcY1_a;
select_main_opcY2_reg_a[0] <= select_main_opcY2_a;
select_main_opcY3_reg_a[0] <= select_main_opcY3_a;
end

reg [2:0] select_not_struct_b;

wire select_main_opcY0_b;
assign select_main_opcY0_b = (tag_b == `TAG_g_main_opcY0);
reg [ram_latency:0] select_main_opcY0_reg_b;
wire [63:0] memory_controller_main_opcY0_out_b;
assign memory_controller_main_opcY0_out_b = {64{ select_main_opcY0_reg_b[ram_latency]}} & main_opcY0_out_b;

wire select_main_opcY1_b;
assign select_main_opcY1_b = (tag_b == `TAG_g_main_opcY1);
reg [ram_latency:0] select_main_opcY1_reg_b;
wire [63:0] memory_controller_main_opcY1_out_b;
assign memory_controller_main_opcY1_out_b = {64{ select_main_opcY1_reg_b[ram_latency]}} & main_opcY1_out_b;

wire select_main_opcY2_b;
assign select_main_opcY2_b = (tag_b == `TAG_g_main_opcY2);
reg [ram_latency:0] select_main_opcY2_reg_b;
wire [63:0] memory_controller_main_opcY2_out_b;
assign memory_controller_main_opcY2_out_b = {64{ select_main_opcY2_reg_b[ram_latency]}} & main_opcY2_out_b;

wire select_main_opcY3_b;
assign select_main_opcY3_b = (tag_b == `TAG_g_main_opcY3);
reg [ram_latency:0] select_main_opcY3_reg_b;
wire [63:0] memory_controller_main_opcY3_out_b;
assign memory_controller_main_opcY3_out_b = {64{ select_main_opcY3_reg_b[ram_latency]}} & main_opcY3_out_b;

always @(*)
begin
main_opcY0_address_b = memory_controller_address_b [6-1+3:3] & {6{select_main_opcY0_b}};
main_opcY0_write_enable_b = memory_controller_write_enable_b & select_main_opcY0_b;
main_opcY0_in_b [64-1:0] = memory_controller_in_b[64-1:0];

main_opcY1_address_b = memory_controller_address_b [6-1+3:3] & {6{select_main_opcY1_b}};
main_opcY1_write_enable_b = memory_controller_write_enable_b & select_main_opcY1_b;
main_opcY1_in_b [64-1:0] = memory_controller_in_b[64-1:0];

main_opcY2_address_b = memory_controller_address_b [6-1+3:3] & {6{select_main_opcY2_b}};
main_opcY2_write_enable_b = memory_controller_write_enable_b & select_main_opcY2_b;
main_opcY2_in_b [64-1:0] = memory_controller_in_b[64-1:0];

main_opcY3_address_b = memory_controller_address_b [6-1+3:3] & {6{select_main_opcY3_b}};
main_opcY3_write_enable_b = memory_controller_write_enable_b & select_main_opcY3_b;
main_opcY3_in_b [64-1:0] = memory_controller_in_b[64-1:0];

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0 | {3{select_main_opcY0_reg_b[ram_latency]}} | {3{select_main_opcY1_reg_b[ram_latency]}} | {3{select_main_opcY2_reg_b[ram_latency]}} | {3{select_main_opcY3_reg_b[ram_latency]}};
memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_main_opcY0_out_b | memory_controller_main_opcY1_out_b | memory_controller_main_opcY2_out_b | memory_controller_main_opcY3_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcY0_reg_b[j+1] <= select_main_opcY0_reg_b[j];
select_main_opcY1_reg_b[j+1] <= select_main_opcY1_reg_b[j];
select_main_opcY2_reg_b[j+1] <= select_main_opcY2_reg_b[j];
select_main_opcY3_reg_b[j+1] <= select_main_opcY3_reg_b[j];
end
always @(*)
begin
select_main_opcY0_reg_b[0] <= select_main_opcY0_b;
select_main_opcY1_reg_b[0] <= select_main_opcY1_b;
select_main_opcY2_reg_b[0] <= select_main_opcY2_b;
select_main_opcY3_reg_b[0] <= select_main_opcY3_b;
end

endmodule 

`timescale 1 ns / 1 ns
module memory_controller_1
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [5:0] main_opcX1_address_a;
reg [5:0] main_opcX1_address_b;
reg main_opcX1_write_enable_a;
reg main_opcX1_write_enable_b;
reg [63:0] main_opcX1_in_a;
reg [63:0] main_opcX1_in_b;
wire [63:0] main_opcX1_out_a;
wire [63:0] main_opcX1_out_b;

// @main.opcX1 = private unnamed_addr constant [62 x i64] [i64 0, i64 -1, i64 0, i64 1, i64 0, i64 -1, i64 1, i64 1, i64 -1, i64 0, i64 2, i64 0, i64 -2, i64 -1, i64 1, i64 1, i64 -1, i64 -2, i64 2, i64 ...
rom_dual_port main_opcX1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX1_address_a ),
	.q_a( main_opcX1_out_a ),
	.address_b( main_opcX1_address_b ),
	.q_b( main_opcX1_out_b )
);
defparam main_opcX1.width_a = 64;
defparam main_opcX1.widthad_a = 6;
defparam main_opcX1.numwords_a = 62;
defparam main_opcX1.width_b = 64;
defparam main_opcX1.widthad_b = 6;
defparam main_opcX1.numwords_b = 62;
defparam main_opcX1.latency = ram_latency;
defparam main_opcX1.init_file = {`MEM_INIT_DIR, "main_opcX1.mif"};

reg [5:0] main_opcX2_address_a;
reg [5:0] main_opcX2_address_b;
reg main_opcX2_write_enable_a;
reg main_opcX2_write_enable_b;
reg [63:0] main_opcX2_in_a;
reg [63:0] main_opcX2_in_b;
wire [63:0] main_opcX2_out_a;
wire [63:0] main_opcX2_out_b;

// @main.opcX2 = private unnamed_addr constant [62 x i64] [i64 0, i64 0, i64 1, i64 0, i64 -1, i64 -1, i64 1, i64 1, i64 -1, i64 0, i64 2, i64 0, i64 -2, i64 -1, i64 1, i64 1, i64 -1, i64 -2, i64 2, i64 ...
rom_dual_port main_opcX2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX2_address_a ),
	.q_a( main_opcX2_out_a ),
	.address_b( main_opcX2_address_b ),
	.q_b( main_opcX2_out_b )
);
defparam main_opcX2.width_a = 64;
defparam main_opcX2.widthad_a = 6;
defparam main_opcX2.numwords_a = 62;
defparam main_opcX2.width_b = 64;
defparam main_opcX2.widthad_b = 6;
defparam main_opcX2.numwords_b = 62;
defparam main_opcX2.latency = ram_latency;
defparam main_opcX2.init_file = {`MEM_INIT_DIR, "main_opcX2.mif"};

reg [5:0] main_opcX3_address_a;
reg [5:0] main_opcX3_address_b;
reg main_opcX3_write_enable_a;
reg main_opcX3_write_enable_b;
reg [63:0] main_opcX3_in_a;
reg [63:0] main_opcX3_in_b;
wire [63:0] main_opcX3_out_a;
wire [63:0] main_opcX3_out_b;

// @main.opcX3 = private unnamed_addr constant [62 x i64] [i64 0, i64 -1, i64 1, i64 0, i64 -1, i64 -1, i64 1, i64 1, i64 -1, i64 0, i64 2, i64 0, i64 -2, i64 -1, i64 1, i64 1, i64 -1, i64 -2, i64 2, i64...
rom_dual_port main_opcX3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( main_opcX3_address_a ),
	.q_a( main_opcX3_out_a ),
	.address_b( main_opcX3_address_b ),
	.q_b( main_opcX3_out_b )
);
defparam main_opcX3.width_a = 64;
defparam main_opcX3.widthad_a = 6;
defparam main_opcX3.numwords_a = 62;
defparam main_opcX3.width_b = 64;
defparam main_opcX3.widthad_b = 6;
defparam main_opcX3.numwords_b = 62;
defparam main_opcX3.latency = ram_latency;
defparam main_opcX3.init_file = {`MEM_INIT_DIR, "main_opcX3.mif"};
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_main_opcX1_a;
assign select_main_opcX1_a = (tag_a == `TAG_g_main_opcX1);
reg [ram_latency:0] select_main_opcX1_reg_a;
wire [63:0] memory_controller_main_opcX1_out_a;
assign memory_controller_main_opcX1_out_a = {64{ select_main_opcX1_reg_a[ram_latency]}} & main_opcX1_out_a;

wire select_main_opcX2_a;
assign select_main_opcX2_a = (tag_a == `TAG_g_main_opcX2);
reg [ram_latency:0] select_main_opcX2_reg_a;
wire [63:0] memory_controller_main_opcX2_out_a;
assign memory_controller_main_opcX2_out_a = {64{ select_main_opcX2_reg_a[ram_latency]}} & main_opcX2_out_a;

wire select_main_opcX3_a;
assign select_main_opcX3_a = (tag_a == `TAG_g_main_opcX3);
reg [ram_latency:0] select_main_opcX3_reg_a;
wire [63:0] memory_controller_main_opcX3_out_a;
assign memory_controller_main_opcX3_out_a = {64{ select_main_opcX3_reg_a[ram_latency]}} & main_opcX3_out_a;

always @(*)
begin
main_opcX1_address_a = memory_controller_address_a [6-1+3:3] & {6{select_main_opcX1_a}};
main_opcX1_write_enable_a = memory_controller_write_enable_a & select_main_opcX1_a;
main_opcX1_in_a [64-1:0] = memory_controller_in_a[64-1:0];

main_opcX2_address_a = memory_controller_address_a [6-1+3:3] & {6{select_main_opcX2_a}};
main_opcX2_write_enable_a = memory_controller_write_enable_a & select_main_opcX2_a;
main_opcX2_in_a [64-1:0] = memory_controller_in_a[64-1:0];

main_opcX3_address_a = memory_controller_address_a [6-1+3:3] & {6{select_main_opcX3_a}};
main_opcX3_write_enable_a = memory_controller_write_enable_a & select_main_opcX3_a;
main_opcX3_in_a [64-1:0] = memory_controller_in_a[64-1:0];

end
always @(*)
begin
select_not_struct_a [2:0] = 3'b0 | {3{select_main_opcX1_reg_a[ram_latency]}} | {3{select_main_opcX2_reg_a[ram_latency]}} | {3{select_main_opcX3_reg_a[ram_latency]}};
memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_main_opcX1_out_a | memory_controller_main_opcX2_out_a | memory_controller_main_opcX3_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcX1_reg_a[j+1] <= select_main_opcX1_reg_a[j];
select_main_opcX2_reg_a[j+1] <= select_main_opcX2_reg_a[j];
select_main_opcX3_reg_a[j+1] <= select_main_opcX3_reg_a[j];
end
always @(*)
begin
select_main_opcX1_reg_a[0] <= select_main_opcX1_a;
select_main_opcX2_reg_a[0] <= select_main_opcX2_a;
select_main_opcX3_reg_a[0] <= select_main_opcX3_a;
end

reg [2:0] select_not_struct_b;

wire select_main_opcX1_b;
assign select_main_opcX1_b = (tag_b == `TAG_g_main_opcX1);
reg [ram_latency:0] select_main_opcX1_reg_b;
wire [63:0] memory_controller_main_opcX1_out_b;
assign memory_controller_main_opcX1_out_b = {64{ select_main_opcX1_reg_b[ram_latency]}} & main_opcX1_out_b;

wire select_main_opcX2_b;
assign select_main_opcX2_b = (tag_b == `TAG_g_main_opcX2);
reg [ram_latency:0] select_main_opcX2_reg_b;
wire [63:0] memory_controller_main_opcX2_out_b;
assign memory_controller_main_opcX2_out_b = {64{ select_main_opcX2_reg_b[ram_latency]}} & main_opcX2_out_b;

wire select_main_opcX3_b;
assign select_main_opcX3_b = (tag_b == `TAG_g_main_opcX3);
reg [ram_latency:0] select_main_opcX3_reg_b;
wire [63:0] memory_controller_main_opcX3_out_b;
assign memory_controller_main_opcX3_out_b = {64{ select_main_opcX3_reg_b[ram_latency]}} & main_opcX3_out_b;

always @(*)
begin
main_opcX1_address_b = memory_controller_address_b [6-1+3:3] & {6{select_main_opcX1_b}};
main_opcX1_write_enable_b = memory_controller_write_enable_b & select_main_opcX1_b;
main_opcX1_in_b [64-1:0] = memory_controller_in_b[64-1:0];

main_opcX2_address_b = memory_controller_address_b [6-1+3:3] & {6{select_main_opcX2_b}};
main_opcX2_write_enable_b = memory_controller_write_enable_b & select_main_opcX2_b;
main_opcX2_in_b [64-1:0] = memory_controller_in_b[64-1:0];

main_opcX3_address_b = memory_controller_address_b [6-1+3:3] & {6{select_main_opcX3_b}};
main_opcX3_write_enable_b = memory_controller_write_enable_b & select_main_opcX3_b;
main_opcX3_in_b [64-1:0] = memory_controller_in_b[64-1:0];

end
always @(*)
begin
select_not_struct_b [2:0] = 3'b0 | {3{select_main_opcX1_reg_b[ram_latency]}} | {3{select_main_opcX2_reg_b[ram_latency]}} | {3{select_main_opcX3_reg_b[ram_latency]}};
memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_main_opcX1_out_b | memory_controller_main_opcX2_out_b | memory_controller_main_opcX3_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_main_opcX1_reg_b[j+1] <= select_main_opcX1_reg_b[j];
select_main_opcX2_reg_b[j+1] <= select_main_opcX2_reg_b[j];
select_main_opcX3_reg_b[j+1] <= select_main_opcX3_reg_b[j];
end
always @(*)
begin
select_main_opcX1_reg_b[0] <= select_main_opcX1_b;
select_main_opcX2_reg_b[0] <= select_main_opcX2_b;
select_main_opcX3_reg_b[0] <= select_main_opcX3_b;
end

endmodule 

`timescale 1 ns / 1 ns
module rng
(
	clk,
	reset,
	start,
	finish,
	return_val,
	seed,
	pow_start,
	pow_finish,
	pow_return_val,
	pow_y,
	main_entry_seed_write_enable_a,
	main_entry_seed_in_a,
	main_entry_seed_byteena_a,
	main_entry_seed_enable_a,
	main_entry_seed_address_a,
	main_entry_seed_out_a
);

parameter [7:0] LEGUP_0 = 8'd0;
parameter [7:0] LEGUP_F_rng_BB_entry_1 = 8'd1;
parameter [7:0] LEGUP_F_rng_BB_for_cond10_preheader_2 = 8'd2;
parameter [7:0] LEGUP_F_rng_BB_for_cond10_preheader_3 = 8'd3;
parameter [7:0] LEGUP_F_rng_BB_for_cond10_preheader_4 = 8'd4;
parameter [7:0] LEGUP_F_rng_BB_for_cond10_preheader_5 = 8'd5;
parameter [7:0] LEGUP_F_rng_BB_for_cond10_preheader_6 = 8'd6;
parameter [7:0] LEGUP_F_rng_BB_for_cond10_preheader_7 = 8'd7;
parameter [7:0] LEGUP_F_rng_BB_for_body3_8 = 8'd8;
parameter [7:0] LEGUP_F_rng_BB_for_body3_9 = 8'd9;
parameter [7:0] LEGUP_F_rng_BB_for_body3_10 = 8'd10;
parameter [7:0] LEGUP_F_rng_BB_for_body19_11 = 8'd11;
parameter [7:0] LEGUP_F_rng_BB_for_body19_12 = 8'd12;
parameter [7:0] LEGUP_F_rng_BB_for_body19_13 = 8'd13;
parameter [7:0] LEGUP_F_rng_BB_for_end25_14 = 8'd14;
parameter [7:0] LEGUP_F_rng_BB_for_end25_15 = 8'd15;
parameter [7:0] LEGUP_F_rng_BB_for_end25_16 = 8'd16;
parameter [7:0] LEGUP_F_rng_BB_for_end25_17 = 8'd17;
parameter [7:0] LEGUP_F_rng_BB_for_end25_18 = 8'd18;
parameter [7:0] LEGUP_F_rng_BB_for_end25_19 = 8'd19;
parameter [7:0] LEGUP_F_rng_BB_for_end25_20 = 8'd20;
parameter [7:0] LEGUP_F_rng_BB_for_end25_21 = 8'd21;
parameter [7:0] LEGUP_F_rng_BB_for_end25_22 = 8'd22;
parameter [7:0] LEGUP_F_rng_BB_for_end25_23 = 8'd23;
parameter [7:0] LEGUP_F_rng_BB_for_end25_24 = 8'd24;
parameter [7:0] LEGUP_F_rng_BB_for_end25_25 = 8'd25;
parameter [7:0] LEGUP_F_rng_BB_for_end25_26 = 8'd26;
parameter [7:0] LEGUP_F_rng_BB_for_end25_27 = 8'd27;
parameter [7:0] LEGUP_F_rng_BB_for_end25_28 = 8'd28;
parameter [7:0] LEGUP_F_rng_BB_for_end25_29 = 8'd29;
parameter [7:0] LEGUP_F_rng_BB_for_end25_30 = 8'd30;
parameter [7:0] LEGUP_F_rng_BB_for_end25_31 = 8'd31;
parameter [7:0] LEGUP_F_rng_BB_for_end25_32 = 8'd32;
parameter [7:0] LEGUP_F_rng_BB_for_end25_33 = 8'd33;
parameter [7:0] LEGUP_F_rng_BB_for_end25_34 = 8'd34;
parameter [7:0] LEGUP_F_rng_BB_for_body177_35 = 8'd35;
parameter [7:0] LEGUP_F_rng_BB_for_body177_36 = 8'd36;
parameter [7:0] LEGUP_F_rng_BB_for_body177_37 = 8'd37;
parameter [7:0] LEGUP_F_rng_BB_for_end182_38 = 8'd38;
parameter [7:0] LEGUP_F_rng_BB_for_end182_39 = 8'd39;
parameter [7:0] LEGUP_F_rng_BB_for_end182_40 = 8'd40;
parameter [7:0] LEGUP_F_rng_BB_for_end182_41 = 8'd41;
parameter [7:0] LEGUP_F_rng_BB_for_end182_42 = 8'd42;
parameter [7:0] LEGUP_F_rng_BB_for_end182_43 = 8'd43;
parameter [7:0] LEGUP_F_rng_BB_for_end182_44 = 8'd44;
parameter [7:0] LEGUP_F_rng_BB_for_end182_45 = 8'd45;
parameter [7:0] LEGUP_F_rng_BB_for_end182_46 = 8'd46;
parameter [7:0] LEGUP_F_rng_BB_for_end182_47 = 8'd47;
parameter [7:0] LEGUP_F_rng_BB_for_end182_48 = 8'd48;
parameter [7:0] LEGUP_F_rng_BB_for_end182_49 = 8'd49;
parameter [7:0] LEGUP_F_rng_BB_for_end182_50 = 8'd50;
parameter [7:0] LEGUP_F_rng_BB_for_end182_51 = 8'd51;
parameter [7:0] LEGUP_F_rng_BB_for_end182_52 = 8'd52;
parameter [7:0] LEGUP_F_rng_BB_for_end182_53 = 8'd53;
parameter [7:0] LEGUP_F_rng_BB_for_end182_54 = 8'd54;
parameter [7:0] LEGUP_F_rng_BB_for_end182_55 = 8'd55;
parameter [7:0] LEGUP_F_rng_BB_for_end182_56 = 8'd56;
parameter [7:0] LEGUP_F_rng_BB_for_end182_57 = 8'd57;
parameter [7:0] LEGUP_F_rng_BB_for_end182_58 = 8'd58;
parameter [7:0] LEGUP_F_rng_BB_for_end182_59 = 8'd59;
parameter [7:0] LEGUP_F_rng_BB_for_end182_60 = 8'd60;
parameter [7:0] LEGUP_F_rng_BB_for_end182_61 = 8'd61;
parameter [7:0] LEGUP_F_rng_BB_for_end182_62 = 8'd62;
parameter [7:0] LEGUP_F_rng_BB_for_end182_63 = 8'd63;
parameter [7:0] LEGUP_F_rng_BB_for_end182_64 = 8'd64;
parameter [7:0] LEGUP_F_rng_BB_for_end182_65 = 8'd65;
parameter [7:0] LEGUP_F_rng_BB_for_end182_66 = 8'd66;
parameter [7:0] LEGUP_F_rng_BB_for_end182_67 = 8'd67;
parameter [7:0] LEGUP_F_rng_BB_for_end182_68 = 8'd68;
parameter [7:0] LEGUP_F_rng_BB_for_end182_69 = 8'd69;
parameter [7:0] LEGUP_F_rng_BB_for_end182_70 = 8'd70;
parameter [7:0] LEGUP_F_rng_BB_for_end182_71 = 8'd71;
parameter [7:0] LEGUP_F_rng_BB_for_end182_72 = 8'd72;
parameter [7:0] LEGUP_F_rng_BB_for_end182_73 = 8'd73;
parameter [7:0] LEGUP_F_rng_BB_for_end182_74 = 8'd74;
parameter [7:0] LEGUP_F_rng_BB_for_end182_75 = 8'd75;
parameter [7:0] LEGUP_F_rng_BB_for_end182_76 = 8'd76;
parameter [7:0] LEGUP_F_rng_BB_for_end182_77 = 8'd77;
parameter [7:0] LEGUP_F_rng_BB_for_end182_78 = 8'd78;
parameter [7:0] LEGUP_F_rng_BB_for_end182_79 = 8'd79;
parameter [7:0] LEGUP_F_rng_BB_for_end182_80 = 8'd80;
parameter [7:0] LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_81 = 8'd81;
parameter [7:0] LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_82 = 8'd82;
parameter [7:0] LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_83 = 8'd83;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_preheader_84 = 8'd84;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_85 = 8'd85;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_86 = 8'd86;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_87 = 8'd87;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_88 = 8'd88;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_89 = 8'd89;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_90 = 8'd90;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_91 = 8'd91;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_93 = 8'd93;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_94 = 8'd94;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_95 = 8'd95;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_96 = 8'd96;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_97 = 8'd97;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_98 = 8'd98;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_99 = 8'd99;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_100 = 8'd100;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_101 = 8'd101;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_102 = 8'd102;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_103 = 8'd103;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_104 = 8'd104;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_105 = 8'd105;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_106 = 8'd106;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_107 = 8'd107;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_108 = 8'd108;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_109 = 8'd109;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_110 = 8'd110;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_111 = 8'd111;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_112 = 8'd112;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_113 = 8'd113;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_114 = 8'd114;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_115 = 8'd115;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_116 = 8'd116;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_117 = 8'd117;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_118 = 8'd118;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_119 = 8'd119;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_120 = 8'd120;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_121 = 8'd121;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_122 = 8'd122;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_123 = 8'd123;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_124 = 8'd124;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_125 = 8'd125;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_126 = 8'd126;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_127 = 8'd127;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_128 = 8'd128;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_129 = 8'd129;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_130 = 8'd130;
parameter [7:0] LEGUP_F_rng_BB_for_body_i_131 = 8'd131;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_preheader_132 = 8'd132;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_133 = 8'd133;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_134 = 8'd134;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_135 = 8'd135;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_136 = 8'd136;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_137 = 8'd137;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_138 = 8'd138;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_139 = 8'd139;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_141 = 8'd141;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_142 = 8'd142;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_143 = 8'd143;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_144 = 8'd144;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_145 = 8'd145;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_146 = 8'd146;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_147 = 8'd147;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_148 = 8'd148;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_149 = 8'd149;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_150 = 8'd150;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_151 = 8'd151;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_152 = 8'd152;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_153 = 8'd153;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_154 = 8'd154;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_155 = 8'd155;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_156 = 8'd156;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_157 = 8'd157;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_158 = 8'd158;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_159 = 8'd159;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_160 = 8'd160;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_161 = 8'd161;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_162 = 8'd162;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_163 = 8'd163;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_164 = 8'd164;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_165 = 8'd165;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_166 = 8'd166;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_167 = 8'd167;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_168 = 8'd168;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_169 = 8'd169;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_170 = 8'd170;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_171 = 8'd171;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_172 = 8'd172;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_173 = 8'd173;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_174 = 8'd174;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_175 = 8'd175;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_176 = 8'd176;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_177 = 8'd177;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_178 = 8'd178;
parameter [7:0] LEGUP_F_rng_BB_for_body_i15_179 = 8'd179;
parameter [7:0] LEGUP_F_rng_BB_convBin_exit16_180 = 8'd180;
parameter [7:0] LEGUP_function_call_92 = 8'd92;
parameter [7:0] LEGUP_function_call_140 = 8'd140;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [63:0] return_val;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] seed;
output reg  pow_start;
input  pow_finish;
input [63:0] pow_return_val;
output reg [63:0] pow_y;
output  main_entry_seed_write_enable_a;
output [31:0] main_entry_seed_in_a;
output  main_entry_seed_byteena_a;
output reg  main_entry_seed_enable_a;
output reg [4:0] main_entry_seed_address_a;
input [31:0] main_entry_seed_out_a;
reg [7:0] cur_state/* synthesis syn_encoding="onehot" */;
reg [7:0] next_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] seed_reg;
wire  fsm_stall;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_0;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_0_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_1_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_2_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_3_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_4_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_5_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_6_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_7_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_cond10_preheader_8_reg;
reg [5:0] rng_for_body3_j_0317;
reg [5:0] rng_for_body3_j_0317_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body3_arrayidx4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body3_scevgep11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body3_scevgep11_reg;
reg [31:0] rng_for_body3_9;
reg [6:0] rng_for_body3_10;
reg [6:0] rng_for_body3_10_reg;
reg  rng_for_body3_exitcond19;
reg  rng_for_body3_exitcond19_reg;
reg [5:0] rng_for_body19_j_1314;
reg [5:0] rng_for_body19_j_1314_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body19_arrayidx20;
reg [6:0] rng_for_body19_11;
reg [6:0] rng_for_body19_11_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body19_scevgep9;
reg [31:0] rng_for_body19_12;
reg [6:0] rng_for_body19_13;
reg [6:0] rng_for_body19_13_reg;
reg  rng_for_body19_exitcond16;
reg  rng_for_body19_exitcond16_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_14_reg;
reg [31:0] rng_for_end25_15;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx28_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx32;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx36;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx36_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_16;
reg [31:0] rng_for_end25_17;
reg [31:0] rng_for_end25_17_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx40;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx40_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_18;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_18_reg;
reg [31:0] rng_for_end25_19;
reg [31:0] rng_for_end25_19_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx44;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx44_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_20_reg;
reg [31:0] rng_for_end25_21;
reg [31:0] rng_for_end25_21_reg;
reg [31:0] rng_for_end25_xor47;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx48;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx48_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_22;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_22_reg;
reg [31:0] rng_for_end25_23;
reg [31:0] rng_for_end25_23_reg;
reg [31:0] rng_for_end25_xor51;
reg [31:0] rng_for_end25_xor51_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx52;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx52_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_24_reg;
reg [31:0] rng_for_end25_25;
reg [31:0] rng_for_end25_25_reg;
reg [31:0] rng_for_end25_xor55;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx56;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx56_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_26;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_26_reg;
reg [31:0] rng_for_end25_27;
reg [31:0] rng_for_end25_27_reg;
reg [31:0] rng_for_end25_xor59;
reg [31:0] rng_for_end25_xor59_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx60;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx60_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_28_reg;
reg [31:0] rng_for_end25_29;
reg [31:0] rng_for_end25_29_reg;
reg [31:0] rng_for_end25_xor63;
reg [31:0] rng_for_end25_xor65;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx66;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx66_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_30;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_30_reg;
reg [31:0] rng_for_end25_31;
reg [31:0] rng_for_end25_31_reg;
reg [31:0] rng_for_end25_xor69;
reg [31:0] rng_for_end25_xor69_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx70;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx70_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_32;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_32_reg;
reg [31:0] rng_for_end25_33;
reg [31:0] rng_for_end25_33_reg;
reg [31:0] rng_for_end25_xor73;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx74_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_34;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_34_reg;
reg [31:0] rng_for_end25_35;
reg [31:0] rng_for_end25_35_reg;
reg [31:0] rng_for_end25_xor77;
reg [31:0] rng_for_end25_xor77_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx78;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx78_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_36;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_36_reg;
reg [31:0] rng_for_end25_37;
reg [31:0] rng_for_end25_37_reg;
reg [31:0] rng_for_end25_xor81;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx82;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx82_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_38;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_38_reg;
reg [31:0] rng_for_end25_39;
reg [31:0] rng_for_end25_39_reg;
reg [31:0] rng_for_end25_xor85;
reg [31:0] rng_for_end25_xor85_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx86;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx86_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_40;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_40_reg;
reg [31:0] rng_for_end25_41;
reg [31:0] rng_for_end25_41_reg;
reg [31:0] rng_for_end25_xor89;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx90;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx90_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_42;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_42_reg;
reg [31:0] rng_for_end25_43;
reg [31:0] rng_for_end25_43_reg;
reg [31:0] rng_for_end25_xor93;
reg [31:0] rng_for_end25_xor93_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx94;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx94_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_44;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_44_reg;
reg [31:0] rng_for_end25_45;
reg [31:0] rng_for_end25_45_reg;
reg [31:0] rng_for_end25_xor97;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx98;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx98_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_46;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_46_reg;
reg [31:0] rng_for_end25_47;
reg [31:0] rng_for_end25_47_reg;
reg [31:0] rng_for_end25_xor101;
reg [31:0] rng_for_end25_xor101_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx102;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx102_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_48;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_48_reg;
reg [31:0] rng_for_end25_49;
reg [31:0] rng_for_end25_49_reg;
reg [31:0] rng_for_end25_xor105;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx106;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx106_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_50;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_50_reg;
reg [31:0] rng_for_end25_51;
reg [31:0] rng_for_end25_51_reg;
reg [31:0] rng_for_end25_xor109;
reg [31:0] rng_for_end25_xor109_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx110;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx110_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_52;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_52_reg;
reg [31:0] rng_for_end25_53;
reg [31:0] rng_for_end25_53_reg;
reg [31:0] rng_for_end25_xor113;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx114;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx114_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_54;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_54_reg;
reg [31:0] rng_for_end25_55;
reg [31:0] rng_for_end25_55_reg;
reg [31:0] rng_for_end25_xor117;
reg [31:0] rng_for_end25_xor117_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx118;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx118_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_56;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_56_reg;
reg [31:0] rng_for_end25_57;
reg [31:0] rng_for_end25_57_reg;
reg [31:0] rng_for_end25_xor121;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx122;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx122_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_58;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_58_reg;
reg [31:0] rng_for_end25_59;
reg [31:0] rng_for_end25_59_reg;
reg [31:0] rng_for_end25_xor125;
reg [31:0] rng_for_end25_xor125_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx126;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx126_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_60;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_60_reg;
reg [31:0] rng_for_end25_61;
reg [31:0] rng_for_end25_61_reg;
reg [31:0] rng_for_end25_xor129;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx130;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx130_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_62;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_62_reg;
reg [31:0] rng_for_end25_63;
reg [31:0] rng_for_end25_63_reg;
reg [31:0] rng_for_end25_xor133;
reg [31:0] rng_for_end25_xor133_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx134;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx134_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_64;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_64_reg;
reg [31:0] rng_for_end25_65;
reg [31:0] rng_for_end25_65_reg;
reg [31:0] rng_for_end25_xor137;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx138;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx138_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_66;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_66_reg;
reg [31:0] rng_for_end25_67;
reg [31:0] rng_for_end25_67_reg;
reg [31:0] rng_for_end25_xor141;
reg [31:0] rng_for_end25_xor141_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx142;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx142_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_68;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_68_reg;
reg [31:0] rng_for_end25_69;
reg [31:0] rng_for_end25_69_reg;
reg [31:0] rng_for_end25_xor145;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx146;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx146_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_70;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_70_reg;
reg [31:0] rng_for_end25_71;
reg [31:0] rng_for_end25_71_reg;
reg [31:0] rng_for_end25_xor149;
reg [31:0] rng_for_end25_xor149_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx150;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx150_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_72;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_72_reg;
reg [31:0] rng_for_end25_73;
reg [31:0] rng_for_end25_73_reg;
reg [31:0] rng_for_end25_xor153;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx154;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx154_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_74_reg;
reg [31:0] rng_for_end25_75;
reg [31:0] rng_for_end25_75_reg;
reg [31:0] rng_for_end25_xor157;
reg [31:0] rng_for_end25_xor157_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx158;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx158_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_76;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_76_reg;
reg [31:0] rng_for_end25_77;
reg [31:0] rng_for_end25_77_reg;
reg [31:0] rng_for_end25_xor161;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx162;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx162_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_78;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_78_reg;
reg [31:0] rng_for_end25_79;
reg [31:0] rng_for_end25_79_reg;
reg [31:0] rng_for_end25_xor165;
reg [31:0] rng_for_end25_xor165_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx166;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx166_reg;
reg [31:0] rng_for_end25_80;
reg [31:0] rng_for_end25_xor169;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx170;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx170_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx174;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end25_arrayidx174_reg;
reg [5:0] rng_for_body177_i_4313;
reg [5:0] rng_for_body177_i_4313_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body177_arrayidx178;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body177_arrayidx179;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body177_arrayidx179_reg;
reg [31:0] rng_for_body177_81;
reg [6:0] rng_for_body177_82;
reg [6:0] rng_for_body177_82_reg;
reg  rng_for_body177_exitcond13;
reg  rng_for_body177_exitcond13_reg;
reg [31:0] rng_for_end182_83;
reg [31:0] rng_for_end182_83_reg;
reg [31:0] rng_for_end182_84;
reg [31:0] rng_for_end182_84_reg;
reg [31:0] rng_for_end182_85;
reg [31:0] rng_for_end182_85_reg;
reg [31:0] rng_for_end182_86;
reg [31:0] rng_for_end182_86_reg;
reg [31:0] rng_for_end182_87;
reg [31:0] rng_for_end182_87_reg;
reg [31:0] rng_for_end182_88;
reg [31:0] rng_for_end182_88_reg;
reg [31:0] rng_for_end182_89;
reg [31:0] rng_for_end182_89_reg;
reg [31:0] rng_for_end182_90;
reg [31:0] rng_for_end182_90_reg;
reg [31:0] rng_for_end182_91;
reg [31:0] rng_for_end182_91_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_92;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_92_reg;
reg [31:0] rng_for_end182_93;
reg [31:0] rng_for_end182_93_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_94;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_94_reg;
reg [31:0] rng_for_end182_95;
reg [31:0] rng_for_end182_95_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_96;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_96_reg;
reg [31:0] rng_for_end182_97;
reg [31:0] rng_for_end182_97_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_98;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_98_reg;
reg [31:0] rng_for_end182_99;
reg [31:0] rng_for_end182_99_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_100;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_100_reg;
reg [31:0] rng_for_end182_101;
reg [31:0] rng_for_end182_101_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_102;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_102_reg;
reg [31:0] rng_for_end182_103;
reg [31:0] rng_for_end182_103_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_104;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_104_reg;
reg [31:0] rng_for_end182_105;
reg [31:0] rng_for_end182_105_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_106;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_106_reg;
reg [31:0] rng_for_end182_107;
reg [31:0] rng_for_end182_107_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_108;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_108_reg;
reg [31:0] rng_for_end182_109;
reg [31:0] rng_for_end182_109_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_110;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_110_reg;
reg [31:0] rng_for_end182_111;
reg [31:0] rng_for_end182_111_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_112;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_112_reg;
reg [31:0] rng_for_end182_113;
reg [31:0] rng_for_end182_113_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_114;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_114_reg;
reg [31:0] rng_for_end182_115;
reg [31:0] rng_for_end182_115_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_116;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_116_reg;
reg [31:0] rng_for_end182_117;
reg [31:0] rng_for_end182_117_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_118;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_118_reg;
reg [31:0] rng_for_end182_119;
reg [31:0] rng_for_end182_119_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_120;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_120_reg;
reg [31:0] rng_for_end182_121;
reg [31:0] rng_for_end182_121_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_122;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_122_reg;
reg [31:0] rng_for_end182_123;
reg [31:0] rng_for_end182_123_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_124;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_124_reg;
reg [31:0] rng_for_end182_125;
reg [31:0] rng_for_end182_125_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_126;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_126_reg;
reg [31:0] rng_for_end182_127;
reg [31:0] rng_for_end182_127_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_128;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_128_reg;
reg [31:0] rng_for_end182_129;
reg [31:0] rng_for_end182_129_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_130;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_130_reg;
reg [31:0] rng_for_end182_131;
reg [31:0] rng_for_end182_131_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_132;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_132_reg;
reg [31:0] rng_for_end182_133;
reg [31:0] rng_for_end182_133_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_134;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_134_reg;
reg [31:0] rng_for_end182_135;
reg [31:0] rng_for_end182_135_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_136;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_136_reg;
reg [31:0] rng_for_end182_137;
reg [31:0] rng_for_end182_137_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_138;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_138_reg;
reg [31:0] rng_for_end182_139;
reg [31:0] rng_for_end182_139_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_140;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_140_reg;
reg [31:0] rng_for_end182_141;
reg [31:0] rng_for_end182_141_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_142;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_142_reg;
reg [31:0] rng_for_end182_143;
reg [31:0] rng_for_end182_143_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_144;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_144_reg;
reg [31:0] rng_for_end182_145;
reg [31:0] rng_for_end182_145_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_146;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_146_reg;
reg [31:0] rng_for_end182_147;
reg [31:0] rng_for_end182_147_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_148;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_148_reg;
reg [31:0] rng_for_end182_149;
reg [31:0] rng_for_end182_149_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_150;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_150_reg;
reg [31:0] rng_for_end182_151;
reg [31:0] rng_for_end182_151_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_152;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_152_reg;
reg [31:0] rng_for_end182_153;
reg [31:0] rng_for_end182_153_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_154;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_154_reg;
reg [31:0] rng_for_end182_155;
reg [31:0] rng_for_end182_155_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_156;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_156_reg;
reg [31:0] rng_for_end182_157;
reg [31:0] rng_for_end182_157_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_arrayidx2771;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_end182_arrayidx2771_reg;
reg [5:0] rng_for_body275_for_body275_crit_edge_indvar;
reg [5:0] rng_for_body275_for_body275_crit_edge_indvar_reg;
reg [6:0] rng_for_body275_for_body275_crit_edge_indvar_next;
reg [6:0] rng_for_body275_for_body275_crit_edge_indvar_next_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body275_for_body275_crit_edge_arrayidx277;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body275_for_body275_crit_edge_scevgep;
reg [31:0] rng_for_body275_for_body275_crit_edge_pre;
reg  rng_for_body275_for_body275_crit_edge_exitcond9;
reg  rng_for_body275_for_body275_crit_edge_exitcond9_reg;
reg [5:0] rng_for_body_i_i_012_i;
reg [5:0] rng_for_body_i_i_012_i_reg;
reg [63:0] rng_for_body_i_num_011_i;
reg [63:0] rng_for_body_i_num_011_i_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body_i_arrayidx_i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body_i_arrayidx_i_reg;
reg [7:0] rng_for_body_i_j_013_i;
reg [63:0] rng_for_body_i_conv_i;
reg [63:0] rng_for_body_i_call_i;
reg [63:0] rng_for_body_i_call_i_reg;
reg [31:0] rng_for_body_i_158;
reg [63:0] rng_for_body_i_conv1_i;
reg [63:0] rng_for_body_i_mul_i;
reg [63:0] rng_for_body_i_conv2_i;
reg [63:0] rng_for_body_i_conv2_i_reg;
reg [63:0] rng_for_body_i_add_i;
reg [63:0] rng_for_body_i_conv3_i;
reg [63:0] rng_for_body_i_conv3_i_reg;
reg [6:0] rng_for_body_i_159;
reg [6:0] rng_for_body_i_159_reg;
reg  rng_for_body_i_exitcond6;
reg  rng_for_body_i_exitcond6_reg;
reg [5:0] rng_for_body_i15_i_012_i2;
reg [5:0] rng_for_body_i15_i_012_i2_reg;
reg [63:0] rng_for_body_i15_num_011_i3;
reg [63:0] rng_for_body_i15_num_011_i3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body_i15_arrayidx_i7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_for_body_i15_arrayidx_i7_reg;
reg [7:0] rng_for_body_i15_j_013_i4;
reg [63:0] rng_for_body_i15_conv_i5;
reg [63:0] rng_for_body_i15_call_i6;
reg [63:0] rng_for_body_i15_call_i6_reg;
reg [31:0] rng_for_body_i15_160;
reg [63:0] rng_for_body_i15_conv1_i8;
reg [63:0] rng_for_body_i15_mul_i9;
reg [63:0] rng_for_body_i15_conv2_i10;
reg [63:0] rng_for_body_i15_conv2_i10_reg;
reg [63:0] rng_for_body_i15_add_i11;
reg [63:0] rng_for_body_i15_conv3_i12;
reg [63:0] rng_for_body_i15_conv3_i12_reg;
reg [6:0] rng_for_body_i15_161;
reg [6:0] rng_for_body_i15_161_reg;
reg  rng_for_body_i15_exitcond4;
reg  rng_for_body_i15_exitcond4_reg;
reg [63:0] rng_convBin_exit16_xor283;
reg  rng_convBin_exit16_bit_select;
reg [63:0] rng_convBin_exit16_mul;
reg [63:0] rng_convBin_exit16_mul_xor283;
reg [5:0] rng_entry_LFSR_reg_address_a;
reg  rng_entry_LFSR_reg_write_enable_a;
reg [31:0] rng_entry_LFSR_reg_in_a;
wire [31:0] rng_entry_LFSR_reg_out_a;
reg [5:0] rng_entry_LFSR_varLFSR1_address_a;
reg  rng_entry_LFSR_varLFSR1_write_enable_a;
reg [31:0] rng_entry_LFSR_varLFSR1_in_a;
wire [31:0] rng_entry_LFSR_varLFSR1_out_a;
reg [5:0] rng_entry_LFSR_varLFSR1_address_b;
reg  rng_entry_LFSR_varLFSR1_write_enable_b;
reg [31:0] rng_entry_LFSR_varLFSR1_in_b;
wire [31:0] rng_entry_LFSR_varLFSR1_out_b;
reg [5:0] rng_entry_CASR_reg_address_a;
reg  rng_entry_CASR_reg_write_enable_a;
reg [31:0] rng_entry_CASR_reg_in_a;
wire [31:0] rng_entry_CASR_reg_out_a;
reg [5:0] rng_entry_CASR_varCASR2_address_a;
reg  rng_entry_CASR_varCASR2_write_enable_a;
reg [31:0] rng_entry_CASR_varCASR2_in_a;
wire [31:0] rng_entry_CASR_varCASR2_out_a;
reg [5:0] rng_entry_CASR_varCASR2_address_b;
wire  rng_entry_CASR_varCASR2_write_enable_b;
wire [31:0] rng_entry_CASR_varCASR2_in_b;
wire [31:0] rng_entry_CASR_varCASR2_out_b;
reg [5:0] rng_entry_CASR_outCASR_address_a;
reg  rng_entry_CASR_outCASR_write_enable_a;
reg [31:0] rng_entry_CASR_outCASR_in_a;
wire [31:0] rng_entry_CASR_outCASR_out_a;
reg [5:0] rng_entry_CASR_outCASR_address_b;
reg  rng_entry_CASR_outCASR_write_enable_b;
reg [31:0] rng_entry_CASR_outCASR_in_b;
wire [31:0] rng_entry_CASR_outCASR_out_b;
reg  legup_function_call;
reg [31:0] rng_altfp_sitofp_32_64_0_op0;
reg  rng_altfp_sitofp_32_64_0_inst_clock;
reg  rng_altfp_sitofp_32_64_0_inst_clk_en;
reg [31:0] rng_altfp_sitofp_32_64_0_inst_dataa;
wire [63:0] rng_altfp_sitofp_32_64_0_inst_result;
reg [63:0] rng_for_body_i_conv_i_out;
reg  altfp_rng_for_body_i_conv_i_en;
reg [63:0] rng_altfp_sitofp_32_64_0;
reg [63:0] rng_altfp_multiply_64_0_op0;
reg [63:0] rng_altfp_multiply_64_0_op1;
reg  rng_altfp_multiply_64_0_inst_clock;
reg  rng_altfp_multiply_64_0_inst_clk_en;
reg [63:0] rng_altfp_multiply_64_0_inst_dataa;
reg [63:0] rng_altfp_multiply_64_0_inst_datab;
wire [63:0] rng_altfp_multiply_64_0_inst_result;
reg [63:0] rng_for_body_i_mul_i_out;
reg  altfp_rng_for_body_i_mul_i_en;
reg [63:0] rng_altfp_multiply_64_0;
reg [63:0] rng_altfp_sitofp_64_64_0_op0;
reg  rng_altfp_sitofp_64_64_0_inst_clock;
reg  rng_altfp_sitofp_64_64_0_inst_clk_en;
reg [63:0] rng_altfp_sitofp_64_64_0_inst_dataa;
wire [63:0] rng_altfp_sitofp_64_64_0_inst_result;
reg [63:0] rng_for_body_i_conv2_i_out;
reg  altfp_rng_for_body_i_conv2_i_en;
reg [63:0] rng_altfp_sitofp_64_64_0;
reg [63:0] rng_altfp_add_64_0_op0;
reg [63:0] rng_altfp_add_64_0_op1;
reg  rng_altfp_add_64_0_inst_clock;
reg  rng_altfp_add_64_0_inst_clk_en;
reg [63:0] rng_altfp_add_64_0_inst_dataa;
reg [63:0] rng_altfp_add_64_0_inst_datab;
wire [63:0] rng_altfp_add_64_0_inst_result;
reg [63:0] rng_for_body_i_add_i_out;
reg  altfp_rng_for_body_i_add_i_en;
reg [63:0] rng_altfp_add_64_0;
reg [63:0] rng_altfp_fptosi_64_64_0_op0;
reg  rng_altfp_fptosi_64_64_0_inst_clock;
reg  rng_altfp_fptosi_64_64_0_inst_clk_en;
reg [63:0] rng_altfp_fptosi_64_64_0_inst_dataa;
wire [63:0] rng_altfp_fptosi_64_64_0_inst_result;
reg [63:0] rng_for_body_i_conv3_i_out;
reg  altfp_rng_for_body_i_conv3_i_en;
reg [63:0] rng_altfp_fptosi_64_64_0;
reg [31:0] rng_for_body_i_conv_i_op0_temp;
reg [31:0] rng_for_body_i15_conv_i5_op0_temp;


altfp_sitofp_32_64_6 rng_altfp_sitofp_32_64_0_inst (
	.clock (rng_altfp_sitofp_32_64_0_inst_clock),
	.clk_en (rng_altfp_sitofp_32_64_0_inst_clk_en),
	.dataa (rng_altfp_sitofp_32_64_0_inst_dataa),
	.result (rng_altfp_sitofp_32_64_0_inst_result)
);



altfp_multiplier64_11 rng_altfp_multiply_64_0_inst (
	.clock (rng_altfp_multiply_64_0_inst_clock),
	.clk_en (rng_altfp_multiply_64_0_inst_clk_en),
	.dataa (rng_altfp_multiply_64_0_inst_dataa),
	.datab (rng_altfp_multiply_64_0_inst_datab),
	.result (rng_altfp_multiply_64_0_inst_result)
);



altfp_sitofp_64_64_6 rng_altfp_sitofp_64_64_0_inst (
	.clock (rng_altfp_sitofp_64_64_0_inst_clock),
	.clk_en (rng_altfp_sitofp_64_64_0_inst_clk_en),
	.dataa (rng_altfp_sitofp_64_64_0_inst_dataa),
	.result (rng_altfp_sitofp_64_64_0_inst_result)
);



altfp_adder64_14 rng_altfp_add_64_0_inst (
	.clock (rng_altfp_add_64_0_inst_clock),
	.clk_en (rng_altfp_add_64_0_inst_clk_en),
	.dataa (rng_altfp_add_64_0_inst_dataa),
	.datab (rng_altfp_add_64_0_inst_datab),
	.result (rng_altfp_add_64_0_inst_result)
);



altfp_fptosi_64_64_6 rng_altfp_fptosi_64_64_0_inst (
	.clock (rng_altfp_fptosi_64_64_0_inst_clock),
	.clk_en (rng_altfp_fptosi_64_64_0_inst_clk_en),
	.dataa (rng_altfp_fptosi_64_64_0_inst_dataa),
	.result (rng_altfp_fptosi_64_64_0_inst_result)
);




//   %LFSR_reg = alloca [43 x i32], align 4, !MSB !99, !LSB !100, !extendFrom !99
ram_single_port_intel rng_entry_LFSR_reg (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( rng_entry_LFSR_reg_address_a ),
	.wren_a( rng_entry_LFSR_reg_write_enable_a ),
	.data_a( rng_entry_LFSR_reg_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( rng_entry_LFSR_reg_out_a )
);
defparam rng_entry_LFSR_reg.width_a = 32;
defparam rng_entry_LFSR_reg.widthad_a = 6;
defparam rng_entry_LFSR_reg.width_be_a = 4;
defparam rng_entry_LFSR_reg.numwords_a = 43;
defparam rng_entry_LFSR_reg.latency = 1;


//   %LFSR_varLFSR1 = alloca [42 x i32], align 4, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port rng_entry_LFSR_varLFSR1 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( rng_entry_LFSR_varLFSR1_address_a ),
	.wren_a( rng_entry_LFSR_varLFSR1_write_enable_a ),
	.data_a( rng_entry_LFSR_varLFSR1_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( rng_entry_LFSR_varLFSR1_out_a ),
	.address_b( rng_entry_LFSR_varLFSR1_address_b ),
	.wren_b( rng_entry_LFSR_varLFSR1_write_enable_b ),
	.data_b( rng_entry_LFSR_varLFSR1_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( rng_entry_LFSR_varLFSR1_out_b )
);
defparam rng_entry_LFSR_varLFSR1.width_a = 32;
defparam rng_entry_LFSR_varLFSR1.widthad_a = 6;
defparam rng_entry_LFSR_varLFSR1.width_be_a = 4;
defparam rng_entry_LFSR_varLFSR1.numwords_a = 42;
defparam rng_entry_LFSR_varLFSR1.width_b = 32;
defparam rng_entry_LFSR_varLFSR1.widthad_b = 6;
defparam rng_entry_LFSR_varLFSR1.width_be_b = 4;
defparam rng_entry_LFSR_varLFSR1.numwords_b = 42;
defparam rng_entry_LFSR_varLFSR1.latency = 1;


//   %CASR_reg = alloca [37 x i32], align 4, !MSB !99, !LSB !100, !extendFrom !99
ram_single_port_intel rng_entry_CASR_reg (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( rng_entry_CASR_reg_address_a ),
	.wren_a( rng_entry_CASR_reg_write_enable_a ),
	.data_a( rng_entry_CASR_reg_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( rng_entry_CASR_reg_out_a )
);
defparam rng_entry_CASR_reg.width_a = 32;
defparam rng_entry_CASR_reg.widthad_a = 6;
defparam rng_entry_CASR_reg.width_be_a = 4;
defparam rng_entry_CASR_reg.numwords_a = 37;
defparam rng_entry_CASR_reg.latency = 1;


//   %CASR_varCASR2 = alloca [33 x i32], align 4, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port rng_entry_CASR_varCASR2 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( rng_entry_CASR_varCASR2_address_a ),
	.wren_a( rng_entry_CASR_varCASR2_write_enable_a ),
	.data_a( rng_entry_CASR_varCASR2_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( rng_entry_CASR_varCASR2_out_a ),
	.address_b( rng_entry_CASR_varCASR2_address_b ),
	.wren_b( rng_entry_CASR_varCASR2_write_enable_b ),
	.data_b( rng_entry_CASR_varCASR2_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( rng_entry_CASR_varCASR2_out_b )
);
defparam rng_entry_CASR_varCASR2.width_a = 32;
defparam rng_entry_CASR_varCASR2.widthad_a = 6;
defparam rng_entry_CASR_varCASR2.width_be_a = 4;
defparam rng_entry_CASR_varCASR2.numwords_a = 33;
defparam rng_entry_CASR_varCASR2.width_b = 32;
defparam rng_entry_CASR_varCASR2.widthad_b = 6;
defparam rng_entry_CASR_varCASR2.width_be_b = 4;
defparam rng_entry_CASR_varCASR2.numwords_b = 33;
defparam rng_entry_CASR_varCASR2.latency = 1;


//   %CASR_outCASR = alloca [37 x i32], align 4, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port rng_entry_CASR_outCASR (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( rng_entry_CASR_outCASR_address_a ),
	.wren_a( rng_entry_CASR_outCASR_write_enable_a ),
	.data_a( rng_entry_CASR_outCASR_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( rng_entry_CASR_outCASR_out_a ),
	.address_b( rng_entry_CASR_outCASR_address_b ),
	.wren_b( rng_entry_CASR_outCASR_write_enable_b ),
	.data_b( rng_entry_CASR_outCASR_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( rng_entry_CASR_outCASR_out_b )
);
defparam rng_entry_CASR_outCASR.width_a = 32;
defparam rng_entry_CASR_outCASR.widthad_a = 6;
defparam rng_entry_CASR_outCASR.width_be_a = 4;
defparam rng_entry_CASR_outCASR.numwords_a = 37;
defparam rng_entry_CASR_outCASR.width_b = 32;
defparam rng_entry_CASR_outCASR.widthad_b = 6;
defparam rng_entry_CASR_outCASR.width_be_b = 4;
defparam rng_entry_CASR_outCASR.numwords_b = 37;
defparam rng_entry_CASR_outCASR.latency = 1;

always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  /* synthesis parallel_case */
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_rng_BB_entry_1;
LEGUP_F_rng_BB_convBin_exit16_180:
		next_state = LEGUP_0;
LEGUP_F_rng_BB_entry_1:
		next_state = LEGUP_F_rng_BB_for_body3_8;
LEGUP_F_rng_BB_for_body177_35:
		next_state = LEGUP_F_rng_BB_for_body177_36;
LEGUP_F_rng_BB_for_body177_36:
		next_state = LEGUP_F_rng_BB_for_body177_37;
LEGUP_F_rng_BB_for_body177_37:
	if ((fsm_stall == 1'd0) && (rng_for_body177_exitcond13_reg == 1'd1))
		next_state = LEGUP_F_rng_BB_for_end182_38;
	else if ((fsm_stall == 1'd0) && (rng_for_body177_exitcond13_reg == 1'd0))
		next_state = LEGUP_F_rng_BB_for_body177_35;
LEGUP_F_rng_BB_for_body19_11:
		next_state = LEGUP_F_rng_BB_for_body19_12;
LEGUP_F_rng_BB_for_body19_12:
		next_state = LEGUP_F_rng_BB_for_body19_13;
LEGUP_F_rng_BB_for_body19_13:
	if ((fsm_stall == 1'd0) && (rng_for_body19_exitcond16_reg == 1'd1))
		next_state = LEGUP_F_rng_BB_for_end25_14;
	else if ((fsm_stall == 1'd0) && (rng_for_body19_exitcond16_reg == 1'd0))
		next_state = LEGUP_F_rng_BB_for_body19_11;
LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_81:
		next_state = LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_82;
LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_82:
		next_state = LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_83;
LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_83:
	if ((fsm_stall == 1'd0) && (rng_for_body275_for_body275_crit_edge_exitcond9_reg == 1'd1))
		next_state = LEGUP_F_rng_BB_for_body_i_preheader_84;
	else if ((fsm_stall == 1'd0) && (rng_for_body275_for_body275_crit_edge_exitcond9_reg == 1'd0))
		next_state = LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_81;
LEGUP_F_rng_BB_for_body3_10:
	if ((fsm_stall == 1'd0) && (rng_for_body3_exitcond19_reg == 1'd1))
		next_state = LEGUP_F_rng_BB_for_cond10_preheader_2;
	else if ((fsm_stall == 1'd0) && (rng_for_body3_exitcond19_reg == 1'd0))
		next_state = LEGUP_F_rng_BB_for_body3_8;
LEGUP_F_rng_BB_for_body3_8:
		next_state = LEGUP_F_rng_BB_for_body3_9;
LEGUP_F_rng_BB_for_body3_9:
		next_state = LEGUP_F_rng_BB_for_body3_10;
LEGUP_F_rng_BB_for_body_i15_133:
		next_state = LEGUP_F_rng_BB_for_body_i15_134;
LEGUP_F_rng_BB_for_body_i15_134:
		next_state = LEGUP_F_rng_BB_for_body_i15_135;
LEGUP_F_rng_BB_for_body_i15_135:
		next_state = LEGUP_F_rng_BB_for_body_i15_136;
LEGUP_F_rng_BB_for_body_i15_136:
		next_state = LEGUP_F_rng_BB_for_body_i15_137;
LEGUP_F_rng_BB_for_body_i15_137:
		next_state = LEGUP_F_rng_BB_for_body_i15_138;
LEGUP_F_rng_BB_for_body_i15_138:
		next_state = LEGUP_F_rng_BB_for_body_i15_139;
LEGUP_F_rng_BB_for_body_i15_139:
		next_state = LEGUP_function_call_140;
LEGUP_F_rng_BB_for_body_i15_141:
		next_state = LEGUP_F_rng_BB_for_body_i15_142;
LEGUP_F_rng_BB_for_body_i15_142:
		next_state = LEGUP_F_rng_BB_for_body_i15_143;
LEGUP_F_rng_BB_for_body_i15_143:
		next_state = LEGUP_F_rng_BB_for_body_i15_144;
LEGUP_F_rng_BB_for_body_i15_144:
		next_state = LEGUP_F_rng_BB_for_body_i15_145;
LEGUP_F_rng_BB_for_body_i15_145:
		next_state = LEGUP_F_rng_BB_for_body_i15_146;
LEGUP_F_rng_BB_for_body_i15_146:
		next_state = LEGUP_F_rng_BB_for_body_i15_147;
LEGUP_F_rng_BB_for_body_i15_147:
		next_state = LEGUP_F_rng_BB_for_body_i15_148;
LEGUP_F_rng_BB_for_body_i15_148:
		next_state = LEGUP_F_rng_BB_for_body_i15_149;
LEGUP_F_rng_BB_for_body_i15_149:
		next_state = LEGUP_F_rng_BB_for_body_i15_150;
LEGUP_F_rng_BB_for_body_i15_150:
		next_state = LEGUP_F_rng_BB_for_body_i15_151;
LEGUP_F_rng_BB_for_body_i15_151:
		next_state = LEGUP_F_rng_BB_for_body_i15_152;
LEGUP_F_rng_BB_for_body_i15_152:
		next_state = LEGUP_F_rng_BB_for_body_i15_153;
LEGUP_F_rng_BB_for_body_i15_153:
		next_state = LEGUP_F_rng_BB_for_body_i15_154;
LEGUP_F_rng_BB_for_body_i15_154:
		next_state = LEGUP_F_rng_BB_for_body_i15_155;
LEGUP_F_rng_BB_for_body_i15_155:
		next_state = LEGUP_F_rng_BB_for_body_i15_156;
LEGUP_F_rng_BB_for_body_i15_156:
		next_state = LEGUP_F_rng_BB_for_body_i15_157;
LEGUP_F_rng_BB_for_body_i15_157:
		next_state = LEGUP_F_rng_BB_for_body_i15_158;
LEGUP_F_rng_BB_for_body_i15_158:
		next_state = LEGUP_F_rng_BB_for_body_i15_159;
LEGUP_F_rng_BB_for_body_i15_159:
		next_state = LEGUP_F_rng_BB_for_body_i15_160;
LEGUP_F_rng_BB_for_body_i15_160:
		next_state = LEGUP_F_rng_BB_for_body_i15_161;
LEGUP_F_rng_BB_for_body_i15_161:
		next_state = LEGUP_F_rng_BB_for_body_i15_162;
LEGUP_F_rng_BB_for_body_i15_162:
		next_state = LEGUP_F_rng_BB_for_body_i15_163;
LEGUP_F_rng_BB_for_body_i15_163:
		next_state = LEGUP_F_rng_BB_for_body_i15_164;
LEGUP_F_rng_BB_for_body_i15_164:
		next_state = LEGUP_F_rng_BB_for_body_i15_165;
LEGUP_F_rng_BB_for_body_i15_165:
		next_state = LEGUP_F_rng_BB_for_body_i15_166;
LEGUP_F_rng_BB_for_body_i15_166:
		next_state = LEGUP_F_rng_BB_for_body_i15_167;
LEGUP_F_rng_BB_for_body_i15_167:
		next_state = LEGUP_F_rng_BB_for_body_i15_168;
LEGUP_F_rng_BB_for_body_i15_168:
		next_state = LEGUP_F_rng_BB_for_body_i15_169;
LEGUP_F_rng_BB_for_body_i15_169:
		next_state = LEGUP_F_rng_BB_for_body_i15_170;
LEGUP_F_rng_BB_for_body_i15_170:
		next_state = LEGUP_F_rng_BB_for_body_i15_171;
LEGUP_F_rng_BB_for_body_i15_171:
		next_state = LEGUP_F_rng_BB_for_body_i15_172;
LEGUP_F_rng_BB_for_body_i15_172:
		next_state = LEGUP_F_rng_BB_for_body_i15_173;
LEGUP_F_rng_BB_for_body_i15_173:
		next_state = LEGUP_F_rng_BB_for_body_i15_174;
LEGUP_F_rng_BB_for_body_i15_174:
		next_state = LEGUP_F_rng_BB_for_body_i15_175;
LEGUP_F_rng_BB_for_body_i15_175:
		next_state = LEGUP_F_rng_BB_for_body_i15_176;
LEGUP_F_rng_BB_for_body_i15_176:
		next_state = LEGUP_F_rng_BB_for_body_i15_177;
LEGUP_F_rng_BB_for_body_i15_177:
		next_state = LEGUP_F_rng_BB_for_body_i15_178;
LEGUP_F_rng_BB_for_body_i15_178:
		next_state = LEGUP_F_rng_BB_for_body_i15_179;
LEGUP_F_rng_BB_for_body_i15_179:
	if ((fsm_stall == 1'd0) && (rng_for_body_i15_exitcond4_reg == 1'd1))
		next_state = LEGUP_F_rng_BB_convBin_exit16_180;
	else if ((fsm_stall == 1'd0) && (rng_for_body_i15_exitcond4_reg == 1'd0))
		next_state = LEGUP_F_rng_BB_for_body_i15_133;
LEGUP_F_rng_BB_for_body_i15_preheader_132:
		next_state = LEGUP_F_rng_BB_for_body_i15_133;
LEGUP_F_rng_BB_for_body_i_100:
		next_state = LEGUP_F_rng_BB_for_body_i_101;
LEGUP_F_rng_BB_for_body_i_101:
		next_state = LEGUP_F_rng_BB_for_body_i_102;
LEGUP_F_rng_BB_for_body_i_102:
		next_state = LEGUP_F_rng_BB_for_body_i_103;
LEGUP_F_rng_BB_for_body_i_103:
		next_state = LEGUP_F_rng_BB_for_body_i_104;
LEGUP_F_rng_BB_for_body_i_104:
		next_state = LEGUP_F_rng_BB_for_body_i_105;
LEGUP_F_rng_BB_for_body_i_105:
		next_state = LEGUP_F_rng_BB_for_body_i_106;
LEGUP_F_rng_BB_for_body_i_106:
		next_state = LEGUP_F_rng_BB_for_body_i_107;
LEGUP_F_rng_BB_for_body_i_107:
		next_state = LEGUP_F_rng_BB_for_body_i_108;
LEGUP_F_rng_BB_for_body_i_108:
		next_state = LEGUP_F_rng_BB_for_body_i_109;
LEGUP_F_rng_BB_for_body_i_109:
		next_state = LEGUP_F_rng_BB_for_body_i_110;
LEGUP_F_rng_BB_for_body_i_110:
		next_state = LEGUP_F_rng_BB_for_body_i_111;
LEGUP_F_rng_BB_for_body_i_111:
		next_state = LEGUP_F_rng_BB_for_body_i_112;
LEGUP_F_rng_BB_for_body_i_112:
		next_state = LEGUP_F_rng_BB_for_body_i_113;
LEGUP_F_rng_BB_for_body_i_113:
		next_state = LEGUP_F_rng_BB_for_body_i_114;
LEGUP_F_rng_BB_for_body_i_114:
		next_state = LEGUP_F_rng_BB_for_body_i_115;
LEGUP_F_rng_BB_for_body_i_115:
		next_state = LEGUP_F_rng_BB_for_body_i_116;
LEGUP_F_rng_BB_for_body_i_116:
		next_state = LEGUP_F_rng_BB_for_body_i_117;
LEGUP_F_rng_BB_for_body_i_117:
		next_state = LEGUP_F_rng_BB_for_body_i_118;
LEGUP_F_rng_BB_for_body_i_118:
		next_state = LEGUP_F_rng_BB_for_body_i_119;
LEGUP_F_rng_BB_for_body_i_119:
		next_state = LEGUP_F_rng_BB_for_body_i_120;
LEGUP_F_rng_BB_for_body_i_120:
		next_state = LEGUP_F_rng_BB_for_body_i_121;
LEGUP_F_rng_BB_for_body_i_121:
		next_state = LEGUP_F_rng_BB_for_body_i_122;
LEGUP_F_rng_BB_for_body_i_122:
		next_state = LEGUP_F_rng_BB_for_body_i_123;
LEGUP_F_rng_BB_for_body_i_123:
		next_state = LEGUP_F_rng_BB_for_body_i_124;
LEGUP_F_rng_BB_for_body_i_124:
		next_state = LEGUP_F_rng_BB_for_body_i_125;
LEGUP_F_rng_BB_for_body_i_125:
		next_state = LEGUP_F_rng_BB_for_body_i_126;
LEGUP_F_rng_BB_for_body_i_126:
		next_state = LEGUP_F_rng_BB_for_body_i_127;
LEGUP_F_rng_BB_for_body_i_127:
		next_state = LEGUP_F_rng_BB_for_body_i_128;
LEGUP_F_rng_BB_for_body_i_128:
		next_state = LEGUP_F_rng_BB_for_body_i_129;
LEGUP_F_rng_BB_for_body_i_129:
		next_state = LEGUP_F_rng_BB_for_body_i_130;
LEGUP_F_rng_BB_for_body_i_130:
		next_state = LEGUP_F_rng_BB_for_body_i_131;
LEGUP_F_rng_BB_for_body_i_131:
	if ((fsm_stall == 1'd0) && (rng_for_body_i_exitcond6_reg == 1'd1))
		next_state = LEGUP_F_rng_BB_for_body_i15_preheader_132;
	else if ((fsm_stall == 1'd0) && (rng_for_body_i_exitcond6_reg == 1'd0))
		next_state = LEGUP_F_rng_BB_for_body_i_85;
LEGUP_F_rng_BB_for_body_i_85:
		next_state = LEGUP_F_rng_BB_for_body_i_86;
LEGUP_F_rng_BB_for_body_i_86:
		next_state = LEGUP_F_rng_BB_for_body_i_87;
LEGUP_F_rng_BB_for_body_i_87:
		next_state = LEGUP_F_rng_BB_for_body_i_88;
LEGUP_F_rng_BB_for_body_i_88:
		next_state = LEGUP_F_rng_BB_for_body_i_89;
LEGUP_F_rng_BB_for_body_i_89:
		next_state = LEGUP_F_rng_BB_for_body_i_90;
LEGUP_F_rng_BB_for_body_i_90:
		next_state = LEGUP_F_rng_BB_for_body_i_91;
LEGUP_F_rng_BB_for_body_i_91:
		next_state = LEGUP_function_call_92;
LEGUP_F_rng_BB_for_body_i_93:
		next_state = LEGUP_F_rng_BB_for_body_i_94;
LEGUP_F_rng_BB_for_body_i_94:
		next_state = LEGUP_F_rng_BB_for_body_i_95;
LEGUP_F_rng_BB_for_body_i_95:
		next_state = LEGUP_F_rng_BB_for_body_i_96;
LEGUP_F_rng_BB_for_body_i_96:
		next_state = LEGUP_F_rng_BB_for_body_i_97;
LEGUP_F_rng_BB_for_body_i_97:
		next_state = LEGUP_F_rng_BB_for_body_i_98;
LEGUP_F_rng_BB_for_body_i_98:
		next_state = LEGUP_F_rng_BB_for_body_i_99;
LEGUP_F_rng_BB_for_body_i_99:
		next_state = LEGUP_F_rng_BB_for_body_i_100;
LEGUP_F_rng_BB_for_body_i_preheader_84:
		next_state = LEGUP_F_rng_BB_for_body_i_85;
LEGUP_F_rng_BB_for_cond10_preheader_2:
		next_state = LEGUP_F_rng_BB_for_cond10_preheader_3;
LEGUP_F_rng_BB_for_cond10_preheader_3:
		next_state = LEGUP_F_rng_BB_for_cond10_preheader_4;
LEGUP_F_rng_BB_for_cond10_preheader_4:
		next_state = LEGUP_F_rng_BB_for_cond10_preheader_5;
LEGUP_F_rng_BB_for_cond10_preheader_5:
		next_state = LEGUP_F_rng_BB_for_cond10_preheader_6;
LEGUP_F_rng_BB_for_cond10_preheader_6:
		next_state = LEGUP_F_rng_BB_for_cond10_preheader_7;
LEGUP_F_rng_BB_for_cond10_preheader_7:
		next_state = LEGUP_F_rng_BB_for_body19_11;
LEGUP_F_rng_BB_for_end182_38:
		next_state = LEGUP_F_rng_BB_for_end182_39;
LEGUP_F_rng_BB_for_end182_39:
		next_state = LEGUP_F_rng_BB_for_end182_40;
LEGUP_F_rng_BB_for_end182_40:
		next_state = LEGUP_F_rng_BB_for_end182_41;
LEGUP_F_rng_BB_for_end182_41:
		next_state = LEGUP_F_rng_BB_for_end182_42;
LEGUP_F_rng_BB_for_end182_42:
		next_state = LEGUP_F_rng_BB_for_end182_43;
LEGUP_F_rng_BB_for_end182_43:
		next_state = LEGUP_F_rng_BB_for_end182_44;
LEGUP_F_rng_BB_for_end182_44:
		next_state = LEGUP_F_rng_BB_for_end182_45;
LEGUP_F_rng_BB_for_end182_45:
		next_state = LEGUP_F_rng_BB_for_end182_46;
LEGUP_F_rng_BB_for_end182_46:
		next_state = LEGUP_F_rng_BB_for_end182_47;
LEGUP_F_rng_BB_for_end182_47:
		next_state = LEGUP_F_rng_BB_for_end182_48;
LEGUP_F_rng_BB_for_end182_48:
		next_state = LEGUP_F_rng_BB_for_end182_49;
LEGUP_F_rng_BB_for_end182_49:
		next_state = LEGUP_F_rng_BB_for_end182_50;
LEGUP_F_rng_BB_for_end182_50:
		next_state = LEGUP_F_rng_BB_for_end182_51;
LEGUP_F_rng_BB_for_end182_51:
		next_state = LEGUP_F_rng_BB_for_end182_52;
LEGUP_F_rng_BB_for_end182_52:
		next_state = LEGUP_F_rng_BB_for_end182_53;
LEGUP_F_rng_BB_for_end182_53:
		next_state = LEGUP_F_rng_BB_for_end182_54;
LEGUP_F_rng_BB_for_end182_54:
		next_state = LEGUP_F_rng_BB_for_end182_55;
LEGUP_F_rng_BB_for_end182_55:
		next_state = LEGUP_F_rng_BB_for_end182_56;
LEGUP_F_rng_BB_for_end182_56:
		next_state = LEGUP_F_rng_BB_for_end182_57;
LEGUP_F_rng_BB_for_end182_57:
		next_state = LEGUP_F_rng_BB_for_end182_58;
LEGUP_F_rng_BB_for_end182_58:
		next_state = LEGUP_F_rng_BB_for_end182_59;
LEGUP_F_rng_BB_for_end182_59:
		next_state = LEGUP_F_rng_BB_for_end182_60;
LEGUP_F_rng_BB_for_end182_60:
		next_state = LEGUP_F_rng_BB_for_end182_61;
LEGUP_F_rng_BB_for_end182_61:
		next_state = LEGUP_F_rng_BB_for_end182_62;
LEGUP_F_rng_BB_for_end182_62:
		next_state = LEGUP_F_rng_BB_for_end182_63;
LEGUP_F_rng_BB_for_end182_63:
		next_state = LEGUP_F_rng_BB_for_end182_64;
LEGUP_F_rng_BB_for_end182_64:
		next_state = LEGUP_F_rng_BB_for_end182_65;
LEGUP_F_rng_BB_for_end182_65:
		next_state = LEGUP_F_rng_BB_for_end182_66;
LEGUP_F_rng_BB_for_end182_66:
		next_state = LEGUP_F_rng_BB_for_end182_67;
LEGUP_F_rng_BB_for_end182_67:
		next_state = LEGUP_F_rng_BB_for_end182_68;
LEGUP_F_rng_BB_for_end182_68:
		next_state = LEGUP_F_rng_BB_for_end182_69;
LEGUP_F_rng_BB_for_end182_69:
		next_state = LEGUP_F_rng_BB_for_end182_70;
LEGUP_F_rng_BB_for_end182_70:
		next_state = LEGUP_F_rng_BB_for_end182_71;
LEGUP_F_rng_BB_for_end182_71:
		next_state = LEGUP_F_rng_BB_for_end182_72;
LEGUP_F_rng_BB_for_end182_72:
		next_state = LEGUP_F_rng_BB_for_end182_73;
LEGUP_F_rng_BB_for_end182_73:
		next_state = LEGUP_F_rng_BB_for_end182_74;
LEGUP_F_rng_BB_for_end182_74:
		next_state = LEGUP_F_rng_BB_for_end182_75;
LEGUP_F_rng_BB_for_end182_75:
		next_state = LEGUP_F_rng_BB_for_end182_76;
LEGUP_F_rng_BB_for_end182_76:
		next_state = LEGUP_F_rng_BB_for_end182_77;
LEGUP_F_rng_BB_for_end182_77:
		next_state = LEGUP_F_rng_BB_for_end182_78;
LEGUP_F_rng_BB_for_end182_78:
		next_state = LEGUP_F_rng_BB_for_end182_79;
LEGUP_F_rng_BB_for_end182_79:
		next_state = LEGUP_F_rng_BB_for_end182_80;
LEGUP_F_rng_BB_for_end182_80:
		next_state = LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_81;
LEGUP_F_rng_BB_for_end25_14:
		next_state = LEGUP_F_rng_BB_for_end25_15;
LEGUP_F_rng_BB_for_end25_15:
		next_state = LEGUP_F_rng_BB_for_end25_16;
LEGUP_F_rng_BB_for_end25_16:
		next_state = LEGUP_F_rng_BB_for_end25_17;
LEGUP_F_rng_BB_for_end25_17:
		next_state = LEGUP_F_rng_BB_for_end25_18;
LEGUP_F_rng_BB_for_end25_18:
		next_state = LEGUP_F_rng_BB_for_end25_19;
LEGUP_F_rng_BB_for_end25_19:
		next_state = LEGUP_F_rng_BB_for_end25_20;
LEGUP_F_rng_BB_for_end25_20:
		next_state = LEGUP_F_rng_BB_for_end25_21;
LEGUP_F_rng_BB_for_end25_21:
		next_state = LEGUP_F_rng_BB_for_end25_22;
LEGUP_F_rng_BB_for_end25_22:
		next_state = LEGUP_F_rng_BB_for_end25_23;
LEGUP_F_rng_BB_for_end25_23:
		next_state = LEGUP_F_rng_BB_for_end25_24;
LEGUP_F_rng_BB_for_end25_24:
		next_state = LEGUP_F_rng_BB_for_end25_25;
LEGUP_F_rng_BB_for_end25_25:
		next_state = LEGUP_F_rng_BB_for_end25_26;
LEGUP_F_rng_BB_for_end25_26:
		next_state = LEGUP_F_rng_BB_for_end25_27;
LEGUP_F_rng_BB_for_end25_27:
		next_state = LEGUP_F_rng_BB_for_end25_28;
LEGUP_F_rng_BB_for_end25_28:
		next_state = LEGUP_F_rng_BB_for_end25_29;
LEGUP_F_rng_BB_for_end25_29:
		next_state = LEGUP_F_rng_BB_for_end25_30;
LEGUP_F_rng_BB_for_end25_30:
		next_state = LEGUP_F_rng_BB_for_end25_31;
LEGUP_F_rng_BB_for_end25_31:
		next_state = LEGUP_F_rng_BB_for_end25_32;
LEGUP_F_rng_BB_for_end25_32:
		next_state = LEGUP_F_rng_BB_for_end25_33;
LEGUP_F_rng_BB_for_end25_33:
		next_state = LEGUP_F_rng_BB_for_end25_34;
LEGUP_F_rng_BB_for_end25_34:
		next_state = LEGUP_F_rng_BB_for_body177_35;
LEGUP_function_call_140:
	if ((fsm_stall == 1'd0) && (pow_finish == 1'd1))
		next_state = LEGUP_F_rng_BB_for_body_i15_141;
LEGUP_function_call_92:
	if ((fsm_stall == 1'd0) && (pow_finish == 1'd1))
		next_state = LEGUP_F_rng_BB_for_body_i_93;
default:
	next_state = cur_state;
endcase

end
always @(posedge clk) begin
	if (start) begin
		seed_reg <= seed;
	end
end
assign fsm_stall = 1'd0;
assign rng_for_cond10_preheader_0 = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_0_reg <= rng_for_cond10_preheader_0;
	end
end
assign rng_for_cond10_preheader_1 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_1_reg <= rng_for_cond10_preheader_1;
	end
end
assign rng_for_cond10_preheader_2 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_2_reg <= rng_for_cond10_preheader_2;
	end
end
assign rng_for_cond10_preheader_3 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_3_reg <= rng_for_cond10_preheader_3;
	end
end
assign rng_for_cond10_preheader_4 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_4_reg <= rng_for_cond10_preheader_4;
	end
end
assign rng_for_cond10_preheader_5 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_5_reg <= rng_for_cond10_preheader_5;
	end
end
assign rng_for_cond10_preheader_6 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_6_reg <= rng_for_cond10_preheader_6;
	end
end
assign rng_for_cond10_preheader_7 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_7_reg <= rng_for_cond10_preheader_7;
	end
end
assign rng_for_cond10_preheader_8 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_for_cond10_preheader_8_reg <= rng_for_cond10_preheader_8;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_entry_1) & (fsm_stall == 1'd0))) begin
		rng_for_body3_j_0317 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body3_10) & (fsm_stall == 1'd0)) & (rng_for_body3_exitcond19_reg == 1'd0))) */ begin
		rng_for_body3_j_0317 = rng_for_body3_10_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_entry_1) & (fsm_stall == 1'd0))) begin
		rng_for_body3_j_0317_reg <= rng_for_body3_j_0317;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body3_10) & (fsm_stall == 1'd0)) & (rng_for_body3_exitcond19_reg == 1'd0))) begin
		rng_for_body3_j_0317_reg <= rng_for_body3_j_0317;
	end
end
always @(*) begin
		rng_for_body3_arrayidx4 = (seed_reg + (4 * {26'd0,rng_for_body3_j_0317_reg}));
end
always @(*) begin
		rng_for_body3_scevgep11 = (1'd0 + (4 * {26'd0,rng_for_body3_j_0317_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body3_8)) begin
		rng_for_body3_scevgep11_reg <= rng_for_body3_scevgep11;
	end
end
always @(*) begin
		rng_for_body3_9 = main_entry_seed_out_a;
end
always @(*) begin
		rng_for_body3_10 = ({1'd0,rng_for_body3_j_0317_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body3_8)) begin
		rng_for_body3_10_reg <= rng_for_body3_10;
	end
end
always @(*) begin
		rng_for_body3_exitcond19 = (rng_for_body3_10 == 32'd33);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body3_8)) begin
		rng_for_body3_exitcond19_reg <= rng_for_body3_exitcond19;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_7) & (fsm_stall == 1'd0))) begin
		rng_for_body19_j_1314 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body19_13) & (fsm_stall == 1'd0)) & (rng_for_body19_exitcond16_reg == 1'd0))) */ begin
		rng_for_body19_j_1314 = rng_for_body19_13_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_7) & (fsm_stall == 1'd0))) begin
		rng_for_body19_j_1314_reg <= rng_for_body19_j_1314;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body19_13) & (fsm_stall == 1'd0)) & (rng_for_body19_exitcond16_reg == 1'd0))) begin
		rng_for_body19_j_1314_reg <= rng_for_body19_j_1314;
	end
end
always @(*) begin
		rng_for_body19_arrayidx20 = (seed_reg + (4 * {26'd0,rng_for_body19_j_1314_reg}));
end
always @(*) begin
		rng_for_body19_11 = ({1'd0,rng_for_body19_j_1314_reg} + 32'd9);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body19_11)) begin
		rng_for_body19_11_reg <= rng_for_body19_11;
	end
end
always @(*) begin
		rng_for_body19_scevgep9 = (1'd0 + (4 * {25'd0,rng_for_body19_11_reg}));
end
always @(*) begin
		rng_for_body19_12 = main_entry_seed_out_a;
end
always @(*) begin
		rng_for_body19_13 = ({1'd0,rng_for_body19_j_1314_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body19_11)) begin
		rng_for_body19_13_reg <= rng_for_body19_13;
	end
end
always @(*) begin
		rng_for_body19_exitcond16 = (rng_for_body19_13 == 32'd33);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body19_11)) begin
		rng_for_body19_exitcond16_reg <= rng_for_body19_exitcond16;
	end
end
assign rng_for_end25_14 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_14_reg <= rng_for_end25_14;
	end
end
always @(*) begin
		rng_for_end25_15 = rng_entry_CASR_varCASR2_out_a;
end
assign rng_for_end25_arrayidx28 = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx28_reg <= rng_for_end25_arrayidx28;
	end
end
assign rng_for_end25_arrayidx32 = (1'd0 + (4 * 32'd1));
assign rng_for_end25_arrayidx36 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx36_reg <= rng_for_end25_arrayidx36;
	end
end
assign rng_for_end25_16 = 1'd0;
always @(*) begin
		rng_for_end25_17 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_for_end25_17_reg <= rng_for_end25_17;
	end
end
assign rng_for_end25_arrayidx40 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx40_reg <= rng_for_end25_arrayidx40;
	end
end
assign rng_for_end25_18 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_18_reg <= rng_for_end25_18;
	end
end
always @(*) begin
		rng_for_end25_19 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_for_end25_19_reg <= rng_for_end25_19;
	end
end
assign rng_for_end25_arrayidx44 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx44_reg <= rng_for_end25_arrayidx44;
	end
end
assign rng_for_end25_20 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_20_reg <= rng_for_end25_20;
	end
end
always @(*) begin
		rng_for_end25_21 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_for_end25_21_reg <= rng_for_end25_21;
	end
end
always @(*) begin
		rng_for_end25_xor47 = (rng_for_end25_21 ^ rng_for_end25_17_reg);
end
assign rng_for_end25_arrayidx48 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx48_reg <= rng_for_end25_arrayidx48;
	end
end
assign rng_for_end25_22 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_22_reg <= rng_for_end25_22;
	end
end
always @(*) begin
		rng_for_end25_23 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_for_end25_23_reg <= rng_for_end25_23;
	end
end
always @(*) begin
		rng_for_end25_xor51 = (rng_for_end25_23 ^ rng_for_end25_19_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_for_end25_xor51_reg <= rng_for_end25_xor51;
	end
end
assign rng_for_end25_arrayidx52 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx52_reg <= rng_for_end25_arrayidx52;
	end
end
assign rng_for_end25_24 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_24_reg <= rng_for_end25_24;
	end
end
always @(*) begin
		rng_for_end25_25 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_for_end25_25_reg <= rng_for_end25_25;
	end
end
always @(*) begin
		rng_for_end25_xor55 = (rng_for_end25_25 ^ rng_for_end25_21_reg);
end
assign rng_for_end25_arrayidx56 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx56_reg <= rng_for_end25_arrayidx56;
	end
end
assign rng_for_end25_26 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_26_reg <= rng_for_end25_26;
	end
end
always @(*) begin
		rng_for_end25_27 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_for_end25_27_reg <= rng_for_end25_27;
	end
end
always @(*) begin
		rng_for_end25_xor59 = (rng_for_end25_27 ^ rng_for_end25_23_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_for_end25_xor59_reg <= rng_for_end25_xor59;
	end
end
assign rng_for_end25_arrayidx60 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx60_reg <= rng_for_end25_arrayidx60;
	end
end
assign rng_for_end25_28 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_28_reg <= rng_for_end25_28;
	end
end
always @(*) begin
		rng_for_end25_29 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_for_end25_29_reg <= rng_for_end25_29;
	end
end
always @(*) begin
		rng_for_end25_xor63 = (rng_for_end25_27 ^ rng_for_end25_25_reg);
end
always @(*) begin
		rng_for_end25_xor65 = (rng_for_end25_xor63 ^ rng_for_end25_29);
end
assign rng_for_end25_arrayidx66 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx66_reg <= rng_for_end25_arrayidx66;
	end
end
assign rng_for_end25_30 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_30_reg <= rng_for_end25_30;
	end
end
always @(*) begin
		rng_for_end25_31 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_for_end25_31_reg <= rng_for_end25_31;
	end
end
always @(*) begin
		rng_for_end25_xor69 = (rng_for_end25_31 ^ rng_for_end25_27_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_for_end25_xor69_reg <= rng_for_end25_xor69;
	end
end
assign rng_for_end25_arrayidx70 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx70_reg <= rng_for_end25_arrayidx70;
	end
end
assign rng_for_end25_32 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_32_reg <= rng_for_end25_32;
	end
end
always @(*) begin
		rng_for_end25_33 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_for_end25_33_reg <= rng_for_end25_33;
	end
end
always @(*) begin
		rng_for_end25_xor73 = (rng_for_end25_33 ^ rng_for_end25_29_reg);
end
assign rng_for_end25_arrayidx74 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx74_reg <= rng_for_end25_arrayidx74;
	end
end
assign rng_for_end25_34 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_34_reg <= rng_for_end25_34;
	end
end
always @(*) begin
		rng_for_end25_35 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_for_end25_35_reg <= rng_for_end25_35;
	end
end
always @(*) begin
		rng_for_end25_xor77 = (rng_for_end25_35 ^ rng_for_end25_31_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_for_end25_xor77_reg <= rng_for_end25_xor77;
	end
end
assign rng_for_end25_arrayidx78 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx78_reg <= rng_for_end25_arrayidx78;
	end
end
assign rng_for_end25_36 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_36_reg <= rng_for_end25_36;
	end
end
always @(*) begin
		rng_for_end25_37 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_for_end25_37_reg <= rng_for_end25_37;
	end
end
always @(*) begin
		rng_for_end25_xor81 = (rng_for_end25_37 ^ rng_for_end25_33_reg);
end
assign rng_for_end25_arrayidx82 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx82_reg <= rng_for_end25_arrayidx82;
	end
end
assign rng_for_end25_38 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_38_reg <= rng_for_end25_38;
	end
end
always @(*) begin
		rng_for_end25_39 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_for_end25_39_reg <= rng_for_end25_39;
	end
end
always @(*) begin
		rng_for_end25_xor85 = (rng_for_end25_39 ^ rng_for_end25_35_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_for_end25_xor85_reg <= rng_for_end25_xor85;
	end
end
assign rng_for_end25_arrayidx86 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx86_reg <= rng_for_end25_arrayidx86;
	end
end
assign rng_for_end25_40 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_40_reg <= rng_for_end25_40;
	end
end
always @(*) begin
		rng_for_end25_41 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_for_end25_41_reg <= rng_for_end25_41;
	end
end
always @(*) begin
		rng_for_end25_xor89 = (rng_for_end25_41 ^ rng_for_end25_37_reg);
end
assign rng_for_end25_arrayidx90 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx90_reg <= rng_for_end25_arrayidx90;
	end
end
assign rng_for_end25_42 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_42_reg <= rng_for_end25_42;
	end
end
always @(*) begin
		rng_for_end25_43 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_for_end25_43_reg <= rng_for_end25_43;
	end
end
always @(*) begin
		rng_for_end25_xor93 = (rng_for_end25_43 ^ rng_for_end25_39_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_for_end25_xor93_reg <= rng_for_end25_xor93;
	end
end
assign rng_for_end25_arrayidx94 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx94_reg <= rng_for_end25_arrayidx94;
	end
end
assign rng_for_end25_44 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_44_reg <= rng_for_end25_44;
	end
end
always @(*) begin
		rng_for_end25_45 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_for_end25_45_reg <= rng_for_end25_45;
	end
end
always @(*) begin
		rng_for_end25_xor97 = (rng_for_end25_45 ^ rng_for_end25_41_reg);
end
assign rng_for_end25_arrayidx98 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx98_reg <= rng_for_end25_arrayidx98;
	end
end
assign rng_for_end25_46 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_46_reg <= rng_for_end25_46;
	end
end
always @(*) begin
		rng_for_end25_47 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_for_end25_47_reg <= rng_for_end25_47;
	end
end
always @(*) begin
		rng_for_end25_xor101 = (rng_for_end25_47 ^ rng_for_end25_43_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_for_end25_xor101_reg <= rng_for_end25_xor101;
	end
end
assign rng_for_end25_arrayidx102 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx102_reg <= rng_for_end25_arrayidx102;
	end
end
assign rng_for_end25_48 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_48_reg <= rng_for_end25_48;
	end
end
always @(*) begin
		rng_for_end25_49 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_for_end25_49_reg <= rng_for_end25_49;
	end
end
always @(*) begin
		rng_for_end25_xor105 = (rng_for_end25_49 ^ rng_for_end25_45_reg);
end
assign rng_for_end25_arrayidx106 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx106_reg <= rng_for_end25_arrayidx106;
	end
end
assign rng_for_end25_50 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_50_reg <= rng_for_end25_50;
	end
end
always @(*) begin
		rng_for_end25_51 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_for_end25_51_reg <= rng_for_end25_51;
	end
end
always @(*) begin
		rng_for_end25_xor109 = (rng_for_end25_51 ^ rng_for_end25_47_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_for_end25_xor109_reg <= rng_for_end25_xor109;
	end
end
assign rng_for_end25_arrayidx110 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx110_reg <= rng_for_end25_arrayidx110;
	end
end
assign rng_for_end25_52 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_52_reg <= rng_for_end25_52;
	end
end
always @(*) begin
		rng_for_end25_53 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_for_end25_53_reg <= rng_for_end25_53;
	end
end
always @(*) begin
		rng_for_end25_xor113 = (rng_for_end25_53 ^ rng_for_end25_49_reg);
end
assign rng_for_end25_arrayidx114 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx114_reg <= rng_for_end25_arrayidx114;
	end
end
assign rng_for_end25_54 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_54_reg <= rng_for_end25_54;
	end
end
always @(*) begin
		rng_for_end25_55 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_for_end25_55_reg <= rng_for_end25_55;
	end
end
always @(*) begin
		rng_for_end25_xor117 = (rng_for_end25_55 ^ rng_for_end25_51_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_for_end25_xor117_reg <= rng_for_end25_xor117;
	end
end
assign rng_for_end25_arrayidx118 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx118_reg <= rng_for_end25_arrayidx118;
	end
end
assign rng_for_end25_56 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_56_reg <= rng_for_end25_56;
	end
end
always @(*) begin
		rng_for_end25_57 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_for_end25_57_reg <= rng_for_end25_57;
	end
end
always @(*) begin
		rng_for_end25_xor121 = (rng_for_end25_57 ^ rng_for_end25_53_reg);
end
assign rng_for_end25_arrayidx122 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx122_reg <= rng_for_end25_arrayidx122;
	end
end
assign rng_for_end25_58 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_58_reg <= rng_for_end25_58;
	end
end
always @(*) begin
		rng_for_end25_59 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_for_end25_59_reg <= rng_for_end25_59;
	end
end
always @(*) begin
		rng_for_end25_xor125 = (rng_for_end25_59 ^ rng_for_end25_55_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_for_end25_xor125_reg <= rng_for_end25_xor125;
	end
end
assign rng_for_end25_arrayidx126 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx126_reg <= rng_for_end25_arrayidx126;
	end
end
assign rng_for_end25_60 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_60_reg <= rng_for_end25_60;
	end
end
always @(*) begin
		rng_for_end25_61 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_for_end25_61_reg <= rng_for_end25_61;
	end
end
always @(*) begin
		rng_for_end25_xor129 = (rng_for_end25_61 ^ rng_for_end25_57_reg);
end
assign rng_for_end25_arrayidx130 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx130_reg <= rng_for_end25_arrayidx130;
	end
end
assign rng_for_end25_62 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_62_reg <= rng_for_end25_62;
	end
end
always @(*) begin
		rng_for_end25_63 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_for_end25_63_reg <= rng_for_end25_63;
	end
end
always @(*) begin
		rng_for_end25_xor133 = (rng_for_end25_63 ^ rng_for_end25_59_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_for_end25_xor133_reg <= rng_for_end25_xor133;
	end
end
assign rng_for_end25_arrayidx134 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx134_reg <= rng_for_end25_arrayidx134;
	end
end
assign rng_for_end25_64 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_64_reg <= rng_for_end25_64;
	end
end
always @(*) begin
		rng_for_end25_65 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_for_end25_65_reg <= rng_for_end25_65;
	end
end
always @(*) begin
		rng_for_end25_xor137 = (rng_for_end25_65 ^ rng_for_end25_61_reg);
end
assign rng_for_end25_arrayidx138 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx138_reg <= rng_for_end25_arrayidx138;
	end
end
assign rng_for_end25_66 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_66_reg <= rng_for_end25_66;
	end
end
always @(*) begin
		rng_for_end25_67 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_for_end25_67_reg <= rng_for_end25_67;
	end
end
always @(*) begin
		rng_for_end25_xor141 = (rng_for_end25_67 ^ rng_for_end25_63_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_for_end25_xor141_reg <= rng_for_end25_xor141;
	end
end
assign rng_for_end25_arrayidx142 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx142_reg <= rng_for_end25_arrayidx142;
	end
end
assign rng_for_end25_68 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_68_reg <= rng_for_end25_68;
	end
end
always @(*) begin
		rng_for_end25_69 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_for_end25_69_reg <= rng_for_end25_69;
	end
end
always @(*) begin
		rng_for_end25_xor145 = (rng_for_end25_69 ^ rng_for_end25_65_reg);
end
assign rng_for_end25_arrayidx146 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx146_reg <= rng_for_end25_arrayidx146;
	end
end
assign rng_for_end25_70 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_70_reg <= rng_for_end25_70;
	end
end
always @(*) begin
		rng_for_end25_71 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_for_end25_71_reg <= rng_for_end25_71;
	end
end
always @(*) begin
		rng_for_end25_xor149 = (rng_for_end25_71 ^ rng_for_end25_67_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_for_end25_xor149_reg <= rng_for_end25_xor149;
	end
end
assign rng_for_end25_arrayidx150 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx150_reg <= rng_for_end25_arrayidx150;
	end
end
assign rng_for_end25_72 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_72_reg <= rng_for_end25_72;
	end
end
always @(*) begin
		rng_for_end25_73 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_for_end25_73_reg <= rng_for_end25_73;
	end
end
always @(*) begin
		rng_for_end25_xor153 = (rng_for_end25_73 ^ rng_for_end25_69_reg);
end
assign rng_for_end25_arrayidx154 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx154_reg <= rng_for_end25_arrayidx154;
	end
end
assign rng_for_end25_74 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_74_reg <= rng_for_end25_74;
	end
end
always @(*) begin
		rng_for_end25_75 = rng_entry_CASR_varCASR2_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_for_end25_75_reg <= rng_for_end25_75;
	end
end
always @(*) begin
		rng_for_end25_xor157 = (rng_for_end25_75 ^ rng_for_end25_71_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_for_end25_xor157_reg <= rng_for_end25_xor157;
	end
end
assign rng_for_end25_arrayidx158 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx158_reg <= rng_for_end25_arrayidx158;
	end
end
assign rng_for_end25_76 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_76_reg <= rng_for_end25_76;
	end
end
always @(*) begin
		rng_for_end25_77 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_for_end25_77_reg <= rng_for_end25_77;
	end
end
always @(*) begin
		rng_for_end25_xor161 = (rng_for_end25_77 ^ rng_for_end25_73_reg);
end
assign rng_for_end25_arrayidx162 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx162_reg <= rng_for_end25_arrayidx162;
	end
end
assign rng_for_end25_78 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_78_reg <= rng_for_end25_78;
	end
end
always @(*) begin
		rng_for_end25_79 = rng_entry_CASR_varCASR2_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_for_end25_79_reg <= rng_for_end25_79;
	end
end
always @(*) begin
		rng_for_end25_xor165 = (rng_for_end25_79 ^ rng_for_end25_75_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_for_end25_xor165_reg <= rng_for_end25_xor165;
	end
end
assign rng_for_end25_arrayidx166 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx166_reg <= rng_for_end25_arrayidx166;
	end
end
always @(*) begin
		rng_for_end25_80 = rng_entry_CASR_varCASR2_out_a;
end
always @(*) begin
		rng_for_end25_xor169 = (rng_for_end25_80 ^ rng_for_end25_77_reg);
end
assign rng_for_end25_arrayidx170 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx170_reg <= rng_for_end25_arrayidx170;
	end
end
assign rng_for_end25_arrayidx174 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_for_end25_arrayidx174_reg <= rng_for_end25_arrayidx174;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_for_end25_34) & (fsm_stall == 1'd0))) begin
		rng_for_body177_i_4313 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body177_37) & (fsm_stall == 1'd0)) & (rng_for_body177_exitcond13_reg == 1'd0))) */ begin
		rng_for_body177_i_4313 = rng_for_body177_82_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_for_end25_34) & (fsm_stall == 1'd0))) begin
		rng_for_body177_i_4313_reg <= rng_for_body177_i_4313;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body177_37) & (fsm_stall == 1'd0)) & (rng_for_body177_exitcond13_reg == 1'd0))) begin
		rng_for_body177_i_4313_reg <= rng_for_body177_i_4313;
	end
end
always @(*) begin
		rng_for_body177_arrayidx178 = (1'd0 + (4 * {26'd0,rng_for_body177_i_4313_reg}));
end
always @(*) begin
		rng_for_body177_arrayidx179 = (1'd0 + (4 * {26'd0,rng_for_body177_i_4313_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body177_35)) begin
		rng_for_body177_arrayidx179_reg <= rng_for_body177_arrayidx179;
	end
end
always @(*) begin
		rng_for_body177_81 = rng_entry_CASR_outCASR_out_a;
end
always @(*) begin
		rng_for_body177_82 = ({1'd0,rng_for_body177_i_4313_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body177_35)) begin
		rng_for_body177_82_reg <= rng_for_body177_82;
	end
end
always @(*) begin
		rng_for_body177_exitcond13 = (rng_for_body177_82 == 32'd37);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body177_35)) begin
		rng_for_body177_exitcond13_reg <= rng_for_body177_exitcond13;
	end
end
always @(*) begin
		rng_for_end182_83 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_39)) begin
		rng_for_end182_83_reg <= rng_for_end182_83;
	end
end
always @(*) begin
		rng_for_end182_84 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_39)) begin
		rng_for_end182_84_reg <= rng_for_end182_84;
	end
end
always @(*) begin
		rng_for_end182_85 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_40)) begin
		rng_for_end182_85_reg <= rng_for_end182_85;
	end
end
always @(*) begin
		rng_for_end182_86 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_40)) begin
		rng_for_end182_86_reg <= rng_for_end182_86;
	end
end
always @(*) begin
		rng_for_end182_87 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_41)) begin
		rng_for_end182_87_reg <= rng_for_end182_87;
	end
end
always @(*) begin
		rng_for_end182_88 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_41)) begin
		rng_for_end182_88_reg <= rng_for_end182_88;
	end
end
always @(*) begin
		rng_for_end182_89 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_42)) begin
		rng_for_end182_89_reg <= rng_for_end182_89;
	end
end
always @(*) begin
		rng_for_end182_90 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_42)) begin
		rng_for_end182_90_reg <= rng_for_end182_90;
	end
end
always @(*) begin
		rng_for_end182_91 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_43)) begin
		rng_for_end182_91_reg <= rng_for_end182_91;
	end
end
assign rng_for_end182_92 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_92_reg <= rng_for_end182_92;
	end
end
always @(*) begin
		rng_for_end182_93 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_43)) begin
		rng_for_end182_93_reg <= rng_for_end182_93;
	end
end
assign rng_for_end182_94 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_94_reg <= rng_for_end182_94;
	end
end
always @(*) begin
		rng_for_end182_95 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_44)) begin
		rng_for_end182_95_reg <= rng_for_end182_95;
	end
end
assign rng_for_end182_96 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_96_reg <= rng_for_end182_96;
	end
end
always @(*) begin
		rng_for_end182_97 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_44)) begin
		rng_for_end182_97_reg <= rng_for_end182_97;
	end
end
assign rng_for_end182_98 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_98_reg <= rng_for_end182_98;
	end
end
always @(*) begin
		rng_for_end182_99 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_45)) begin
		rng_for_end182_99_reg <= rng_for_end182_99;
	end
end
assign rng_for_end182_100 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_100_reg <= rng_for_end182_100;
	end
end
always @(*) begin
		rng_for_end182_101 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_45)) begin
		rng_for_end182_101_reg <= rng_for_end182_101;
	end
end
assign rng_for_end182_102 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_102_reg <= rng_for_end182_102;
	end
end
always @(*) begin
		rng_for_end182_103 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_46)) begin
		rng_for_end182_103_reg <= rng_for_end182_103;
	end
end
assign rng_for_end182_104 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_104_reg <= rng_for_end182_104;
	end
end
always @(*) begin
		rng_for_end182_105 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_46)) begin
		rng_for_end182_105_reg <= rng_for_end182_105;
	end
end
assign rng_for_end182_106 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_106_reg <= rng_for_end182_106;
	end
end
always @(*) begin
		rng_for_end182_107 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_47)) begin
		rng_for_end182_107_reg <= rng_for_end182_107;
	end
end
assign rng_for_end182_108 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_108_reg <= rng_for_end182_108;
	end
end
always @(*) begin
		rng_for_end182_109 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_47)) begin
		rng_for_end182_109_reg <= rng_for_end182_109;
	end
end
assign rng_for_end182_110 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_110_reg <= rng_for_end182_110;
	end
end
always @(*) begin
		rng_for_end182_111 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_48)) begin
		rng_for_end182_111_reg <= rng_for_end182_111;
	end
end
assign rng_for_end182_112 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_112_reg <= rng_for_end182_112;
	end
end
always @(*) begin
		rng_for_end182_113 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_48)) begin
		rng_for_end182_113_reg <= rng_for_end182_113;
	end
end
assign rng_for_end182_114 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_114_reg <= rng_for_end182_114;
	end
end
always @(*) begin
		rng_for_end182_115 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_49)) begin
		rng_for_end182_115_reg <= rng_for_end182_115;
	end
end
assign rng_for_end182_116 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_116_reg <= rng_for_end182_116;
	end
end
always @(*) begin
		rng_for_end182_117 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_49)) begin
		rng_for_end182_117_reg <= rng_for_end182_117;
	end
end
assign rng_for_end182_118 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_118_reg <= rng_for_end182_118;
	end
end
always @(*) begin
		rng_for_end182_119 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_50)) begin
		rng_for_end182_119_reg <= rng_for_end182_119;
	end
end
assign rng_for_end182_120 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_120_reg <= rng_for_end182_120;
	end
end
always @(*) begin
		rng_for_end182_121 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_50)) begin
		rng_for_end182_121_reg <= rng_for_end182_121;
	end
end
assign rng_for_end182_122 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_122_reg <= rng_for_end182_122;
	end
end
always @(*) begin
		rng_for_end182_123 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_51)) begin
		rng_for_end182_123_reg <= rng_for_end182_123;
	end
end
assign rng_for_end182_124 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_124_reg <= rng_for_end182_124;
	end
end
always @(*) begin
		rng_for_end182_125 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_51)) begin
		rng_for_end182_125_reg <= rng_for_end182_125;
	end
end
assign rng_for_end182_126 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_126_reg <= rng_for_end182_126;
	end
end
always @(*) begin
		rng_for_end182_127 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_52)) begin
		rng_for_end182_127_reg <= rng_for_end182_127;
	end
end
assign rng_for_end182_128 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_128_reg <= rng_for_end182_128;
	end
end
always @(*) begin
		rng_for_end182_129 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_52)) begin
		rng_for_end182_129_reg <= rng_for_end182_129;
	end
end
assign rng_for_end182_130 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_130_reg <= rng_for_end182_130;
	end
end
always @(*) begin
		rng_for_end182_131 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_53)) begin
		rng_for_end182_131_reg <= rng_for_end182_131;
	end
end
assign rng_for_end182_132 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_132_reg <= rng_for_end182_132;
	end
end
always @(*) begin
		rng_for_end182_133 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_53)) begin
		rng_for_end182_133_reg <= rng_for_end182_133;
	end
end
assign rng_for_end182_134 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_134_reg <= rng_for_end182_134;
	end
end
always @(*) begin
		rng_for_end182_135 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_54)) begin
		rng_for_end182_135_reg <= rng_for_end182_135;
	end
end
assign rng_for_end182_136 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_136_reg <= rng_for_end182_136;
	end
end
always @(*) begin
		rng_for_end182_137 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_54)) begin
		rng_for_end182_137_reg <= rng_for_end182_137;
	end
end
assign rng_for_end182_138 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_138_reg <= rng_for_end182_138;
	end
end
always @(*) begin
		rng_for_end182_139 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_55)) begin
		rng_for_end182_139_reg <= rng_for_end182_139;
	end
end
assign rng_for_end182_140 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_140_reg <= rng_for_end182_140;
	end
end
always @(*) begin
		rng_for_end182_141 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_55)) begin
		rng_for_end182_141_reg <= rng_for_end182_141;
	end
end
assign rng_for_end182_142 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_142_reg <= rng_for_end182_142;
	end
end
always @(*) begin
		rng_for_end182_143 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_56)) begin
		rng_for_end182_143_reg <= rng_for_end182_143;
	end
end
assign rng_for_end182_144 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_144_reg <= rng_for_end182_144;
	end
end
always @(*) begin
		rng_for_end182_145 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_56)) begin
		rng_for_end182_145_reg <= rng_for_end182_145;
	end
end
assign rng_for_end182_146 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_146_reg <= rng_for_end182_146;
	end
end
always @(*) begin
		rng_for_end182_147 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_57)) begin
		rng_for_end182_147_reg <= rng_for_end182_147;
	end
end
assign rng_for_end182_148 = (1'd0 + (4 * 32'd37));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_148_reg <= rng_for_end182_148;
	end
end
always @(*) begin
		rng_for_end182_149 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_57)) begin
		rng_for_end182_149_reg <= rng_for_end182_149;
	end
end
assign rng_for_end182_150 = (1'd0 + (4 * 32'd38));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_150_reg <= rng_for_end182_150;
	end
end
always @(*) begin
		rng_for_end182_151 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_58)) begin
		rng_for_end182_151_reg <= rng_for_end182_151;
	end
end
assign rng_for_end182_152 = (1'd0 + (4 * 32'd39));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_152_reg <= rng_for_end182_152;
	end
end
always @(*) begin
		rng_for_end182_153 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_58)) begin
		rng_for_end182_153_reg <= rng_for_end182_153;
	end
end
assign rng_for_end182_154 = (1'd0 + (4 * 32'd40));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_154_reg <= rng_for_end182_154;
	end
end
always @(*) begin
		rng_for_end182_155 = rng_entry_LFSR_varLFSR1_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_for_end182_155_reg <= rng_for_end182_155;
	end
end
assign rng_for_end182_156 = (1'd0 + (4 * 32'd41));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_156_reg <= rng_for_end182_156;
	end
end
always @(*) begin
		rng_for_end182_157 = rng_entry_LFSR_varLFSR1_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_for_end182_157_reg <= rng_for_end182_157;
	end
end
assign rng_for_end182_arrayidx2771 = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_for_end182_arrayidx2771_reg <= rng_for_end182_arrayidx2771;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_for_end182_80) & (fsm_stall == 1'd0))) begin
		rng_for_body275_for_body275_crit_edge_indvar = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_83) & (fsm_stall == 1'd0)) & (rng_for_body275_for_body275_crit_edge_exitcond9_reg == 1'd0))) */ begin
		rng_for_body275_for_body275_crit_edge_indvar = rng_for_body275_for_body275_crit_edge_indvar_next_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_for_end182_80) & (fsm_stall == 1'd0))) begin
		rng_for_body275_for_body275_crit_edge_indvar_reg <= rng_for_body275_for_body275_crit_edge_indvar;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_83) & (fsm_stall == 1'd0)) & (rng_for_body275_for_body275_crit_edge_exitcond9_reg == 1'd0))) begin
		rng_for_body275_for_body275_crit_edge_indvar_reg <= rng_for_body275_for_body275_crit_edge_indvar;
	end
end
always @(*) begin
		rng_for_body275_for_body275_crit_edge_indvar_next = ({1'd0,rng_for_body275_for_body275_crit_edge_indvar_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_81)) begin
		rng_for_body275_for_body275_crit_edge_indvar_next_reg <= rng_for_body275_for_body275_crit_edge_indvar_next;
	end
end
always @(*) begin
		rng_for_body275_for_body275_crit_edge_arrayidx277 = (1'd0 + (4 * {25'd0,rng_for_body275_for_body275_crit_edge_indvar_next_reg}));
end
always @(*) begin
		rng_for_body275_for_body275_crit_edge_scevgep = (1'd0 + (4 * {26'd0,rng_for_body275_for_body275_crit_edge_indvar_reg}));
end
always @(*) begin
		rng_for_body275_for_body275_crit_edge_pre = rng_entry_LFSR_varLFSR1_out_a;
end
always @(*) begin
		rng_for_body275_for_body275_crit_edge_exitcond9 = (rng_for_body275_for_body275_crit_edge_indvar_next == 32'd42);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_81)) begin
		rng_for_body275_for_body275_crit_edge_exitcond9_reg <= rng_for_body275_for_body275_crit_edge_exitcond9;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i_preheader_84) & (fsm_stall == 1'd0))) begin
		rng_for_body_i_i_012_i = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body_i_131) & (fsm_stall == 1'd0)) & (rng_for_body_i_exitcond6_reg == 1'd0))) */ begin
		rng_for_body_i_i_012_i = rng_for_body_i_159_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i_preheader_84) & (fsm_stall == 1'd0))) begin
		rng_for_body_i_i_012_i_reg <= rng_for_body_i_i_012_i;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body_i_131) & (fsm_stall == 1'd0)) & (rng_for_body_i_exitcond6_reg == 1'd0))) begin
		rng_for_body_i_i_012_i_reg <= rng_for_body_i_i_012_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i_preheader_84) & (fsm_stall == 1'd0))) begin
		rng_for_body_i_num_011_i = 64'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body_i_131) & (fsm_stall == 1'd0)) & (rng_for_body_i_exitcond6_reg == 1'd0))) */ begin
		rng_for_body_i_num_011_i = rng_for_body_i_conv3_i;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i_preheader_84) & (fsm_stall == 1'd0))) begin
		rng_for_body_i_num_011_i_reg <= rng_for_body_i_num_011_i;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body_i_131) & (fsm_stall == 1'd0)) & (rng_for_body_i_exitcond6_reg == 1'd0))) begin
		rng_for_body_i_num_011_i_reg <= rng_for_body_i_num_011_i;
	end
end
always @(*) begin
		rng_for_body_i_arrayidx_i = (1'd0 + (4 * {26'd0,rng_for_body_i_i_012_i_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_85)) begin
		rng_for_body_i_arrayidx_i_reg <= rng_for_body_i_arrayidx_i;
	end
end
always @(*) begin
		rng_for_body_i_j_013_i = (32'd42 - {2'd0,rng_for_body_i_i_012_i_reg});
end
always @(*) begin
	rng_for_body_i_conv_i = rng_altfp_sitofp_32_64_0;
end
always @(*) begin
		rng_for_body_i_call_i = pow_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_92)) begin
		rng_for_body_i_call_i_reg <= rng_for_body_i_call_i;
	end
end
always @(*) begin
		rng_for_body_i_158 = rng_entry_LFSR_reg_out_a;
end
always @(*) begin
	rng_for_body_i_conv1_i = rng_altfp_sitofp_32_64_0;
end
always @(*) begin
	rng_for_body_i_mul_i = rng_altfp_multiply_64_0;
end
always @(*) begin
	rng_for_body_i_conv2_i = rng_altfp_sitofp_64_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_91)) begin
		rng_for_body_i_conv2_i_reg <= rng_for_body_i_conv2_i;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_91)) begin
		rng_for_body_i_conv2_i_reg <= rng_for_body_i_conv2_i;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_139)) begin
		rng_for_body_i_conv2_i_reg <= rng_for_body_i15_conv2_i10;
	end
end
always @(*) begin
	rng_for_body_i_add_i = rng_altfp_add_64_0;
end
always @(*) begin
	rng_for_body_i_conv3_i = rng_altfp_fptosi_64_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_131)) begin
		rng_for_body_i_conv3_i_reg <= rng_for_body_i_conv3_i;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_131)) begin
		rng_for_body_i_conv3_i_reg <= rng_for_body_i_conv3_i;
	end
end
always @(*) begin
		rng_for_body_i_159 = ({1'd0,rng_for_body_i_i_012_i_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_85)) begin
		rng_for_body_i_159_reg <= rng_for_body_i_159;
	end
end
always @(*) begin
		rng_for_body_i_exitcond6 = (rng_for_body_i_159 == 32'd43);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_85)) begin
		rng_for_body_i_exitcond6_reg <= rng_for_body_i_exitcond6;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i15_preheader_132) & (fsm_stall == 1'd0))) begin
		rng_for_body_i15_i_012_i2 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body_i15_179) & (fsm_stall == 1'd0)) & (rng_for_body_i15_exitcond4_reg == 1'd0))) */ begin
		rng_for_body_i15_i_012_i2 = rng_for_body_i15_161_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i15_preheader_132) & (fsm_stall == 1'd0))) begin
		rng_for_body_i15_i_012_i2_reg <= rng_for_body_i15_i_012_i2;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body_i15_179) & (fsm_stall == 1'd0)) & (rng_for_body_i15_exitcond4_reg == 1'd0))) begin
		rng_for_body_i15_i_012_i2_reg <= rng_for_body_i15_i_012_i2;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i15_preheader_132) & (fsm_stall == 1'd0))) begin
		rng_for_body_i15_num_011_i3 = 64'd0;
	end
	else /* if ((((cur_state == LEGUP_F_rng_BB_for_body_i15_179) & (fsm_stall == 1'd0)) & (rng_for_body_i15_exitcond4_reg == 1'd0))) */ begin
		rng_for_body_i15_num_011_i3 = rng_for_body_i15_conv3_i12;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_rng_BB_for_body_i15_preheader_132) & (fsm_stall == 1'd0))) begin
		rng_for_body_i15_num_011_i3_reg <= rng_for_body_i15_num_011_i3;
	end
	if ((((cur_state == LEGUP_F_rng_BB_for_body_i15_179) & (fsm_stall == 1'd0)) & (rng_for_body_i15_exitcond4_reg == 1'd0))) begin
		rng_for_body_i15_num_011_i3_reg <= rng_for_body_i15_num_011_i3;
	end
end
always @(*) begin
		rng_for_body_i15_arrayidx_i7 = (1'd0 + (4 * {26'd0,rng_for_body_i15_i_012_i2_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_133)) begin
		rng_for_body_i15_arrayidx_i7_reg <= rng_for_body_i15_arrayidx_i7;
	end
end
always @(*) begin
		rng_for_body_i15_j_013_i4 = (32'd36 - {2'd0,rng_for_body_i15_i_012_i2_reg});
end
always @(*) begin
	rng_for_body_i15_conv_i5 = rng_altfp_sitofp_32_64_0;
end
always @(*) begin
		rng_for_body_i15_call_i6 = pow_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_140)) begin
		rng_for_body_i15_call_i6_reg <= rng_for_body_i15_call_i6;
	end
end
always @(*) begin
		rng_for_body_i15_160 = rng_entry_CASR_reg_out_a;
end
always @(*) begin
	rng_for_body_i15_conv1_i8 = rng_altfp_sitofp_32_64_0;
end
always @(*) begin
	rng_for_body_i15_mul_i9 = rng_altfp_multiply_64_0;
end
always @(*) begin
	rng_for_body_i15_conv2_i10 = rng_altfp_sitofp_64_64_0;
end
always @(*) begin
	rng_for_body_i15_conv2_i10_reg = rng_for_body_i_conv2_i_reg;
end
always @(*) begin
	rng_for_body_i15_add_i11 = rng_altfp_add_64_0;
end
always @(*) begin
	rng_for_body_i15_conv3_i12 = rng_altfp_fptosi_64_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_179)) begin
		rng_for_body_i15_conv3_i12_reg <= rng_for_body_i15_conv3_i12;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_179)) begin
		rng_for_body_i15_conv3_i12_reg <= rng_for_body_i15_conv3_i12;
	end
end
always @(*) begin
		rng_for_body_i15_161 = ({1'd0,rng_for_body_i15_i_012_i2_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_133)) begin
		rng_for_body_i15_161_reg <= rng_for_body_i15_161;
	end
end
always @(*) begin
		rng_for_body_i15_exitcond4 = (rng_for_body_i15_161 == 32'd37);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_133)) begin
		rng_for_body_i15_exitcond4_reg <= rng_for_body_i15_exitcond4;
	end
end
always @(*) begin
		rng_convBin_exit16_xor283 = (rng_for_body_i15_conv3_i12_reg ^ rng_for_body_i_conv3_i_reg);
end
always @(*) begin
		rng_convBin_exit16_bit_select = rng_convBin_exit16_xor283[63];
end
always @(*) begin
		rng_convBin_exit16_mul = (64'd0 - rng_convBin_exit16_xor283);
end
always @(*) begin
		rng_convBin_exit16_mul_xor283 = (rng_convBin_exit16_bit_select ? rng_convBin_exit16_mul : rng_convBin_exit16_xor283);
end
always @(*) begin
	rng_entry_LFSR_reg_address_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_end182_39)) begin
		rng_entry_LFSR_reg_address_a = (rng_for_end182_arrayidx2771_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_82)) begin
		rng_entry_LFSR_reg_address_a = (rng_for_body275_for_body275_crit_edge_arrayidx277 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_93)) begin
		rng_entry_LFSR_reg_address_a = (rng_for_body_i_arrayidx_i_reg >>> 3'd2);
	end
end
always @(*) begin
	rng_entry_LFSR_reg_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_end182_39)) begin
		rng_entry_LFSR_reg_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_82)) begin
		rng_entry_LFSR_reg_write_enable_a = 1'd1;
	end
end
always @(*) begin
	rng_entry_LFSR_reg_in_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_end182_39)) begin
		rng_entry_LFSR_reg_in_a = rng_for_end182_83;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_82)) begin
		rng_entry_LFSR_reg_in_a = rng_for_body275_for_body275_crit_edge_pre;
	end
end
always @(*) begin
	rng_entry_LFSR_varLFSR1_address_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_0 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_3)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_2_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_4)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_4_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_5)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_6)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_8_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_0_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_39)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_2_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_40)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_4_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_41)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_42)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_8_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_43)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_94_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_44)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_98_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_45)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_102_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_46)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_106_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_47)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_110_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_48)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_114_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_49)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_118_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_50)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_122_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_51)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_126_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_52)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_130_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_53)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_134_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_54)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_138_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_55)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_142_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_56)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_146_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_57)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_150_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_58)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_154_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_0_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_60)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_2_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_61)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_4_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_62)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_63)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_cond10_preheader_8_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_64)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_94_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_65)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_98_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_66)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_102_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_67)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_106_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_68)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_110_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_69)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_114_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_70)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_118_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_71)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_122_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_72)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_126_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_73)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_130_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_74)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_134_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_75)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_138_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_76)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_142_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_77)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_146_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_78)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_150_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_79)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_end182_154_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body275_for_body275_crit_edge_81)) begin
		rng_entry_LFSR_varLFSR1_address_a = (rng_for_body275_for_body275_crit_edge_scevgep >>> 3'd2);
	end
end
always @(*) begin
	rng_entry_LFSR_varLFSR1_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_3)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_4)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_5)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_6)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_60)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_61)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_62)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_63)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_64)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_65)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_66)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_67)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_68)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_69)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_70)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_71)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_72)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_73)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_74)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_75)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_76)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_77)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_78)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_79)) begin
		rng_entry_LFSR_varLFSR1_write_enable_a = 1'd1;
	end
end
always @(*) begin
	rng_entry_LFSR_varLFSR1_in_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_entry_LFSR_varLFSR1_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_3)) begin
		rng_entry_LFSR_varLFSR1_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_4)) begin
		rng_entry_LFSR_varLFSR1_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_5)) begin
		rng_entry_LFSR_varLFSR1_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_6)) begin
		rng_entry_LFSR_varLFSR1_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_84_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_60)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_86_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_61)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_88_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_62)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_90_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_63)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_93_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_64)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_97_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_65)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_101_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_66)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_105_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_67)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_109_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_68)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_113_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_69)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_117_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_70)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_121_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_71)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_125_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_72)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_129_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_73)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_133_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_74)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_137_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_75)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_141_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_76)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_145_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_77)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_149_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_78)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_153_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_79)) begin
		rng_entry_LFSR_varLFSR1_in_a = rng_for_end182_157_reg;
	end
end
always @(*) begin
	rng_entry_LFSR_varLFSR1_address_b = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_1 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_3)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_4)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_5_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_5)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body19_12)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_body19_scevgep9 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_38)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_1_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_39)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_40)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_5_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_41)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_42)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_92_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_43)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_96_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_44)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_100_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_45)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_104_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_46)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_108_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_47)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_112_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_48)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_116_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_49)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_120_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_50)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_124_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_51)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_128_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_52)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_132_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_53)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_136_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_54)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_140_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_55)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_144_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_56)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_148_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_57)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_152_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_58)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_156_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_1_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_60)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_61)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_5_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_62)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_cond10_preheader_7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_63)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_92_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_64)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_96_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_65)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_100_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_66)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_104_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_67)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_108_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_68)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_112_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_69)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_116_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_70)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_120_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_71)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_124_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_72)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_128_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_73)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_132_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_74)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_136_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_75)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_140_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_76)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_144_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_77)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_148_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_78)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_152_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_79)) begin
		rng_entry_LFSR_varLFSR1_address_b = (rng_for_end182_156_reg >>> 3'd2);
	end
end
always @(*) begin
	rng_entry_LFSR_varLFSR1_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_3)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_4)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_5)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body19_12)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_60)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_61)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_62)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_63)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_64)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_65)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_66)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_67)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_68)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_69)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_70)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_71)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_72)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_73)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_74)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_75)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_76)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_77)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_78)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_79)) begin
		rng_entry_LFSR_varLFSR1_write_enable_b = 1'd1;
	end
end
always @(*) begin
	rng_entry_LFSR_varLFSR1_in_b = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_2)) begin
		rng_entry_LFSR_varLFSR1_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_3)) begin
		rng_entry_LFSR_varLFSR1_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_4)) begin
		rng_entry_LFSR_varLFSR1_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_cond10_preheader_5)) begin
		rng_entry_LFSR_varLFSR1_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body19_12)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_body19_12;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_59)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_85_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_60)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_87_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_61)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_89_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_62)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_91_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_63)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_95_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_64)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_99_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_65)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_103_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_66)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_107_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_67)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_111_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_68)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_115_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_69)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_119_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_70)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_123_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_71)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_127_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_72)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_131_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_73)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_135_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_74)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_139_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_75)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_143_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_76)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_147_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_77)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_151_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_78)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_155_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end182_79)) begin
		rng_entry_LFSR_varLFSR1_in_b = rng_for_end182_83_reg;
	end
end
always @(*) begin
	rng_entry_CASR_reg_address_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_body177_36)) begin
		rng_entry_CASR_reg_address_a = (rng_for_body177_arrayidx179_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_141)) begin
		rng_entry_CASR_reg_address_a = (rng_for_body_i15_arrayidx_i7_reg >>> 3'd2);
	end
end
always @(*) begin
	rng_entry_CASR_reg_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_body177_36)) begin
		rng_entry_CASR_reg_write_enable_a = 1'd1;
	end
end
always @(*) begin
	rng_entry_CASR_reg_in_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_body177_36)) begin
		rng_entry_CASR_reg_in_a = rng_for_body177_81;
	end
end
always @(*) begin
	rng_entry_CASR_varCASR2_address_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_body3_9)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_body3_scevgep11_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_14 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_18_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_22_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_26_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_30_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_34_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_38_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_42_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_46_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_50_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_54_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_58_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_62_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_66_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_70_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_74_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_varCASR2_address_a = (rng_for_end25_14_reg >>> 3'd2);
	end
end
always @(*) begin
	rng_entry_CASR_varCASR2_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_body3_9)) begin
		rng_entry_CASR_varCASR2_write_enable_a = 1'd1;
	end
end
always @(*) begin
	rng_entry_CASR_varCASR2_in_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_body3_9)) begin
		rng_entry_CASR_varCASR2_in_a = rng_for_body3_9;
	end
end
always @(*) begin
	rng_entry_CASR_varCASR2_address_b = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_16 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_20_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_24_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_28_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_32_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_36_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_40_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_44_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_48_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_52_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_56_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_60_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_64_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_68_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_72_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_76_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_varCASR2_address_b = (rng_for_end25_78_reg >>> 3'd2);
	end
end
assign rng_entry_CASR_varCASR2_write_enable_b = 'd0;
assign rng_entry_CASR_varCASR2_in_b = 'dx;
always @(*) begin
	rng_entry_CASR_outCASR_address_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx32 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx28_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx36_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx44_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx52_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx60_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx70_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx78_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx86_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx94_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx102_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx110_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx118_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx126_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx134_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx142_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx150_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx158_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_32)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_end25_arrayidx166_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body177_35)) begin
		rng_entry_CASR_outCASR_address_a = (rng_for_body177_arrayidx178 >>> 3'd2);
	end
end
always @(*) begin
	rng_entry_CASR_outCASR_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_32)) begin
		rng_entry_CASR_outCASR_write_enable_a = 1'd1;
	end
end
always @(*) begin
	rng_entry_CASR_outCASR_in_a = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_end25_14)) begin
		rng_entry_CASR_outCASR_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_15;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_outCASR_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_19_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor51_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor59_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor69_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor77_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor85_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor93_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor101_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor109_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor117_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor125_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor133_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor141_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor149_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor157_reg;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_32)) begin
		rng_entry_CASR_outCASR_in_a = rng_for_end25_xor165_reg;
	end
end
always @(*) begin
	rng_entry_CASR_outCASR_address_b = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx40_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx48_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx56_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx66_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx74_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx82_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx90_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx98_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx106_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx114_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx122_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx130_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx138_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx146_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx154_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx162_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx170_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_33)) begin
		rng_entry_CASR_outCASR_address_b = (rng_for_end25_arrayidx174_reg >>> 3'd2);
	end
end
always @(*) begin
	rng_entry_CASR_outCASR_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_33)) begin
		rng_entry_CASR_outCASR_write_enable_b = 1'd1;
	end
end
always @(*) begin
	rng_entry_CASR_outCASR_in_b = 'dx;
	if ((cur_state == LEGUP_F_rng_BB_for_end25_15)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_17;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_16)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor47;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_17)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor55;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_18)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor65;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_19)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor73;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_20)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor81;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_21)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor89;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_22)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor97;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_23)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor105;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_24)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor113;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_25)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor121;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_26)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor129;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_27)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor137;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_28)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor145;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_29)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor153;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_30)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor161;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_31)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_xor169;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_end25_33)) begin
		rng_entry_CASR_outCASR_in_b = rng_for_end25_79_reg;
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	if ((cur_state == LEGUP_function_call_92)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_140)) begin
		legup_function_call = 1'd1;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_85)) begin
		rng_altfp_sitofp_32_64_0_op0 = $signed(rng_for_body_i_conv_i_op0_temp);
	end
	else if ((cur_state == LEGUP_F_rng_BB_for_body_i_94)) begin
		rng_altfp_sitofp_32_64_0_op0 = rng_for_body_i_158;
	end
	else if ((cur_state == LEGUP_F_rng_BB_for_body_i15_133)) begin
		rng_altfp_sitofp_32_64_0_op0 = $signed(rng_for_body_i15_conv_i5_op0_temp);
	end
	else /* if ((cur_state == LEGUP_F_rng_BB_for_body_i15_142)) */ begin
		rng_altfp_sitofp_32_64_0_op0 = rng_for_body_i15_160;
	end
end
always @(*) begin
	rng_altfp_sitofp_32_64_0_inst_clock = clk;
end
always @(*) begin
	rng_altfp_sitofp_32_64_0_inst_clk_en = altfp_rng_for_body_i_conv_i_en;
end
always @(*) begin
	rng_altfp_sitofp_32_64_0_inst_dataa = rng_altfp_sitofp_32_64_0_op0;
end
always @(*) begin
	rng_for_body_i_conv_i_out = rng_altfp_sitofp_32_64_0_inst_result;
end
always @(*) begin
	altfp_rng_for_body_i_conv_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	rng_altfp_sitofp_32_64_0 = rng_for_body_i_conv_i_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_100)) begin
		rng_altfp_multiply_64_0_op0 = rng_for_body_i_call_i_reg;
	end
	else /* if ((cur_state == LEGUP_F_rng_BB_for_body_i15_148)) */ begin
		rng_altfp_multiply_64_0_op0 = rng_for_body_i15_call_i6_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_100)) begin
		rng_altfp_multiply_64_0_op1 = rng_for_body_i_conv1_i;
	end
	else /* if ((cur_state == LEGUP_F_rng_BB_for_body_i15_148)) */ begin
		rng_altfp_multiply_64_0_op1 = rng_for_body_i15_conv1_i8;
	end
end
always @(*) begin
	rng_altfp_multiply_64_0_inst_clock = clk;
end
always @(*) begin
	rng_altfp_multiply_64_0_inst_clk_en = altfp_rng_for_body_i_mul_i_en;
end
always @(*) begin
	rng_altfp_multiply_64_0_inst_dataa = rng_altfp_multiply_64_0_op0;
end
always @(*) begin
	rng_altfp_multiply_64_0_inst_datab = rng_altfp_multiply_64_0_op1;
end
always @(*) begin
	rng_for_body_i_mul_i_out = rng_altfp_multiply_64_0_inst_result;
end
always @(*) begin
	altfp_rng_for_body_i_mul_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	rng_altfp_multiply_64_0 = rng_for_body_i_mul_i_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_85)) begin
		rng_altfp_sitofp_64_64_0_op0 = rng_for_body_i_num_011_i_reg;
	end
	else /* if ((cur_state == LEGUP_F_rng_BB_for_body_i15_133)) */ begin
		rng_altfp_sitofp_64_64_0_op0 = rng_for_body_i15_num_011_i3_reg;
	end
end
always @(*) begin
	rng_altfp_sitofp_64_64_0_inst_clock = clk;
end
always @(*) begin
	rng_altfp_sitofp_64_64_0_inst_clk_en = altfp_rng_for_body_i_conv2_i_en;
end
always @(*) begin
	rng_altfp_sitofp_64_64_0_inst_dataa = rng_altfp_sitofp_64_64_0_op0;
end
always @(*) begin
	rng_for_body_i_conv2_i_out = rng_altfp_sitofp_64_64_0_inst_result;
end
always @(*) begin
	altfp_rng_for_body_i_conv2_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	rng_altfp_sitofp_64_64_0 = rng_for_body_i_conv2_i_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_111)) begin
		rng_altfp_add_64_0_op0 = rng_for_body_i_conv2_i_reg;
	end
	else /* if ((cur_state == LEGUP_F_rng_BB_for_body_i15_159)) */ begin
		rng_altfp_add_64_0_op0 = rng_for_body_i15_conv2_i10_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_111)) begin
		rng_altfp_add_64_0_op1 = rng_for_body_i_mul_i;
	end
	else /* if ((cur_state == LEGUP_F_rng_BB_for_body_i15_159)) */ begin
		rng_altfp_add_64_0_op1 = rng_for_body_i15_mul_i9;
	end
end
always @(*) begin
	rng_altfp_add_64_0_inst_clock = clk;
end
always @(*) begin
	rng_altfp_add_64_0_inst_clk_en = altfp_rng_for_body_i_add_i_en;
end
always @(*) begin
	rng_altfp_add_64_0_inst_dataa = rng_altfp_add_64_0_op0;
end
always @(*) begin
	rng_altfp_add_64_0_inst_datab = rng_altfp_add_64_0_op1;
end
always @(*) begin
	rng_for_body_i_add_i_out = rng_altfp_add_64_0_inst_result;
end
always @(*) begin
	altfp_rng_for_body_i_add_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	rng_altfp_add_64_0 = rng_for_body_i_add_i_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_125)) begin
		rng_altfp_fptosi_64_64_0_op0 = rng_for_body_i_add_i;
	end
	else /* if ((cur_state == LEGUP_F_rng_BB_for_body_i15_173)) */ begin
		rng_altfp_fptosi_64_64_0_op0 = rng_for_body_i15_add_i11;
	end
end
always @(*) begin
	rng_altfp_fptosi_64_64_0_inst_clock = clk;
end
always @(*) begin
	rng_altfp_fptosi_64_64_0_inst_clk_en = altfp_rng_for_body_i_conv3_i_en;
end
always @(*) begin
	rng_altfp_fptosi_64_64_0_inst_dataa = rng_altfp_fptosi_64_64_0_op0;
end
always @(*) begin
	rng_for_body_i_conv3_i_out = rng_altfp_fptosi_64_64_0_inst_result;
end
always @(*) begin
	altfp_rng_for_body_i_conv3_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	rng_altfp_fptosi_64_64_0 = rng_for_body_i_conv3_i_out;
end
always @(*) begin
	rng_for_body_i_conv_i_op0_temp = {{24{rng_for_body_i_j_013_i[7]}},rng_for_body_i_j_013_i};
end
always @(*) begin
	rng_for_body_i15_conv_i5_op0_temp = {{24{rng_for_body_i15_j_013_i4[7]}},rng_for_body_i15_j_013_i4};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_convBin_exit16_180)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 64'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_convBin_exit16_180)) begin
		return_val <= rng_convBin_exit16_mul_xor283;
	end
end
always @(posedge clk) begin
	if (reset) begin
		pow_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_91)) begin
		pow_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_92) & ~(fsm_stall))) begin
		pow_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_139)) begin
		pow_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_140) & ~(fsm_stall))) begin
		pow_start <= 1'd0;
	end
end
always @(posedge clk) begin
	pow_y <= 64'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_body_i_91)) begin
		pow_y <= rng_for_body_i_conv_i;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body_i15_139)) begin
		pow_y <= rng_for_body_i15_conv_i5;
	end
end
assign main_entry_seed_write_enable_a = 1'd0;
assign main_entry_seed_in_a = 0;
assign main_entry_seed_byteena_a = 1'd1;
always @(*) begin
	main_entry_seed_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_body3_8)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body19_11)) begin
		main_entry_seed_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_seed_address_a = 5'd0;
	if ((cur_state == LEGUP_F_rng_BB_for_body3_8)) begin
		main_entry_seed_address_a = (rng_for_body3_arrayidx4 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_rng_BB_for_body19_11)) begin
		main_entry_seed_address_a = (rng_for_body19_arrayidx20 >>> 3'd2);
	end
end

endmodule
`timescale 1 ns / 1 ns
module main
(
	clk,
	reset,
	start,
	finish,
	return_val,
	rng_start,
	rng_finish,
	rng_return_val,
	rng_seed,
	main_entry_seed_write_enable_a,
	main_entry_seed_in_a,
	main_entry_seed_byteena_a,
	main_entry_seed_enable_a,
	main_entry_seed_address_a,
	main_entry_seed_out_a,
	memory_controller_1_write_enable_a,
	memory_controller_1_in_a,
	memory_controller_1_enable_a,
	memory_controller_1_address_a,
	memory_controller_1_size_a,
	memory_controller_1_out_a,
	memory_controller_1_write_enable_b,
	memory_controller_1_in_b,
	memory_controller_1_enable_b,
	memory_controller_1_address_b,
	memory_controller_1_size_b,
	memory_controller_1_out_b,
	memory_controller_0_write_enable_a,
	memory_controller_0_in_a,
	memory_controller_0_enable_a,
	memory_controller_0_address_a,
	memory_controller_0_size_a,
	memory_controller_0_out_a,
	memory_controller_0_write_enable_b,
	memory_controller_0_in_b,
	memory_controller_0_enable_b,
	memory_controller_0_address_b,
	memory_controller_0_size_b,
	memory_controller_0_out_b
);

parameter [10:0] LEGUP_0 = 11'd0;
parameter [10:0] LEGUP_F_main_BB_entry_1 = 11'd1;
parameter [10:0] LEGUP_F_main_BB_while_body_i_2 = 11'd2;
parameter [10:0] LEGUP_F_main_BB_while_body_i_3 = 11'd3;
parameter [10:0] LEGUP_F_main_BB_while_body_i_4 = 11'd4;
parameter [10:0] LEGUP_F_main_BB_legup_memcpy_4_exit_5 = 11'd5;
parameter [10:0] LEGUP_F_main_BB_NodeBlock9_6 = 11'd6;
parameter [10:0] LEGUP_F_main_BB_NodeBlock7_7 = 11'd7;
parameter [10:0] LEGUP_F_main_BB_NodeBlock5_8 = 11'd8;
parameter [10:0] LEGUP_F_main_BB_LeafBlock3_9 = 11'd9;
parameter [10:0] LEGUP_F_main_BB_NodeBlock9_backedge_10 = 11'd10;
parameter [10:0] LEGUP_F_main_BB_for_cond403_preheader_preheader_11 = 11'd11;
parameter [10:0] LEGUP_F_main_BB_NodeBlock1_12 = 11'd12;
parameter [10:0] LEGUP_F_main_BB_NodeBlock_13 = 11'd13;
parameter [10:0] LEGUP_F_main_BB_LeafBlock_14 = 11'd14;
parameter [10:0] LEGUP_F_main_BB_sw_bb_15 = 11'd15;
parameter [10:0] LEGUP_F_main_BB_sw_bb_16 = 11'd16;
parameter [10:0] LEGUP_F_main_BB_sw_bb_17 = 11'd17;
parameter [10:0] LEGUP_F_main_BB_sw_bb_18 = 11'd18;
parameter [10:0] LEGUP_F_main_BB_sw_bb_19 = 11'd19;
parameter [10:0] LEGUP_F_main_BB_sw_bb_20 = 11'd20;
parameter [10:0] LEGUP_F_main_BB_sw_bb_21 = 11'd21;
parameter [10:0] LEGUP_F_main_BB_sw_bb_22 = 11'd22;
parameter [10:0] LEGUP_F_main_BB_sw_bb_23 = 11'd23;
parameter [10:0] LEGUP_F_main_BB_sw_bb_24 = 11'd24;
parameter [10:0] LEGUP_F_main_BB_sw_bb_25 = 11'd25;
parameter [10:0] LEGUP_F_main_BB_sw_bb_26 = 11'd26;
parameter [10:0] LEGUP_F_main_BB_sw_bb_27 = 11'd27;
parameter [10:0] LEGUP_F_main_BB_sw_bb_28 = 11'd28;
parameter [10:0] LEGUP_F_main_BB_sw_bb_29 = 11'd29;
parameter [10:0] LEGUP_F_main_BB_sw_bb_30 = 11'd30;
parameter [10:0] LEGUP_F_main_BB_sw_bb_31 = 11'd31;
parameter [10:0] LEGUP_F_main_BB_sw_bb_32 = 11'd32;
parameter [10:0] LEGUP_F_main_BB_sw_bb_33 = 11'd33;
parameter [10:0] LEGUP_F_main_BB_sw_bb_34 = 11'd34;
parameter [10:0] LEGUP_F_main_BB_for_body89_35 = 11'd35;
parameter [10:0] LEGUP_F_main_BB_for_body89_36 = 11'd36;
parameter [10:0] LEGUP_F_main_BB_for_end94_37 = 11'd37;
parameter [10:0] LEGUP_F_main_BB_for_end94_38 = 11'd38;
parameter [10:0] LEGUP_F_main_BB_for_end94_40 = 11'd40;
parameter [10:0] LEGUP_F_main_BB_for_end94_41 = 11'd41;
parameter [10:0] LEGUP_F_main_BB_for_end94_42 = 11'd42;
parameter [10:0] LEGUP_F_main_BB_for_end94_43 = 11'd43;
parameter [10:0] LEGUP_F_main_BB_for_end94_44 = 11'd44;
parameter [10:0] LEGUP_F_main_BB_for_end94_45 = 11'd45;
parameter [10:0] LEGUP_F_main_BB_for_end94_46 = 11'd46;
parameter [10:0] LEGUP_F_main_BB_for_end94_47 = 11'd47;
parameter [10:0] LEGUP_F_main_BB_for_end94_48 = 11'd48;
parameter [10:0] LEGUP_F_main_BB_for_end94_49 = 11'd49;
parameter [10:0] LEGUP_F_main_BB_for_end94_50 = 11'd50;
parameter [10:0] LEGUP_F_main_BB_for_end94_51 = 11'd51;
parameter [10:0] LEGUP_F_main_BB_for_end94_52 = 11'd52;
parameter [10:0] LEGUP_F_main_BB_for_end94_53 = 11'd53;
parameter [10:0] LEGUP_F_main_BB_for_end94_54 = 11'd54;
parameter [10:0] LEGUP_F_main_BB_for_end94_55 = 11'd55;
parameter [10:0] LEGUP_F_main_BB_for_end94_56 = 11'd56;
parameter [10:0] LEGUP_F_main_BB_for_end94_57 = 11'd57;
parameter [10:0] LEGUP_F_main_BB_for_end94_58 = 11'd58;
parameter [10:0] LEGUP_F_main_BB_for_end94_59 = 11'd59;
parameter [10:0] LEGUP_F_main_BB_for_end94_60 = 11'd60;
parameter [10:0] LEGUP_F_main_BB_for_end94_61 = 11'd61;
parameter [10:0] LEGUP_F_main_BB_for_end94_62 = 11'd62;
parameter [10:0] LEGUP_F_main_BB_for_end94_63 = 11'd63;
parameter [10:0] LEGUP_F_main_BB_for_end94_64 = 11'd64;
parameter [10:0] LEGUP_F_main_BB_for_end94_65 = 11'd65;
parameter [10:0] LEGUP_F_main_BB_for_end94_66 = 11'd66;
parameter [10:0] LEGUP_F_main_BB_for_end94_67 = 11'd67;
parameter [10:0] LEGUP_F_main_BB_for_end94_68 = 11'd68;
parameter [10:0] LEGUP_F_main_BB_for_end94_69 = 11'd69;
parameter [10:0] LEGUP_F_main_BB_for_end94_70 = 11'd70;
parameter [10:0] LEGUP_F_main_BB_for_end94_71 = 11'd71;
parameter [10:0] LEGUP_F_main_BB_for_end94_72 = 11'd72;
parameter [10:0] LEGUP_F_main_BB_for_end94_73 = 11'd73;
parameter [10:0] LEGUP_F_main_BB_for_end94_74 = 11'd74;
parameter [10:0] LEGUP_F_main_BB_for_end94_75 = 11'd75;
parameter [10:0] LEGUP_F_main_BB_for_end94_76 = 11'd76;
parameter [10:0] LEGUP_F_main_BB_for_end94_77 = 11'd77;
parameter [10:0] LEGUP_F_main_BB_for_end94_78 = 11'd78;
parameter [10:0] LEGUP_F_main_BB_for_end94_79 = 11'd79;
parameter [10:0] LEGUP_F_main_BB_for_end94_80 = 11'd80;
parameter [10:0] LEGUP_F_main_BB_for_end94_81 = 11'd81;
parameter [10:0] LEGUP_F_main_BB_for_end94_82 = 11'd82;
parameter [10:0] LEGUP_F_main_BB_for_end94_83 = 11'd83;
parameter [10:0] LEGUP_F_main_BB_for_end94_84 = 11'd84;
parameter [10:0] LEGUP_F_main_BB_for_end94_85 = 11'd85;
parameter [10:0] LEGUP_F_main_BB_for_end94_86 = 11'd86;
parameter [10:0] LEGUP_F_main_BB_for_end94_87 = 11'd87;
parameter [10:0] LEGUP_F_main_BB_for_end94_88 = 11'd88;
parameter [10:0] LEGUP_F_main_BB_for_end94_89 = 11'd89;
parameter [10:0] LEGUP_F_main_BB_for_end94_90 = 11'd90;
parameter [10:0] LEGUP_F_main_BB_for_end94_91 = 11'd91;
parameter [10:0] LEGUP_F_main_BB_for_end94_92 = 11'd92;
parameter [10:0] LEGUP_F_main_BB_for_end94_93 = 11'd93;
parameter [10:0] LEGUP_F_main_BB_for_end94_94 = 11'd94;
parameter [10:0] LEGUP_F_main_BB_for_end94_95 = 11'd95;
parameter [10:0] LEGUP_F_main_BB_for_end94_96 = 11'd96;
parameter [10:0] LEGUP_F_main_BB_for_end94_97 = 11'd97;
parameter [10:0] LEGUP_F_main_BB_for_end94_98 = 11'd98;
parameter [10:0] LEGUP_F_main_BB_for_end94_99 = 11'd99;
parameter [10:0] LEGUP_F_main_BB_for_end94_100 = 11'd100;
parameter [10:0] LEGUP_F_main_BB_for_end94_101 = 11'd101;
parameter [10:0] LEGUP_F_main_BB_for_end94_102 = 11'd102;
parameter [10:0] LEGUP_F_main_BB_for_end94_103 = 11'd103;
parameter [10:0] LEGUP_F_main_BB_for_end94_104 = 11'd104;
parameter [10:0] LEGUP_F_main_BB_for_end94_105 = 11'd105;
parameter [10:0] LEGUP_F_main_BB_for_body_i_106 = 11'd106;
parameter [10:0] LEGUP_F_main_BB_for_body_i_107 = 11'd107;
parameter [10:0] LEGUP_F_main_BB_if_then_i_108 = 11'd108;
parameter [10:0] LEGUP_F_main_BB_for_inc_i_thread_109 = 11'd109;
parameter [10:0] LEGUP_F_main_BB_for_inc_i_thread_110 = 11'd110;
parameter [10:0] LEGUP_F_main_BB_for_body_i_backedge_111 = 11'd111;
parameter [10:0] LEGUP_F_main_BB_if_else7_i_112 = 11'd112;
parameter [10:0] LEGUP_F_main_BB_for_inc_i_113 = 11'd113;
parameter [10:0] LEGUP_F_main_BB_for_inc_i_114 = 11'd114;
parameter [10:0] LEGUP_F_main_BB_sum_exit_storemerge_115 = 11'd115;
parameter [10:0] LEGUP_F_main_BB_sum_exit_storemerge_116 = 11'd116;
parameter [10:0] LEGUP_F_main_BB_sum_exit_loopexit_117 = 11'd117;
parameter [10:0] LEGUP_F_main_BB_sum_exit_118 = 11'd118;
parameter [10:0] LEGUP_F_main_BB_sum_exit_120 = 11'd120;
parameter [10:0] LEGUP_F_main_BB_sum_exit_121 = 11'd121;
parameter [10:0] LEGUP_F_main_BB_sum_exit_122 = 11'd122;
parameter [10:0] LEGUP_F_main_BB_sum_exit_123 = 11'd123;
parameter [10:0] LEGUP_F_main_BB_sum_exit_124 = 11'd124;
parameter [10:0] LEGUP_F_main_BB_sum_exit_125 = 11'd125;
parameter [10:0] LEGUP_F_main_BB_sum_exit_126 = 11'd126;
parameter [10:0] LEGUP_F_main_BB_sum_exit_127 = 11'd127;
parameter [10:0] LEGUP_F_main_BB_sum_exit_128 = 11'd128;
parameter [10:0] LEGUP_F_main_BB_sum_exit_129 = 11'd129;
parameter [10:0] LEGUP_F_main_BB_sum_exit_130 = 11'd130;
parameter [10:0] LEGUP_F_main_BB_sum_exit_131 = 11'd131;
parameter [10:0] LEGUP_F_main_BB_sum_exit_132 = 11'd132;
parameter [10:0] LEGUP_F_main_BB_sum_exit_133 = 11'd133;
parameter [10:0] LEGUP_F_main_BB_sum_exit_134 = 11'd134;
parameter [10:0] LEGUP_F_main_BB_sum_exit_135 = 11'd135;
parameter [10:0] LEGUP_F_main_BB_sum_exit_136 = 11'd136;
parameter [10:0] LEGUP_F_main_BB_sum_exit_137 = 11'd137;
parameter [10:0] LEGUP_F_main_BB_sum_exit_138 = 11'd138;
parameter [10:0] LEGUP_F_main_BB_sum_exit_139 = 11'd139;
parameter [10:0] LEGUP_F_main_BB_sum_exit_140 = 11'd140;
parameter [10:0] LEGUP_F_main_BB_sum_exit_141 = 11'd141;
parameter [10:0] LEGUP_F_main_BB_sum_exit_142 = 11'd142;
parameter [10:0] LEGUP_F_main_BB_sum_exit_143 = 11'd143;
parameter [10:0] LEGUP_F_main_BB_sum_exit_144 = 11'd144;
parameter [10:0] LEGUP_F_main_BB_sum_exit_145 = 11'd145;
parameter [10:0] LEGUP_F_main_BB_sum_exit_146 = 11'd146;
parameter [10:0] LEGUP_F_main_BB_sum_exit_147 = 11'd147;
parameter [10:0] LEGUP_F_main_BB_sum_exit_148 = 11'd148;
parameter [10:0] LEGUP_F_main_BB_sum_exit_149 = 11'd149;
parameter [10:0] LEGUP_F_main_BB_sum_exit_150 = 11'd150;
parameter [10:0] LEGUP_F_main_BB_sum_exit_151 = 11'd151;
parameter [10:0] LEGUP_F_main_BB_sum_exit_152 = 11'd152;
parameter [10:0] LEGUP_F_main_BB_sum_exit_153 = 11'd153;
parameter [10:0] LEGUP_F_main_BB_sum_exit_154 = 11'd154;
parameter [10:0] LEGUP_F_main_BB_sum_exit_155 = 11'd155;
parameter [10:0] LEGUP_F_main_BB_sum_exit_156 = 11'd156;
parameter [10:0] LEGUP_F_main_BB_sum_exit_157 = 11'd157;
parameter [10:0] LEGUP_F_main_BB_sum_exit_158 = 11'd158;
parameter [10:0] LEGUP_F_main_BB_sum_exit_159 = 11'd159;
parameter [10:0] LEGUP_F_main_BB_sum_exit_160 = 11'd160;
parameter [10:0] LEGUP_F_main_BB_sum_exit_161 = 11'd161;
parameter [10:0] LEGUP_F_main_BB_sum_exit_162 = 11'd162;
parameter [10:0] LEGUP_F_main_BB_sum_exit_163 = 11'd163;
parameter [10:0] LEGUP_F_main_BB_sum_exit_164 = 11'd164;
parameter [10:0] LEGUP_F_main_BB_sum_exit_165 = 11'd165;
parameter [10:0] LEGUP_F_main_BB_sum_exit_166 = 11'd166;
parameter [10:0] LEGUP_F_main_BB_sum_exit_167 = 11'd167;
parameter [10:0] LEGUP_F_main_BB_sum_exit_168 = 11'd168;
parameter [10:0] LEGUP_F_main_BB_sum_exit_169 = 11'd169;
parameter [10:0] LEGUP_F_main_BB_sum_exit_170 = 11'd170;
parameter [10:0] LEGUP_F_main_BB_sum_exit_171 = 11'd171;
parameter [10:0] LEGUP_F_main_BB_sum_exit_172 = 11'd172;
parameter [10:0] LEGUP_F_main_BB_sum_exit_173 = 11'd173;
parameter [10:0] LEGUP_F_main_BB_sum_exit_174 = 11'd174;
parameter [10:0] LEGUP_F_main_BB_sum_exit_175 = 11'd175;
parameter [10:0] LEGUP_F_main_BB_sum_exit_176 = 11'd176;
parameter [10:0] LEGUP_F_main_BB_sum_exit_177 = 11'd177;
parameter [10:0] LEGUP_F_main_BB_sum_exit_178 = 11'd178;
parameter [10:0] LEGUP_F_main_BB_sum_exit_179 = 11'd179;
parameter [10:0] LEGUP_F_main_BB_sum_exit_180 = 11'd180;
parameter [10:0] LEGUP_F_main_BB_sum_exit_181 = 11'd181;
parameter [10:0] LEGUP_F_main_BB_sum_exit_182 = 11'd182;
parameter [10:0] LEGUP_F_main_BB_sum_exit_183 = 11'd183;
parameter [10:0] LEGUP_F_main_BB_sum_exit_184 = 11'd184;
parameter [10:0] LEGUP_F_main_BB_sum_exit_185 = 11'd185;
parameter [10:0] LEGUP_F_main_BB_for_body_i19_186 = 11'd186;
parameter [10:0] LEGUP_F_main_BB_for_body_i19_187 = 11'd187;
parameter [10:0] LEGUP_F_main_BB_if_then_i20_188 = 11'd188;
parameter [10:0] LEGUP_F_main_BB_for_inc_i26_thread_189 = 11'd189;
parameter [10:0] LEGUP_F_main_BB_for_inc_i26_thread_190 = 11'd190;
parameter [10:0] LEGUP_F_main_BB_for_body_i19_backedge_191 = 11'd191;
parameter [10:0] LEGUP_F_main_BB_if_else7_i22_192 = 11'd192;
parameter [10:0] LEGUP_F_main_BB_for_inc_i26_193 = 11'd193;
parameter [10:0] LEGUP_F_main_BB_for_inc_i26_194 = 11'd194;
parameter [10:0] LEGUP_F_main_BB_sum_exit28_storemerge_195 = 11'd195;
parameter [10:0] LEGUP_F_main_BB_sum_exit28_storemerge_196 = 11'd196;
parameter [10:0] LEGUP_F_main_BB_sum_exit28_loopexit_197 = 11'd197;
parameter [10:0] LEGUP_F_main_BB_sum_exit28_198 = 11'd198;
parameter [10:0] LEGUP_F_main_BB_sum_exit28_199 = 11'd199;
parameter [10:0] LEGUP_F_main_BB_sum_exit28_200 = 11'd200;
parameter [10:0] LEGUP_F_main_BB_sw_bb110_201 = 11'd201;
parameter [10:0] LEGUP_F_main_BB_if_end_202 = 11'd202;
parameter [10:0] LEGUP_F_main_BB_if_end_203 = 11'd203;
parameter [10:0] LEGUP_F_main_BB_if_end_204 = 11'd204;
parameter [10:0] LEGUP_F_main_BB_sw_bb123_205 = 11'd205;
parameter [10:0] LEGUP_F_main_BB_if_end127_206 = 11'd206;
parameter [10:0] LEGUP_F_main_BB_if_end127_208 = 11'd208;
parameter [10:0] LEGUP_F_main_BB_if_end127_209 = 11'd209;
parameter [10:0] LEGUP_F_main_BB_if_end127_210 = 11'd210;
parameter [10:0] LEGUP_F_main_BB_if_end127_211 = 11'd211;
parameter [10:0] LEGUP_F_main_BB_if_end127_212 = 11'd212;
parameter [10:0] LEGUP_F_main_BB_if_end127_213 = 11'd213;
parameter [10:0] LEGUP_F_main_BB_if_end127_214 = 11'd214;
parameter [10:0] LEGUP_F_main_BB_if_end127_215 = 11'd215;
parameter [10:0] LEGUP_F_main_BB_if_end127_216 = 11'd216;
parameter [10:0] LEGUP_F_main_BB_if_end127_217 = 11'd217;
parameter [10:0] LEGUP_F_main_BB_if_end127_218 = 11'd218;
parameter [10:0] LEGUP_F_main_BB_if_end127_219 = 11'd219;
parameter [10:0] LEGUP_F_main_BB_if_end127_220 = 11'd220;
parameter [10:0] LEGUP_F_main_BB_if_end127_221 = 11'd221;
parameter [10:0] LEGUP_F_main_BB_if_end127_222 = 11'd222;
parameter [10:0] LEGUP_F_main_BB_if_end127_223 = 11'd223;
parameter [10:0] LEGUP_F_main_BB_if_end127_224 = 11'd224;
parameter [10:0] LEGUP_F_main_BB_if_end127_225 = 11'd225;
parameter [10:0] LEGUP_F_main_BB_if_end127_226 = 11'd226;
parameter [10:0] LEGUP_F_main_BB_if_end127_227 = 11'd227;
parameter [10:0] LEGUP_F_main_BB_if_end127_228 = 11'd228;
parameter [10:0] LEGUP_F_main_BB_if_end127_229 = 11'd229;
parameter [10:0] LEGUP_F_main_BB_if_end127_230 = 11'd230;
parameter [10:0] LEGUP_F_main_BB_if_end127_231 = 11'd231;
parameter [10:0] LEGUP_F_main_BB_if_end127_232 = 11'd232;
parameter [10:0] LEGUP_F_main_BB_if_end127_233 = 11'd233;
parameter [10:0] LEGUP_F_main_BB_if_end127_234 = 11'd234;
parameter [10:0] LEGUP_F_main_BB_if_end127_235 = 11'd235;
parameter [10:0] LEGUP_F_main_BB_if_end127_236 = 11'd236;
parameter [10:0] LEGUP_F_main_BB_if_end127_237 = 11'd237;
parameter [10:0] LEGUP_F_main_BB_if_end127_238 = 11'd238;
parameter [10:0] LEGUP_F_main_BB_if_end127_239 = 11'd239;
parameter [10:0] LEGUP_F_main_BB_if_end127_240 = 11'd240;
parameter [10:0] LEGUP_F_main_BB_if_end127_241 = 11'd241;
parameter [10:0] LEGUP_F_main_BB_if_end127_242 = 11'd242;
parameter [10:0] LEGUP_F_main_BB_if_end127_243 = 11'd243;
parameter [10:0] LEGUP_F_main_BB_if_end127_244 = 11'd244;
parameter [10:0] LEGUP_F_main_BB_if_end127_245 = 11'd245;
parameter [10:0] LEGUP_F_main_BB_if_end127_246 = 11'd246;
parameter [10:0] LEGUP_F_main_BB_if_end127_247 = 11'd247;
parameter [10:0] LEGUP_F_main_BB_if_end127_248 = 11'd248;
parameter [10:0] LEGUP_F_main_BB_if_end127_249 = 11'd249;
parameter [10:0] LEGUP_F_main_BB_if_end127_250 = 11'd250;
parameter [10:0] LEGUP_F_main_BB_if_end127_251 = 11'd251;
parameter [10:0] LEGUP_F_main_BB_if_end127_252 = 11'd252;
parameter [10:0] LEGUP_F_main_BB_if_end127_253 = 11'd253;
parameter [10:0] LEGUP_F_main_BB_if_end127_254 = 11'd254;
parameter [10:0] LEGUP_F_main_BB_if_end127_255 = 11'd255;
parameter [10:0] LEGUP_F_main_BB_if_end127_256 = 11'd256;
parameter [10:0] LEGUP_F_main_BB_if_end127_257 = 11'd257;
parameter [10:0] LEGUP_F_main_BB_if_end127_258 = 11'd258;
parameter [10:0] LEGUP_F_main_BB_if_end127_259 = 11'd259;
parameter [10:0] LEGUP_F_main_BB_if_end127_260 = 11'd260;
parameter [10:0] LEGUP_F_main_BB_if_end127_261 = 11'd261;
parameter [10:0] LEGUP_F_main_BB_if_end127_262 = 11'd262;
parameter [10:0] LEGUP_F_main_BB_if_end127_263 = 11'd263;
parameter [10:0] LEGUP_F_main_BB_if_end127_264 = 11'd264;
parameter [10:0] LEGUP_F_main_BB_if_end127_265 = 11'd265;
parameter [10:0] LEGUP_F_main_BB_if_end127_266 = 11'd266;
parameter [10:0] LEGUP_F_main_BB_if_end127_267 = 11'd267;
parameter [10:0] LEGUP_F_main_BB_if_end127_268 = 11'd268;
parameter [10:0] LEGUP_F_main_BB_if_end127_269 = 11'd269;
parameter [10:0] LEGUP_F_main_BB_if_end127_270 = 11'd270;
parameter [10:0] LEGUP_F_main_BB_if_end127_271 = 11'd271;
parameter [10:0] LEGUP_F_main_BB_if_end127_272 = 11'd272;
parameter [10:0] LEGUP_F_main_BB_for_body_i47_273 = 11'd273;
parameter [10:0] LEGUP_F_main_BB_for_body_i47_274 = 11'd274;
parameter [10:0] LEGUP_F_main_BB_if_then_i48_275 = 11'd275;
parameter [10:0] LEGUP_F_main_BB_for_inc_i54_thread_276 = 11'd276;
parameter [10:0] LEGUP_F_main_BB_for_inc_i54_thread_277 = 11'd277;
parameter [10:0] LEGUP_F_main_BB_for_body_i47_backedge_278 = 11'd278;
parameter [10:0] LEGUP_F_main_BB_if_else7_i50_279 = 11'd279;
parameter [10:0] LEGUP_F_main_BB_for_inc_i54_280 = 11'd280;
parameter [10:0] LEGUP_F_main_BB_for_inc_i54_281 = 11'd281;
parameter [10:0] LEGUP_F_main_BB_sum_exit56_storemerge_282 = 11'd282;
parameter [10:0] LEGUP_F_main_BB_sum_exit56_storemerge_283 = 11'd283;
parameter [10:0] LEGUP_F_main_BB_sum_exit56_loopexit_284 = 11'd284;
parameter [10:0] LEGUP_F_main_BB_sum_exit56_285 = 11'd285;
parameter [10:0] LEGUP_F_main_BB_if_then136_286 = 11'd286;
parameter [10:0] LEGUP_F_main_BB_if_then139_287 = 11'd287;
parameter [10:0] LEGUP_F_main_BB_if_then139_289 = 11'd289;
parameter [10:0] LEGUP_F_main_BB_if_then139_290 = 11'd290;
parameter [10:0] LEGUP_F_main_BB_if_then139_291 = 11'd291;
parameter [10:0] LEGUP_F_main_BB_if_then139_292 = 11'd292;
parameter [10:0] LEGUP_F_main_BB_if_then139_293 = 11'd293;
parameter [10:0] LEGUP_F_main_BB_if_then139_294 = 11'd294;
parameter [10:0] LEGUP_F_main_BB_if_then139_295 = 11'd295;
parameter [10:0] LEGUP_F_main_BB_if_then139_296 = 11'd296;
parameter [10:0] LEGUP_F_main_BB_if_then139_297 = 11'd297;
parameter [10:0] LEGUP_F_main_BB_if_then139_298 = 11'd298;
parameter [10:0] LEGUP_F_main_BB_if_then139_299 = 11'd299;
parameter [10:0] LEGUP_F_main_BB_if_then139_300 = 11'd300;
parameter [10:0] LEGUP_F_main_BB_if_then139_301 = 11'd301;
parameter [10:0] LEGUP_F_main_BB_if_then139_302 = 11'd302;
parameter [10:0] LEGUP_F_main_BB_if_then139_303 = 11'd303;
parameter [10:0] LEGUP_F_main_BB_if_then139_304 = 11'd304;
parameter [10:0] LEGUP_F_main_BB_if_then139_305 = 11'd305;
parameter [10:0] LEGUP_F_main_BB_if_then139_306 = 11'd306;
parameter [10:0] LEGUP_F_main_BB_if_then139_307 = 11'd307;
parameter [10:0] LEGUP_F_main_BB_if_then139_308 = 11'd308;
parameter [10:0] LEGUP_F_main_BB_if_then139_309 = 11'd309;
parameter [10:0] LEGUP_F_main_BB_if_then139_310 = 11'd310;
parameter [10:0] LEGUP_F_main_BB_if_then139_311 = 11'd311;
parameter [10:0] LEGUP_F_main_BB_if_then139_312 = 11'd312;
parameter [10:0] LEGUP_F_main_BB_if_then139_313 = 11'd313;
parameter [10:0] LEGUP_F_main_BB_if_then139_314 = 11'd314;
parameter [10:0] LEGUP_F_main_BB_if_then139_315 = 11'd315;
parameter [10:0] LEGUP_F_main_BB_if_then139_316 = 11'd316;
parameter [10:0] LEGUP_F_main_BB_if_then139_317 = 11'd317;
parameter [10:0] LEGUP_F_main_BB_if_then139_318 = 11'd318;
parameter [10:0] LEGUP_F_main_BB_if_then139_319 = 11'd319;
parameter [10:0] LEGUP_F_main_BB_if_then139_320 = 11'd320;
parameter [10:0] LEGUP_F_main_BB_if_then139_321 = 11'd321;
parameter [10:0] LEGUP_F_main_BB_if_then139_322 = 11'd322;
parameter [10:0] LEGUP_F_main_BB_if_then139_323 = 11'd323;
parameter [10:0] LEGUP_F_main_BB_if_then139_324 = 11'd324;
parameter [10:0] LEGUP_F_main_BB_if_then139_325 = 11'd325;
parameter [10:0] LEGUP_F_main_BB_if_then139_326 = 11'd326;
parameter [10:0] LEGUP_F_main_BB_if_then139_327 = 11'd327;
parameter [10:0] LEGUP_F_main_BB_if_then139_328 = 11'd328;
parameter [10:0] LEGUP_F_main_BB_if_then139_329 = 11'd329;
parameter [10:0] LEGUP_F_main_BB_if_then139_330 = 11'd330;
parameter [10:0] LEGUP_F_main_BB_if_then139_331 = 11'd331;
parameter [10:0] LEGUP_F_main_BB_if_then139_332 = 11'd332;
parameter [10:0] LEGUP_F_main_BB_if_then139_333 = 11'd333;
parameter [10:0] LEGUP_F_main_BB_if_then139_334 = 11'd334;
parameter [10:0] LEGUP_F_main_BB_if_then139_335 = 11'd335;
parameter [10:0] LEGUP_F_main_BB_if_then139_336 = 11'd336;
parameter [10:0] LEGUP_F_main_BB_if_then139_337 = 11'd337;
parameter [10:0] LEGUP_F_main_BB_if_then139_338 = 11'd338;
parameter [10:0] LEGUP_F_main_BB_if_then139_339 = 11'd339;
parameter [10:0] LEGUP_F_main_BB_if_then139_340 = 11'd340;
parameter [10:0] LEGUP_F_main_BB_if_then139_341 = 11'd341;
parameter [10:0] LEGUP_F_main_BB_if_then139_342 = 11'd342;
parameter [10:0] LEGUP_F_main_BB_if_then139_343 = 11'd343;
parameter [10:0] LEGUP_F_main_BB_if_then139_344 = 11'd344;
parameter [10:0] LEGUP_F_main_BB_if_then139_345 = 11'd345;
parameter [10:0] LEGUP_F_main_BB_if_then139_346 = 11'd346;
parameter [10:0] LEGUP_F_main_BB_if_then139_347 = 11'd347;
parameter [10:0] LEGUP_F_main_BB_if_then139_348 = 11'd348;
parameter [10:0] LEGUP_F_main_BB_if_then139_349 = 11'd349;
parameter [10:0] LEGUP_F_main_BB_if_then139_350 = 11'd350;
parameter [10:0] LEGUP_F_main_BB_if_then139_351 = 11'd351;
parameter [10:0] LEGUP_F_main_BB_if_then139_352 = 11'd352;
parameter [10:0] LEGUP_F_main_BB_if_then139_353 = 11'd353;
parameter [10:0] LEGUP_F_main_BB_for_body_i89_354 = 11'd354;
parameter [10:0] LEGUP_F_main_BB_for_body_i89_355 = 11'd355;
parameter [10:0] LEGUP_F_main_BB_if_then_i90_356 = 11'd356;
parameter [10:0] LEGUP_F_main_BB_for_inc_i96_thread_357 = 11'd357;
parameter [10:0] LEGUP_F_main_BB_for_inc_i96_thread_358 = 11'd358;
parameter [10:0] LEGUP_F_main_BB_for_body_i89_backedge_359 = 11'd359;
parameter [10:0] LEGUP_F_main_BB_if_else7_i92_360 = 11'd360;
parameter [10:0] LEGUP_F_main_BB_for_inc_i96_361 = 11'd361;
parameter [10:0] LEGUP_F_main_BB_for_inc_i96_362 = 11'd362;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_storemerge_363 = 11'd363;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_storemerge_364 = 11'd364;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_loopexit_365 = 11'd365;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_366 = 11'd366;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_368 = 11'd368;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_369 = 11'd369;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_370 = 11'd370;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_371 = 11'd371;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_372 = 11'd372;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_373 = 11'd373;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_374 = 11'd374;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_375 = 11'd375;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_376 = 11'd376;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_377 = 11'd377;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_378 = 11'd378;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_379 = 11'd379;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_380 = 11'd380;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_381 = 11'd381;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_382 = 11'd382;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_383 = 11'd383;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_384 = 11'd384;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_385 = 11'd385;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_386 = 11'd386;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_387 = 11'd387;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_388 = 11'd388;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_389 = 11'd389;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_390 = 11'd390;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_391 = 11'd391;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_392 = 11'd392;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_393 = 11'd393;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_394 = 11'd394;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_395 = 11'd395;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_396 = 11'd396;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_397 = 11'd397;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_398 = 11'd398;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_399 = 11'd399;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_400 = 11'd400;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_401 = 11'd401;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_402 = 11'd402;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_403 = 11'd403;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_404 = 11'd404;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_405 = 11'd405;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_406 = 11'd406;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_407 = 11'd407;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_408 = 11'd408;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_409 = 11'd409;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_410 = 11'd410;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_411 = 11'd411;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_412 = 11'd412;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_413 = 11'd413;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_414 = 11'd414;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_415 = 11'd415;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_416 = 11'd416;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_417 = 11'd417;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_418 = 11'd418;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_419 = 11'd419;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_420 = 11'd420;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_421 = 11'd421;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_422 = 11'd422;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_423 = 11'd423;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_424 = 11'd424;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_425 = 11'd425;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_426 = 11'd426;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_427 = 11'd427;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_428 = 11'd428;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_429 = 11'd429;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_430 = 11'd430;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_431 = 11'd431;
parameter [10:0] LEGUP_F_main_BB_sum_exit98_432 = 11'd432;
parameter [10:0] LEGUP_F_main_BB_for_body_i117_433 = 11'd433;
parameter [10:0] LEGUP_F_main_BB_for_body_i117_434 = 11'd434;
parameter [10:0] LEGUP_F_main_BB_if_then_i118_435 = 11'd435;
parameter [10:0] LEGUP_F_main_BB_for_inc_i124_thread_436 = 11'd436;
parameter [10:0] LEGUP_F_main_BB_for_inc_i124_thread_437 = 11'd437;
parameter [10:0] LEGUP_F_main_BB_for_body_i117_backedge_438 = 11'd438;
parameter [10:0] LEGUP_F_main_BB_if_else7_i120_439 = 11'd439;
parameter [10:0] LEGUP_F_main_BB_for_inc_i124_440 = 11'd440;
parameter [10:0] LEGUP_F_main_BB_for_inc_i124_441 = 11'd441;
parameter [10:0] LEGUP_F_main_BB_if_else153_442 = 11'd442;
parameter [10:0] LEGUP_F_main_BB_if_then156_443 = 11'd443;
parameter [10:0] LEGUP_F_main_BB_if_then156_445 = 11'd445;
parameter [10:0] LEGUP_F_main_BB_if_then156_446 = 11'd446;
parameter [10:0] LEGUP_F_main_BB_if_then156_447 = 11'd447;
parameter [10:0] LEGUP_F_main_BB_if_then156_448 = 11'd448;
parameter [10:0] LEGUP_F_main_BB_if_then156_449 = 11'd449;
parameter [10:0] LEGUP_F_main_BB_if_then156_450 = 11'd450;
parameter [10:0] LEGUP_F_main_BB_if_then156_451 = 11'd451;
parameter [10:0] LEGUP_F_main_BB_if_then156_452 = 11'd452;
parameter [10:0] LEGUP_F_main_BB_if_then156_453 = 11'd453;
parameter [10:0] LEGUP_F_main_BB_if_then156_454 = 11'd454;
parameter [10:0] LEGUP_F_main_BB_if_then156_455 = 11'd455;
parameter [10:0] LEGUP_F_main_BB_if_then156_456 = 11'd456;
parameter [10:0] LEGUP_F_main_BB_if_then156_457 = 11'd457;
parameter [10:0] LEGUP_F_main_BB_if_then156_458 = 11'd458;
parameter [10:0] LEGUP_F_main_BB_if_then156_459 = 11'd459;
parameter [10:0] LEGUP_F_main_BB_if_then156_460 = 11'd460;
parameter [10:0] LEGUP_F_main_BB_if_then156_461 = 11'd461;
parameter [10:0] LEGUP_F_main_BB_if_then156_462 = 11'd462;
parameter [10:0] LEGUP_F_main_BB_if_then156_463 = 11'd463;
parameter [10:0] LEGUP_F_main_BB_if_then156_464 = 11'd464;
parameter [10:0] LEGUP_F_main_BB_if_then156_465 = 11'd465;
parameter [10:0] LEGUP_F_main_BB_if_then156_466 = 11'd466;
parameter [10:0] LEGUP_F_main_BB_if_then156_467 = 11'd467;
parameter [10:0] LEGUP_F_main_BB_if_then156_468 = 11'd468;
parameter [10:0] LEGUP_F_main_BB_if_then156_469 = 11'd469;
parameter [10:0] LEGUP_F_main_BB_if_then156_470 = 11'd470;
parameter [10:0] LEGUP_F_main_BB_if_then156_471 = 11'd471;
parameter [10:0] LEGUP_F_main_BB_if_then156_472 = 11'd472;
parameter [10:0] LEGUP_F_main_BB_if_then156_473 = 11'd473;
parameter [10:0] LEGUP_F_main_BB_if_then156_474 = 11'd474;
parameter [10:0] LEGUP_F_main_BB_if_then156_475 = 11'd475;
parameter [10:0] LEGUP_F_main_BB_if_then156_476 = 11'd476;
parameter [10:0] LEGUP_F_main_BB_if_then156_477 = 11'd477;
parameter [10:0] LEGUP_F_main_BB_if_then156_478 = 11'd478;
parameter [10:0] LEGUP_F_main_BB_if_then156_479 = 11'd479;
parameter [10:0] LEGUP_F_main_BB_if_then156_480 = 11'd480;
parameter [10:0] LEGUP_F_main_BB_if_then156_481 = 11'd481;
parameter [10:0] LEGUP_F_main_BB_if_then156_482 = 11'd482;
parameter [10:0] LEGUP_F_main_BB_if_then156_483 = 11'd483;
parameter [10:0] LEGUP_F_main_BB_if_then156_484 = 11'd484;
parameter [10:0] LEGUP_F_main_BB_if_then156_485 = 11'd485;
parameter [10:0] LEGUP_F_main_BB_if_then156_486 = 11'd486;
parameter [10:0] LEGUP_F_main_BB_if_then156_487 = 11'd487;
parameter [10:0] LEGUP_F_main_BB_if_then156_488 = 11'd488;
parameter [10:0] LEGUP_F_main_BB_if_then156_489 = 11'd489;
parameter [10:0] LEGUP_F_main_BB_if_then156_490 = 11'd490;
parameter [10:0] LEGUP_F_main_BB_if_then156_491 = 11'd491;
parameter [10:0] LEGUP_F_main_BB_if_then156_492 = 11'd492;
parameter [10:0] LEGUP_F_main_BB_if_then156_493 = 11'd493;
parameter [10:0] LEGUP_F_main_BB_if_then156_494 = 11'd494;
parameter [10:0] LEGUP_F_main_BB_if_then156_495 = 11'd495;
parameter [10:0] LEGUP_F_main_BB_if_then156_496 = 11'd496;
parameter [10:0] LEGUP_F_main_BB_if_then156_497 = 11'd497;
parameter [10:0] LEGUP_F_main_BB_if_then156_498 = 11'd498;
parameter [10:0] LEGUP_F_main_BB_if_then156_499 = 11'd499;
parameter [10:0] LEGUP_F_main_BB_if_then156_500 = 11'd500;
parameter [10:0] LEGUP_F_main_BB_if_then156_501 = 11'd501;
parameter [10:0] LEGUP_F_main_BB_if_then156_502 = 11'd502;
parameter [10:0] LEGUP_F_main_BB_if_then156_503 = 11'd503;
parameter [10:0] LEGUP_F_main_BB_if_then156_504 = 11'd504;
parameter [10:0] LEGUP_F_main_BB_if_then156_505 = 11'd505;
parameter [10:0] LEGUP_F_main_BB_if_then156_506 = 11'd506;
parameter [10:0] LEGUP_F_main_BB_if_then156_507 = 11'd507;
parameter [10:0] LEGUP_F_main_BB_if_then156_508 = 11'd508;
parameter [10:0] LEGUP_F_main_BB_if_then156_509 = 11'd509;
parameter [10:0] LEGUP_F_main_BB_for_body_i145_510 = 11'd510;
parameter [10:0] LEGUP_F_main_BB_for_body_i145_511 = 11'd511;
parameter [10:0] LEGUP_F_main_BB_if_then_i146_512 = 11'd512;
parameter [10:0] LEGUP_F_main_BB_for_inc_i152_thread_513 = 11'd513;
parameter [10:0] LEGUP_F_main_BB_for_inc_i152_thread_514 = 11'd514;
parameter [10:0] LEGUP_F_main_BB_for_body_i145_backedge_515 = 11'd515;
parameter [10:0] LEGUP_F_main_BB_if_else7_i148_516 = 11'd516;
parameter [10:0] LEGUP_F_main_BB_for_inc_i152_517 = 11'd517;
parameter [10:0] LEGUP_F_main_BB_for_inc_i152_518 = 11'd518;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_storemerge_519 = 11'd519;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_storemerge_520 = 11'd520;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_loopexit_521 = 11'd521;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_522 = 11'd522;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_524 = 11'd524;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_525 = 11'd525;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_526 = 11'd526;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_527 = 11'd527;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_528 = 11'd528;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_529 = 11'd529;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_530 = 11'd530;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_531 = 11'd531;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_532 = 11'd532;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_533 = 11'd533;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_534 = 11'd534;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_535 = 11'd535;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_536 = 11'd536;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_537 = 11'd537;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_538 = 11'd538;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_539 = 11'd539;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_540 = 11'd540;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_541 = 11'd541;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_542 = 11'd542;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_543 = 11'd543;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_544 = 11'd544;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_545 = 11'd545;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_546 = 11'd546;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_547 = 11'd547;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_548 = 11'd548;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_549 = 11'd549;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_550 = 11'd550;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_551 = 11'd551;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_552 = 11'd552;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_553 = 11'd553;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_554 = 11'd554;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_555 = 11'd555;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_556 = 11'd556;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_557 = 11'd557;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_558 = 11'd558;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_559 = 11'd559;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_560 = 11'd560;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_561 = 11'd561;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_562 = 11'd562;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_563 = 11'd563;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_564 = 11'd564;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_565 = 11'd565;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_566 = 11'd566;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_567 = 11'd567;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_568 = 11'd568;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_569 = 11'd569;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_570 = 11'd570;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_571 = 11'd571;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_572 = 11'd572;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_573 = 11'd573;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_574 = 11'd574;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_575 = 11'd575;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_576 = 11'd576;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_577 = 11'd577;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_578 = 11'd578;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_579 = 11'd579;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_580 = 11'd580;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_581 = 11'd581;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_582 = 11'd582;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_583 = 11'd583;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_584 = 11'd584;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_585 = 11'd585;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_586 = 11'd586;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_587 = 11'd587;
parameter [10:0] LEGUP_F_main_BB_sum_exit154_588 = 11'd588;
parameter [10:0] LEGUP_F_main_BB_for_body_i131_589 = 11'd589;
parameter [10:0] LEGUP_F_main_BB_for_body_i131_590 = 11'd590;
parameter [10:0] LEGUP_F_main_BB_if_then_i132_591 = 11'd591;
parameter [10:0] LEGUP_F_main_BB_for_inc_i138_thread_592 = 11'd592;
parameter [10:0] LEGUP_F_main_BB_for_inc_i138_thread_593 = 11'd593;
parameter [10:0] LEGUP_F_main_BB_for_body_i131_backedge_594 = 11'd594;
parameter [10:0] LEGUP_F_main_BB_if_else7_i134_595 = 11'd595;
parameter [10:0] LEGUP_F_main_BB_for_inc_i138_596 = 11'd596;
parameter [10:0] LEGUP_F_main_BB_for_inc_i138_597 = 11'd597;
parameter [10:0] LEGUP_F_main_BB_if_else171_598 = 11'd598;
parameter [10:0] LEGUP_F_main_BB_if_else171_600 = 11'd600;
parameter [10:0] LEGUP_F_main_BB_if_else171_601 = 11'd601;
parameter [10:0] LEGUP_F_main_BB_if_else171_602 = 11'd602;
parameter [10:0] LEGUP_F_main_BB_if_else171_603 = 11'd603;
parameter [10:0] LEGUP_F_main_BB_if_else171_604 = 11'd604;
parameter [10:0] LEGUP_F_main_BB_if_else171_605 = 11'd605;
parameter [10:0] LEGUP_F_main_BB_if_else171_606 = 11'd606;
parameter [10:0] LEGUP_F_main_BB_if_else171_607 = 11'd607;
parameter [10:0] LEGUP_F_main_BB_if_else171_608 = 11'd608;
parameter [10:0] LEGUP_F_main_BB_if_else171_609 = 11'd609;
parameter [10:0] LEGUP_F_main_BB_if_else171_610 = 11'd610;
parameter [10:0] LEGUP_F_main_BB_if_else171_611 = 11'd611;
parameter [10:0] LEGUP_F_main_BB_if_else171_612 = 11'd612;
parameter [10:0] LEGUP_F_main_BB_if_else171_613 = 11'd613;
parameter [10:0] LEGUP_F_main_BB_if_else171_614 = 11'd614;
parameter [10:0] LEGUP_F_main_BB_if_else171_615 = 11'd615;
parameter [10:0] LEGUP_F_main_BB_if_else171_616 = 11'd616;
parameter [10:0] LEGUP_F_main_BB_if_else171_617 = 11'd617;
parameter [10:0] LEGUP_F_main_BB_if_else171_618 = 11'd618;
parameter [10:0] LEGUP_F_main_BB_if_else171_619 = 11'd619;
parameter [10:0] LEGUP_F_main_BB_if_else171_620 = 11'd620;
parameter [10:0] LEGUP_F_main_BB_if_else171_621 = 11'd621;
parameter [10:0] LEGUP_F_main_BB_if_else171_622 = 11'd622;
parameter [10:0] LEGUP_F_main_BB_if_else171_623 = 11'd623;
parameter [10:0] LEGUP_F_main_BB_if_else171_624 = 11'd624;
parameter [10:0] LEGUP_F_main_BB_if_else171_625 = 11'd625;
parameter [10:0] LEGUP_F_main_BB_if_else171_626 = 11'd626;
parameter [10:0] LEGUP_F_main_BB_if_else171_627 = 11'd627;
parameter [10:0] LEGUP_F_main_BB_if_else171_628 = 11'd628;
parameter [10:0] LEGUP_F_main_BB_if_else171_629 = 11'd629;
parameter [10:0] LEGUP_F_main_BB_if_else171_630 = 11'd630;
parameter [10:0] LEGUP_F_main_BB_if_else171_631 = 11'd631;
parameter [10:0] LEGUP_F_main_BB_if_else171_632 = 11'd632;
parameter [10:0] LEGUP_F_main_BB_if_else171_633 = 11'd633;
parameter [10:0] LEGUP_F_main_BB_if_else171_634 = 11'd634;
parameter [10:0] LEGUP_F_main_BB_if_else171_635 = 11'd635;
parameter [10:0] LEGUP_F_main_BB_if_else171_636 = 11'd636;
parameter [10:0] LEGUP_F_main_BB_if_else171_637 = 11'd637;
parameter [10:0] LEGUP_F_main_BB_if_else171_638 = 11'd638;
parameter [10:0] LEGUP_F_main_BB_if_else171_639 = 11'd639;
parameter [10:0] LEGUP_F_main_BB_if_else171_640 = 11'd640;
parameter [10:0] LEGUP_F_main_BB_if_else171_641 = 11'd641;
parameter [10:0] LEGUP_F_main_BB_if_else171_642 = 11'd642;
parameter [10:0] LEGUP_F_main_BB_if_else171_643 = 11'd643;
parameter [10:0] LEGUP_F_main_BB_if_else171_644 = 11'd644;
parameter [10:0] LEGUP_F_main_BB_if_else171_645 = 11'd645;
parameter [10:0] LEGUP_F_main_BB_if_else171_646 = 11'd646;
parameter [10:0] LEGUP_F_main_BB_if_else171_647 = 11'd647;
parameter [10:0] LEGUP_F_main_BB_if_else171_648 = 11'd648;
parameter [10:0] LEGUP_F_main_BB_if_else171_649 = 11'd649;
parameter [10:0] LEGUP_F_main_BB_if_else171_650 = 11'd650;
parameter [10:0] LEGUP_F_main_BB_if_else171_651 = 11'd651;
parameter [10:0] LEGUP_F_main_BB_if_else171_652 = 11'd652;
parameter [10:0] LEGUP_F_main_BB_if_else171_653 = 11'd653;
parameter [10:0] LEGUP_F_main_BB_if_else171_654 = 11'd654;
parameter [10:0] LEGUP_F_main_BB_if_else171_655 = 11'd655;
parameter [10:0] LEGUP_F_main_BB_if_else171_656 = 11'd656;
parameter [10:0] LEGUP_F_main_BB_if_else171_657 = 11'd657;
parameter [10:0] LEGUP_F_main_BB_if_else171_658 = 11'd658;
parameter [10:0] LEGUP_F_main_BB_if_else171_659 = 11'd659;
parameter [10:0] LEGUP_F_main_BB_if_else171_660 = 11'd660;
parameter [10:0] LEGUP_F_main_BB_if_else171_661 = 11'd661;
parameter [10:0] LEGUP_F_main_BB_if_else171_662 = 11'd662;
parameter [10:0] LEGUP_F_main_BB_if_else171_663 = 11'd663;
parameter [10:0] LEGUP_F_main_BB_if_else171_664 = 11'd664;
parameter [10:0] LEGUP_F_main_BB_if_then174_665 = 11'd665;
parameter [10:0] LEGUP_F_main_BB_if_then174_666 = 11'd666;
parameter [10:0] LEGUP_F_main_BB_if_then174_667 = 11'd667;
parameter [10:0] LEGUP_F_main_BB_for_body_i103_668 = 11'd668;
parameter [10:0] LEGUP_F_main_BB_for_body_i103_669 = 11'd669;
parameter [10:0] LEGUP_F_main_BB_if_then_i104_670 = 11'd670;
parameter [10:0] LEGUP_F_main_BB_for_inc_i110_thread_671 = 11'd671;
parameter [10:0] LEGUP_F_main_BB_for_inc_i110_thread_672 = 11'd672;
parameter [10:0] LEGUP_F_main_BB_for_body_i103_backedge_673 = 11'd673;
parameter [10:0] LEGUP_F_main_BB_if_else7_i106_674 = 11'd674;
parameter [10:0] LEGUP_F_main_BB_for_inc_i110_675 = 11'd675;
parameter [10:0] LEGUP_F_main_BB_for_inc_i110_676 = 11'd676;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_storemerge_677 = 11'd677;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_storemerge_678 = 11'd678;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_loopexit_679 = 11'd679;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_680 = 11'd680;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_682 = 11'd682;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_683 = 11'd683;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_684 = 11'd684;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_685 = 11'd685;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_686 = 11'd686;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_687 = 11'd687;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_688 = 11'd688;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_689 = 11'd689;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_690 = 11'd690;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_691 = 11'd691;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_692 = 11'd692;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_693 = 11'd693;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_694 = 11'd694;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_695 = 11'd695;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_696 = 11'd696;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_697 = 11'd697;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_698 = 11'd698;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_699 = 11'd699;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_700 = 11'd700;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_701 = 11'd701;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_702 = 11'd702;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_703 = 11'd703;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_704 = 11'd704;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_705 = 11'd705;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_706 = 11'd706;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_707 = 11'd707;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_708 = 11'd708;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_709 = 11'd709;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_710 = 11'd710;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_711 = 11'd711;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_712 = 11'd712;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_713 = 11'd713;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_714 = 11'd714;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_715 = 11'd715;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_716 = 11'd716;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_717 = 11'd717;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_718 = 11'd718;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_719 = 11'd719;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_720 = 11'd720;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_721 = 11'd721;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_722 = 11'd722;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_723 = 11'd723;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_724 = 11'd724;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_725 = 11'd725;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_726 = 11'd726;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_727 = 11'd727;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_728 = 11'd728;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_729 = 11'd729;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_730 = 11'd730;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_731 = 11'd731;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_732 = 11'd732;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_733 = 11'd733;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_734 = 11'd734;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_735 = 11'd735;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_736 = 11'd736;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_737 = 11'd737;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_738 = 11'd738;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_739 = 11'd739;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_740 = 11'd740;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_741 = 11'd741;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_742 = 11'd742;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_743 = 11'd743;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_744 = 11'd744;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_745 = 11'd745;
parameter [10:0] LEGUP_F_main_BB_sum_exit112_746 = 11'd746;
parameter [10:0] LEGUP_F_main_BB_for_body_i75_747 = 11'd747;
parameter [10:0] LEGUP_F_main_BB_for_body_i75_748 = 11'd748;
parameter [10:0] LEGUP_F_main_BB_if_then_i76_749 = 11'd749;
parameter [10:0] LEGUP_F_main_BB_for_inc_i82_thread_750 = 11'd750;
parameter [10:0] LEGUP_F_main_BB_for_inc_i82_thread_751 = 11'd751;
parameter [10:0] LEGUP_F_main_BB_for_body_i75_backedge_752 = 11'd752;
parameter [10:0] LEGUP_F_main_BB_if_else7_i78_753 = 11'd753;
parameter [10:0] LEGUP_F_main_BB_for_inc_i82_754 = 11'd754;
parameter [10:0] LEGUP_F_main_BB_for_inc_i82_755 = 11'd755;
parameter [10:0] LEGUP_F_main_BB_if_else189_756 = 11'd756;
parameter [10:0] LEGUP_F_main_BB_if_else189_757 = 11'd757;
parameter [10:0] LEGUP_F_main_BB_if_else189_758 = 11'd758;
parameter [10:0] LEGUP_F_main_BB_for_body_i61_759 = 11'd759;
parameter [10:0] LEGUP_F_main_BB_for_body_i61_760 = 11'd760;
parameter [10:0] LEGUP_F_main_BB_if_then_i62_761 = 11'd761;
parameter [10:0] LEGUP_F_main_BB_for_inc_i68_thread_762 = 11'd762;
parameter [10:0] LEGUP_F_main_BB_for_inc_i68_thread_763 = 11'd763;
parameter [10:0] LEGUP_F_main_BB_for_body_i61_backedge_764 = 11'd764;
parameter [10:0] LEGUP_F_main_BB_if_else7_i64_765 = 11'd765;
parameter [10:0] LEGUP_F_main_BB_for_inc_i68_766 = 11'd766;
parameter [10:0] LEGUP_F_main_BB_for_inc_i68_767 = 11'd767;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_storemerge_768 = 11'd768;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_storemerge_769 = 11'd769;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_loopexit_770 = 11'd770;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_771 = 11'd771;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_773 = 11'd773;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_774 = 11'd774;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_775 = 11'd775;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_776 = 11'd776;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_777 = 11'd777;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_778 = 11'd778;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_779 = 11'd779;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_780 = 11'd780;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_781 = 11'd781;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_782 = 11'd782;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_783 = 11'd783;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_784 = 11'd784;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_785 = 11'd785;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_786 = 11'd786;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_787 = 11'd787;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_788 = 11'd788;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_789 = 11'd789;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_790 = 11'd790;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_791 = 11'd791;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_792 = 11'd792;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_793 = 11'd793;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_794 = 11'd794;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_795 = 11'd795;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_796 = 11'd796;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_797 = 11'd797;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_798 = 11'd798;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_799 = 11'd799;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_800 = 11'd800;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_801 = 11'd801;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_802 = 11'd802;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_803 = 11'd803;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_804 = 11'd804;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_805 = 11'd805;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_806 = 11'd806;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_807 = 11'd807;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_808 = 11'd808;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_809 = 11'd809;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_810 = 11'd810;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_811 = 11'd811;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_812 = 11'd812;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_813 = 11'd813;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_814 = 11'd814;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_815 = 11'd815;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_816 = 11'd816;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_817 = 11'd817;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_818 = 11'd818;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_819 = 11'd819;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_820 = 11'd820;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_821 = 11'd821;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_822 = 11'd822;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_823 = 11'd823;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_824 = 11'd824;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_825 = 11'd825;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_826 = 11'd826;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_827 = 11'd827;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_828 = 11'd828;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_829 = 11'd829;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_830 = 11'd830;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_831 = 11'd831;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_832 = 11'd832;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_833 = 11'd833;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_834 = 11'd834;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_835 = 11'd835;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_836 = 11'd836;
parameter [10:0] LEGUP_F_main_BB_sum_exit70_837 = 11'd837;
parameter [10:0] LEGUP_F_main_BB_for_body_i33_838 = 11'd838;
parameter [10:0] LEGUP_F_main_BB_for_body_i33_839 = 11'd839;
parameter [10:0] LEGUP_F_main_BB_if_then_i34_840 = 11'd840;
parameter [10:0] LEGUP_F_main_BB_for_inc_i40_thread_841 = 11'd841;
parameter [10:0] LEGUP_F_main_BB_for_inc_i40_thread_842 = 11'd842;
parameter [10:0] LEGUP_F_main_BB_for_body_i33_backedge_843 = 11'd843;
parameter [10:0] LEGUP_F_main_BB_if_else7_i36_844 = 11'd844;
parameter [10:0] LEGUP_F_main_BB_for_inc_i40_845 = 11'd845;
parameter [10:0] LEGUP_F_main_BB_for_inc_i40_846 = 11'd846;
parameter [10:0] LEGUP_F_main_BB_if_else207_847 = 11'd847;
parameter [10:0] LEGUP_F_main_BB_if_then210_848 = 11'd848;
parameter [10:0] LEGUP_F_main_BB_if_then210_849 = 11'd849;
parameter [10:0] LEGUP_F_main_BB_if_then210_850 = 11'd850;
parameter [10:0] LEGUP_F_main_BB_NodeBlock16_851 = 11'd851;
parameter [10:0] LEGUP_F_main_BB_LeafBlock14_852 = 11'd852;
parameter [10:0] LEGUP_F_main_BB_LeafBlock12_853 = 11'd853;
parameter [10:0] LEGUP_F_main_BB_if_then218_854 = 11'd854;
parameter [10:0] LEGUP_F_main_BB_if_then218_855 = 11'd855;
parameter [10:0] LEGUP_F_main_BB_if_then218_856 = 11'd856;
parameter [10:0] LEGUP_F_main_BB_if_then226_857 = 11'd857;
parameter [10:0] LEGUP_F_main_BB_if_then226_858 = 11'd858;
parameter [10:0] LEGUP_F_main_BB_if_then226_859 = 11'd859;
parameter [10:0] LEGUP_F_main_BB_if_else231_860 = 11'd860;
parameter [10:0] LEGUP_F_main_BB_if_else231_861 = 11'd861;
parameter [10:0] LEGUP_F_main_BB_if_else231_862 = 11'd862;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge_863 = 11'd863;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge_864 = 11'd864;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge17_865 = 11'd865;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge17_866 = 11'd866;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge18_867 = 11'd867;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge18_868 = 11'd868;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge19_869 = 11'd869;
parameter [10:0] LEGUP_F_main_BB_if_end239_storemerge19_870 = 11'd870;
parameter [10:0] LEGUP_F_main_BB_if_end239_loopexit_871 = 11'd871;
parameter [10:0] LEGUP_F_main_BB_if_end239_loopexit1_872 = 11'd872;
parameter [10:0] LEGUP_F_main_BB_if_end239_loopexit2_873 = 11'd873;
parameter [10:0] LEGUP_F_main_BB_if_end239_loopexit3_874 = 11'd874;
parameter [10:0] LEGUP_F_main_BB_if_end239_875 = 11'd875;
parameter [10:0] LEGUP_F_main_BB_if_end239_876 = 11'd876;
parameter [10:0] LEGUP_F_main_BB_if_end239_877 = 11'd877;
parameter [10:0] LEGUP_F_main_BB_if_then260_878 = 11'd878;
parameter [10:0] LEGUP_F_main_BB_if_then260_879 = 11'd879;
parameter [10:0] LEGUP_F_main_BB_if_else268_880 = 11'd880;
parameter [10:0] LEGUP_F_main_BB_if_then271_881 = 11'd881;
parameter [10:0] LEGUP_F_main_BB_if_end274_882 = 11'd882;
parameter [10:0] LEGUP_F_main_BB_sw_bb280_883 = 11'd883;
parameter [10:0] LEGUP_F_main_BB_if_then283_884 = 11'd884;
parameter [10:0] LEGUP_F_main_BB_if_end285_885 = 11'd885;
parameter [10:0] LEGUP_F_main_BB_if_end285_887 = 11'd887;
parameter [10:0] LEGUP_F_main_BB_if_end285_888 = 11'd888;
parameter [10:0] LEGUP_F_main_BB_if_end285_889 = 11'd889;
parameter [10:0] LEGUP_F_main_BB_if_end285_890 = 11'd890;
parameter [10:0] LEGUP_F_main_BB_if_end285_891 = 11'd891;
parameter [10:0] LEGUP_F_main_BB_if_end285_892 = 11'd892;
parameter [10:0] LEGUP_F_main_BB_if_end285_893 = 11'd893;
parameter [10:0] LEGUP_F_main_BB_if_end285_894 = 11'd894;
parameter [10:0] LEGUP_F_main_BB_if_end285_895 = 11'd895;
parameter [10:0] LEGUP_F_main_BB_if_end285_896 = 11'd896;
parameter [10:0] LEGUP_F_main_BB_if_end285_897 = 11'd897;
parameter [10:0] LEGUP_F_main_BB_if_end285_898 = 11'd898;
parameter [10:0] LEGUP_F_main_BB_if_end285_899 = 11'd899;
parameter [10:0] LEGUP_F_main_BB_if_end285_900 = 11'd900;
parameter [10:0] LEGUP_F_main_BB_if_end285_901 = 11'd901;
parameter [10:0] LEGUP_F_main_BB_if_end285_902 = 11'd902;
parameter [10:0] LEGUP_F_main_BB_if_end285_903 = 11'd903;
parameter [10:0] LEGUP_F_main_BB_if_end285_904 = 11'd904;
parameter [10:0] LEGUP_F_main_BB_if_end285_905 = 11'd905;
parameter [10:0] LEGUP_F_main_BB_if_end285_906 = 11'd906;
parameter [10:0] LEGUP_F_main_BB_if_end285_907 = 11'd907;
parameter [10:0] LEGUP_F_main_BB_if_end285_908 = 11'd908;
parameter [10:0] LEGUP_F_main_BB_if_end285_909 = 11'd909;
parameter [10:0] LEGUP_F_main_BB_if_end285_910 = 11'd910;
parameter [10:0] LEGUP_F_main_BB_if_end285_911 = 11'd911;
parameter [10:0] LEGUP_F_main_BB_if_end285_912 = 11'd912;
parameter [10:0] LEGUP_F_main_BB_if_end285_913 = 11'd913;
parameter [10:0] LEGUP_F_main_BB_if_end285_914 = 11'd914;
parameter [10:0] LEGUP_F_main_BB_if_end285_915 = 11'd915;
parameter [10:0] LEGUP_F_main_BB_if_end285_916 = 11'd916;
parameter [10:0] LEGUP_F_main_BB_if_end285_917 = 11'd917;
parameter [10:0] LEGUP_F_main_BB_if_end285_918 = 11'd918;
parameter [10:0] LEGUP_F_main_BB_if_end285_919 = 11'd919;
parameter [10:0] LEGUP_F_main_BB_if_end285_920 = 11'd920;
parameter [10:0] LEGUP_F_main_BB_if_end285_921 = 11'd921;
parameter [10:0] LEGUP_F_main_BB_if_end285_922 = 11'd922;
parameter [10:0] LEGUP_F_main_BB_if_end285_923 = 11'd923;
parameter [10:0] LEGUP_F_main_BB_if_end285_924 = 11'd924;
parameter [10:0] LEGUP_F_main_BB_if_end285_925 = 11'd925;
parameter [10:0] LEGUP_F_main_BB_if_end285_926 = 11'd926;
parameter [10:0] LEGUP_F_main_BB_if_end285_927 = 11'd927;
parameter [10:0] LEGUP_F_main_BB_if_end285_928 = 11'd928;
parameter [10:0] LEGUP_F_main_BB_if_end285_929 = 11'd929;
parameter [10:0] LEGUP_F_main_BB_if_end285_930 = 11'd930;
parameter [10:0] LEGUP_F_main_BB_if_end285_931 = 11'd931;
parameter [10:0] LEGUP_F_main_BB_if_end285_932 = 11'd932;
parameter [10:0] LEGUP_F_main_BB_if_end285_933 = 11'd933;
parameter [10:0] LEGUP_F_main_BB_if_end285_934 = 11'd934;
parameter [10:0] LEGUP_F_main_BB_if_end285_935 = 11'd935;
parameter [10:0] LEGUP_F_main_BB_if_end285_936 = 11'd936;
parameter [10:0] LEGUP_F_main_BB_if_end285_937 = 11'd937;
parameter [10:0] LEGUP_F_main_BB_if_end285_938 = 11'd938;
parameter [10:0] LEGUP_F_main_BB_if_end285_939 = 11'd939;
parameter [10:0] LEGUP_F_main_BB_if_end285_940 = 11'd940;
parameter [10:0] LEGUP_F_main_BB_if_end285_941 = 11'd941;
parameter [10:0] LEGUP_F_main_BB_if_end285_942 = 11'd942;
parameter [10:0] LEGUP_F_main_BB_if_end285_943 = 11'd943;
parameter [10:0] LEGUP_F_main_BB_if_end285_944 = 11'd944;
parameter [10:0] LEGUP_F_main_BB_if_end285_945 = 11'd945;
parameter [10:0] LEGUP_F_main_BB_if_end285_946 = 11'd946;
parameter [10:0] LEGUP_F_main_BB_if_end285_947 = 11'd947;
parameter [10:0] LEGUP_F_main_BB_if_end285_948 = 11'd948;
parameter [10:0] LEGUP_F_main_BB_if_end285_949 = 11'd949;
parameter [10:0] LEGUP_F_main_BB_if_end285_950 = 11'd950;
parameter [10:0] LEGUP_F_main_BB_if_end285_951 = 11'd951;
parameter [10:0] LEGUP_F_main_BB_for_body_i5_952 = 11'd952;
parameter [10:0] LEGUP_F_main_BB_for_body_i5_953 = 11'd953;
parameter [10:0] LEGUP_F_main_BB_if_then_i6_954 = 11'd954;
parameter [10:0] LEGUP_F_main_BB_for_inc_i12_thread_955 = 11'd955;
parameter [10:0] LEGUP_F_main_BB_for_inc_i12_thread_956 = 11'd956;
parameter [10:0] LEGUP_F_main_BB_for_body_i5_backedge_957 = 11'd957;
parameter [10:0] LEGUP_F_main_BB_if_else7_i8_958 = 11'd958;
parameter [10:0] LEGUP_F_main_BB_for_inc_i12_959 = 11'd959;
parameter [10:0] LEGUP_F_main_BB_for_inc_i12_960 = 11'd960;
parameter [10:0] LEGUP_F_main_BB_sum_exit14_storemerge_961 = 11'd961;
parameter [10:0] LEGUP_F_main_BB_sum_exit14_storemerge_962 = 11'd962;
parameter [10:0] LEGUP_F_main_BB_NodeBlock25_loopexit_963 = 11'd963;
parameter [10:0] LEGUP_F_main_BB_NodeBlock25_964 = 11'd964;
parameter [10:0] LEGUP_F_main_BB_NodeBlock23_965 = 11'd965;
parameter [10:0] LEGUP_F_main_BB_LeafBlock21_966 = 11'd966;
parameter [10:0] LEGUP_F_main_BB_LeafBlock19_967 = 11'd967;
parameter [10:0] LEGUP_F_main_BB_if_then294_968 = 11'd968;
parameter [10:0] LEGUP_F_main_BB_if_then302_969 = 11'd969;
parameter [10:0] LEGUP_F_main_BB_if_then310_970 = 11'd970;
parameter [10:0] LEGUP_F_main_BB_if_else315_971 = 11'd971;
parameter [10:0] LEGUP_F_main_BB_if_end322_972 = 11'd972;
parameter [10:0] LEGUP_F_main_BB_if_end322_973 = 11'd973;
parameter [10:0] LEGUP_F_main_BB_if_end322_974 = 11'd974;
parameter [10:0] LEGUP_F_main_BB_if_end322_975 = 11'd975;
parameter [10:0] LEGUP_F_main_BB_if_end322_976 = 11'd976;
parameter [10:0] LEGUP_F_main_BB_if_end322_977 = 11'd977;
parameter [10:0] LEGUP_F_main_BB_if_then344_978 = 11'd978;
parameter [10:0] LEGUP_F_main_BB_if_then344_979 = 11'd979;
parameter [10:0] LEGUP_F_main_BB_if_else353_980 = 11'd980;
parameter [10:0] LEGUP_F_main_BB_if_then356_981 = 11'd981;
parameter [10:0] LEGUP_F_main_BB_sw_bb366_982 = 11'd982;
parameter [10:0] LEGUP_F_main_BB_if_end370_983 = 11'd983;
parameter [10:0] LEGUP_F_main_BB_if_end370_984 = 11'd984;
parameter [10:0] LEGUP_F_main_BB_if_end370_985 = 11'd985;
parameter [10:0] LEGUP_F_main_BB_if_end370_986 = 11'd986;
parameter [10:0] LEGUP_F_main_BB_if_end370_987 = 11'd987;
parameter [10:0] LEGUP_F_main_BB_if_end370_988 = 11'd988;
parameter [10:0] LEGUP_F_main_BB_if_end370_989 = 11'd989;
parameter [10:0] LEGUP_F_main_BB_if_end370_990 = 11'd990;
parameter [10:0] LEGUP_F_main_BB_if_end370_991 = 11'd991;
parameter [10:0] LEGUP_F_main_BB_if_end370_992 = 11'd992;
parameter [10:0] LEGUP_F_main_BB_if_end370_993 = 11'd993;
parameter [10:0] LEGUP_F_main_BB_if_end370_994 = 11'd994;
parameter [10:0] LEGUP_F_main_BB_if_end370_995 = 11'd995;
parameter [10:0] LEGUP_F_main_BB_if_end370_996 = 11'd996;
parameter [10:0] LEGUP_F_main_BB_if_end370_997 = 11'd997;
parameter [10:0] LEGUP_F_main_BB_if_end370_998 = 11'd998;
parameter [10:0] LEGUP_F_main_BB_if_end370_999 = 11'd999;
parameter [10:0] LEGUP_F_main_BB_if_end370_1000 = 11'd1000;
parameter [10:0] LEGUP_F_main_BB_if_end370_1001 = 11'd1001;
parameter [10:0] LEGUP_F_main_BB_if_end370_1002 = 11'd1002;
parameter [10:0] LEGUP_F_main_BB_if_end370_1003 = 11'd1003;
parameter [10:0] LEGUP_F_main_BB_if_end370_1004 = 11'd1004;
parameter [10:0] LEGUP_F_main_BB_if_end370_1005 = 11'd1005;
parameter [10:0] LEGUP_F_main_BB_if_end370_1006 = 11'd1006;
parameter [10:0] LEGUP_F_main_BB_if_end370_1007 = 11'd1007;
parameter [10:0] LEGUP_F_main_BB_if_end370_1008 = 11'd1008;
parameter [10:0] LEGUP_F_main_BB_if_end370_1009 = 11'd1009;
parameter [10:0] LEGUP_F_main_BB_if_end370_1010 = 11'd1010;
parameter [10:0] LEGUP_F_main_BB_if_end370_1011 = 11'd1011;
parameter [10:0] LEGUP_F_main_BB_if_end370_1012 = 11'd1012;
parameter [10:0] LEGUP_F_main_BB_if_end370_1013 = 11'd1013;
parameter [10:0] LEGUP_F_main_BB_if_end370_1014 = 11'd1014;
parameter [10:0] LEGUP_F_main_BB_if_end370_1015 = 11'd1015;
parameter [10:0] LEGUP_F_main_BB_if_end370_1016 = 11'd1016;
parameter [10:0] LEGUP_F_main_BB_if_end370_1017 = 11'd1017;
parameter [10:0] LEGUP_F_main_BB_if_end370_1018 = 11'd1018;
parameter [10:0] LEGUP_F_main_BB_if_end370_1019 = 11'd1019;
parameter [10:0] LEGUP_F_main_BB_if_end370_1020 = 11'd1020;
parameter [10:0] LEGUP_F_main_BB_if_end370_1021 = 11'd1021;
parameter [10:0] LEGUP_F_main_BB_if_end370_1022 = 11'd1022;
parameter [10:0] LEGUP_F_main_BB_if_end370_1023 = 11'd1023;
parameter [10:0] LEGUP_F_main_BB_if_end370_1024 = 11'd1024;
parameter [10:0] LEGUP_F_main_BB_if_end370_1025 = 11'd1025;
parameter [10:0] LEGUP_F_main_BB_if_end370_1026 = 11'd1026;
parameter [10:0] LEGUP_F_main_BB_if_end370_1027 = 11'd1027;
parameter [10:0] LEGUP_F_main_BB_if_end370_1028 = 11'd1028;
parameter [10:0] LEGUP_F_main_BB_if_end370_1029 = 11'd1029;
parameter [10:0] LEGUP_F_main_BB_if_end370_1030 = 11'd1030;
parameter [10:0] LEGUP_F_main_BB_if_end370_1031 = 11'd1031;
parameter [10:0] LEGUP_F_main_BB_if_end370_1032 = 11'd1032;
parameter [10:0] LEGUP_F_main_BB_if_end370_1033 = 11'd1033;
parameter [10:0] LEGUP_F_main_BB_if_end370_1034 = 11'd1034;
parameter [10:0] LEGUP_F_main_BB_if_end370_1035 = 11'd1035;
parameter [10:0] LEGUP_F_main_BB_if_end370_1036 = 11'd1036;
parameter [10:0] LEGUP_F_main_BB_if_end370_1037 = 11'd1037;
parameter [10:0] LEGUP_F_main_BB_if_end370_1038 = 11'd1038;
parameter [10:0] LEGUP_F_main_BB_if_end370_1039 = 11'd1039;
parameter [10:0] LEGUP_F_main_BB_if_end370_1040 = 11'd1040;
parameter [10:0] LEGUP_F_main_BB_if_end370_1041 = 11'd1041;
parameter [10:0] LEGUP_F_main_BB_if_end370_1042 = 11'd1042;
parameter [10:0] LEGUP_F_main_BB_if_end370_1043 = 11'd1043;
parameter [10:0] LEGUP_F_main_BB_if_end370_1044 = 11'd1044;
parameter [10:0] LEGUP_F_main_BB_if_end370_1045 = 11'd1045;
parameter [10:0] LEGUP_F_main_BB_if_end370_1046 = 11'd1046;
parameter [10:0] LEGUP_F_main_BB_if_end370_1047 = 11'd1047;
parameter [10:0] LEGUP_F_main_BB_if_end370_1048 = 11'd1048;
parameter [10:0] LEGUP_F_main_BB_if_end370_1049 = 11'd1049;
parameter [10:0] LEGUP_F_main_BB_if_end370_1050 = 11'd1050;
parameter [10:0] LEGUP_F_main_BB_if_end370_1051 = 11'd1051;
parameter [10:0] LEGUP_F_main_BB_for_cond403_preheader_1052 = 11'd1052;
parameter [10:0] LEGUP_F_main_BB_for_cond403_preheader_1053 = 11'd1053;
parameter [10:0] LEGUP_F_main_BB_for_cond403_preheader_1054 = 11'd1054;
parameter [10:0] LEGUP_F_main_BB_for_cond403_preheader_1055 = 11'd1055;
parameter [10:0] LEGUP_F_main_BB_for_cond403_preheader_1056 = 11'd1056;
parameter [10:0] LEGUP_F_main_BB_for_end416_1057 = 11'd1057;
parameter [10:0] LEGUP_F_main_BB_cleanup_1058 = 11'd1058;
parameter [10:0] LEGUP_function_call_39 = 11'd39;
parameter [10:0] LEGUP_function_call_119 = 11'd119;
parameter [10:0] LEGUP_function_call_207 = 11'd207;
parameter [10:0] LEGUP_function_call_288 = 11'd288;
parameter [10:0] LEGUP_function_call_367 = 11'd367;
parameter [10:0] LEGUP_function_call_444 = 11'd444;
parameter [10:0] LEGUP_function_call_523 = 11'd523;
parameter [10:0] LEGUP_function_call_599 = 11'd599;
parameter [10:0] LEGUP_function_call_681 = 11'd681;
parameter [10:0] LEGUP_function_call_772 = 11'd772;
parameter [10:0] LEGUP_function_call_886 = 11'd886;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [31:0] return_val;
output reg  rng_start;
input  rng_finish;
input [63:0] rng_return_val;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] rng_seed;
output reg  main_entry_seed_write_enable_a;
output reg [31:0] main_entry_seed_in_a;
output  main_entry_seed_byteena_a;
output reg  main_entry_seed_enable_a;
output reg [4:0] main_entry_seed_address_a;
input [31:0] main_entry_seed_out_a;
output  memory_controller_1_write_enable_a;
output [63:0] memory_controller_1_in_a;
output reg  memory_controller_1_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_address_a;
output reg [1:0] memory_controller_1_size_a;
input [63:0] memory_controller_1_out_a;
output  memory_controller_1_write_enable_b;
output [63:0] memory_controller_1_in_b;
output  memory_controller_1_enable_b;
output [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_1_address_b;
output [1:0] memory_controller_1_size_b;
input [63:0] memory_controller_1_out_b;
output  memory_controller_0_write_enable_a;
output [63:0] memory_controller_0_in_a;
output reg  memory_controller_0_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_a;
output reg [1:0] memory_controller_0_size_a;
input [63:0] memory_controller_0_out_a;
output  memory_controller_0_write_enable_b;
output [63:0] memory_controller_0_in_b;
output  memory_controller_0_enable_b;
output [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_0_address_b;
output [1:0] memory_controller_0_size_b;
input [63:0] memory_controller_0_out_b;
reg [10:0] cur_state/* synthesis syn_encoding="onehot" */;
reg [10:0] next_state;
wire  fsm_stall;
reg [5:0] main_while_body_i_indvar;
reg [5:0] main_while_body_i_indvar_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_while_body_i_dt_05_i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_while_body_i_dt_05_i_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_while_body_i_st_06_i;
reg [31:0] main_while_body_i_0;
reg [6:0] main_while_body_i_1;
reg [6:0] main_while_body_i_1_reg;
reg  main_while_body_i_exitcond21;
reg  main_while_body_i_exitcond21_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_vla1578_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_vla1578_sub_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_vla577_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_vla577_sub_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx6;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx6_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx7;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx7_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx8_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx9_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx10_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx11_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx12_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx13_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx14_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx15;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx15_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx16;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx16_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx17;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx17_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx18;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx18_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx19;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx19_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx20_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx21;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx21_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx22;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx22_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx23;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx23_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx24;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx24_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx25;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx25_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx26;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx26_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx27;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx27_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx28_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx29;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx29_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx30;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx30_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx31;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx31_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx32;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx32_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx33;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx33_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx34;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx34_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx35;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx35_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx36;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx36_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx37;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx37_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx38;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx38_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx39;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx39_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx40;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx40_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx41;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx41_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx42;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx42_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx43;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx43_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx44;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx44_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx45;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx45_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx46;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx46_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx47;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx47_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx48;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx48_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx49;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx49_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx50;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx50_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx51;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx51_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx52;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx52_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx53;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx53_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx54;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx54_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx55;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx55_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx56;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx56_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx57;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx57_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx58;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx58_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx59;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx59_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx60;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx60_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx61;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx61_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx62;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx62_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx63;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx63_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx64;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx64_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx65;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx65_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx66;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx66_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx67;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx67_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx68;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx68_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx69;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx69_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx70;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx70_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx71;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx71_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx72;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx72_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx73;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx73_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx74;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx74_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx75;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx75_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx76;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx76_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx77;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx77_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arraydecay;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arraydecay_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1603;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1603_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_1_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_1_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_1_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_1_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_1;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_1_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2604;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2604_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_2_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_2_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_2_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_2_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_2_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3605;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3605_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_3_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_3_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_3_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_3_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_3_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4606;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4606_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_4_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_4_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_4_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_4_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_4_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5607;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5607_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_1_5_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_2_5_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_3_5_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_4_5_reg;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_legup_memcpy_4_exit_arrayidx83_5_5_reg;
reg [31:0] main_NodeBlock9_state_0;
reg [31:0] main_NodeBlock9_state_0_reg;
reg [31:0] main_NodeBlock9_i_0;
reg [31:0] main_NodeBlock9_i_0_reg;
reg [31:0] main_NodeBlock9_j_0;
reg [31:0] main_NodeBlock9_j_0_reg;
reg [31:0] main_NodeBlock9_a_0;
reg [31:0] main_NodeBlock9_a_0_reg;
reg [31:0] main_NodeBlock9_b_0;
reg [31:0] main_NodeBlock9_b_0_reg;
reg [63:0] main_NodeBlock9_pos_a_X_0;
reg [63:0] main_NodeBlock9_pos_a_X_0_reg;
reg [63:0] main_NodeBlock9_pos_a_Y_0;
reg [63:0] main_NodeBlock9_pos_a_Y_0_reg;
reg [63:0] main_NodeBlock9_pos_b_X_0;
reg [63:0] main_NodeBlock9_pos_b_X_0_reg;
reg [63:0] main_NodeBlock9_pos_b_Y_0;
reg [63:0] main_NodeBlock9_pos_b_Y_0_reg;
reg [63:0] main_NodeBlock9_sum_mesh_0;
reg [63:0] main_NodeBlock9_sum_mesh_0_reg;
reg [63:0] main_NodeBlock9_sum_1hop_0;
reg [63:0] main_NodeBlock9_sum_1hop_0_reg;
reg  main_NodeBlock9_Pivot10;
reg  main_NodeBlock7_Pivot8;
reg  main_NodeBlock5_Pivot6;
reg  main_LeafBlock3_SwitchLeaf4;
reg [31:0] main_NodeBlock9_backedge_state_0_be;
reg [31:0] main_NodeBlock9_backedge_state_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_i_0_be;
reg [31:0] main_NodeBlock9_backedge_i_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_j_0_be;
reg [31:0] main_NodeBlock9_backedge_j_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_a_0_be;
reg [31:0] main_NodeBlock9_backedge_a_0_be_reg;
reg [31:0] main_NodeBlock9_backedge_b_0_be;
reg [31:0] main_NodeBlock9_backedge_b_0_be_reg;
reg [63:0] main_NodeBlock9_backedge_pos_a_X_0_be;
reg [63:0] main_NodeBlock9_backedge_pos_a_X_0_be_reg;
reg [63:0] main_NodeBlock9_backedge_pos_a_Y_0_be;
reg [63:0] main_NodeBlock9_backedge_pos_a_Y_0_be_reg;
reg [63:0] main_NodeBlock9_backedge_pos_b_X_0_be;
reg [63:0] main_NodeBlock9_backedge_pos_b_X_0_be_reg;
reg [63:0] main_NodeBlock9_backedge_pos_b_Y_0_be;
reg [63:0] main_NodeBlock9_backedge_pos_b_Y_0_be_reg;
reg [63:0] main_NodeBlock9_backedge_sum_mesh_0_be;
reg [63:0] main_NodeBlock9_backedge_sum_mesh_0_be_reg;
reg [63:0] main_NodeBlock9_backedge_sum_1hop_0_be;
reg [63:0] main_NodeBlock9_backedge_sum_1hop_0_be_reg;
reg  main_NodeBlock1_Pivot2;
reg  main_NodeBlock_Pivot;
reg  main_LeafBlock_SwitchLeaf;
reg [31:0] main_for_body89_i_2596;
reg [31:0] main_for_body89_i_2596_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body89_arrayidx90;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body89_arrayidx91;
reg [31:0] main_for_body89_2;
reg [31:0] main_for_body89_2_reg;
reg  main_for_body89_exitcond20;
reg  main_for_body89_exitcond20_reg;
reg [31:0] main_for_end94_3;
reg [31:0] main_for_end94_3_reg;
reg [63:0] main_for_end94_call;
reg [63:0] main_for_end94_call_reg;
reg [3:0] main_for_end94_rem;
reg [30:0] main_for_end94_bit_select21;
reg [30:0] main_for_end94_bit_select21_reg;
reg [29:0] main_for_end94_bit_select19;
reg [29:0] main_for_end94_bit_select19_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end94_arrayidx96;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_end94_arrayidx96_reg;
reg [31:0] main_for_body_i_i_027_i;
reg [31:0] main_for_body_i_i_027_i_reg;
reg  main_for_body_i_cmp2_i;
reg  main_for_body_i_cmp2_i_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i_arrayidx_i;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i_arrayidx_i_reg;
reg [31:0] main_for_body_i_4;
reg  main_for_body_i_cmp3_i;
reg  main_for_body_i_cmp3_i_reg;
reg [31:0] main_for_body_i_backedge_i_027_i_be;
reg [31:0] main_for_body_i_backedge_i_027_i_be_reg;
reg [31:0] main_for_inc_i_dec_i;
reg [31:0] main_for_inc_i_dec_i_reg;
reg  main_for_inc_i_cmp_i;
reg  main_for_inc_i_cmp_i_reg;
reg [63:0] main_sum_exit_call99;
reg [63:0] main_sum_exit_call99_reg;
reg [3:0] main_sum_exit_rem101;
reg [31:0] main_sum_exit_bit_select23;
reg [31:0] main_sum_exit_bit_select23_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit_arrayidx102;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit_arrayidx102_reg;
reg [31:0] main_for_body_i19_i_027_i15;
reg [31:0] main_for_body_i19_i_027_i15_reg;
reg  main_for_body_i19_cmp2_i16;
reg  main_for_body_i19_cmp2_i16_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i19_arrayidx_i17;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i19_arrayidx_i17_reg;
reg [31:0] main_for_body_i19_5;
reg  main_for_body_i19_cmp3_i18;
reg  main_for_body_i19_cmp3_i18_reg;
reg [31:0] main_for_body_i19_backedge_i_027_i15_be;
reg [31:0] main_for_body_i19_backedge_i_027_i15_be_reg;
reg [31:0] main_for_inc_i26_dec_i24;
reg [31:0] main_for_inc_i26_dec_i24_reg;
reg  main_for_inc_i26_cmp_i25;
reg  main_for_inc_i26_cmp_i25_reg;
reg [31:0] main_sum_exit28_conv104;
reg [31:0] main_sum_exit28_conv104_reg;
reg [31:0] main_sum_exit28_bit_concat22;
reg [31:0] main_sum_exit28_bit_concat20;
reg [31:0] main_sum_exit28_sr_add23;
reg [31:0] main_sum_exit28_arrayidx108_sum;
reg [31:0] main_sum_exit28_arrayidx108_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit28_arrayidx109;
reg  main_sw_bb110_cmp111;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx113;
reg [31:0] main_if_end_6;
reg [31:0] main_if_end_6_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx114;
reg [31:0] main_if_end_7;
reg [31:0] main_if_end_7_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx115;
reg [63:0] main_if_end_8;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx116;
reg [63:0] main_if_end_9;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx117;
reg [63:0] main_if_end_10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end_arrayidx118;
reg [63:0] main_if_end_11;
reg  main_if_end_cmp119;
reg [1:0] main_if_end_1;
reg [1:0] main_if_end_1_reg;
reg  main_sw_bb123_cmp124;
reg [63:0] main_if_end127_call129;
reg [63:0] main_if_end127_call129_reg;
reg [3:0] main_if_end127_rem131;
reg [31:0] main_if_end127_bit_select18;
reg [31:0] main_if_end127_bit_select18_reg;
reg [31:0] main_for_body_i47_i_027_i43;
reg [31:0] main_for_body_i47_i_027_i43_reg;
reg  main_for_body_i47_cmp2_i44;
reg  main_for_body_i47_cmp2_i44_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i47_arrayidx_i45;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i47_arrayidx_i45_reg;
reg [31:0] main_for_body_i47_12;
reg  main_for_body_i47_cmp3_i46;
reg  main_for_body_i47_cmp3_i46_reg;
reg [31:0] main_for_body_i47_backedge_i_027_i43_be;
reg [31:0] main_for_body_i47_backedge_i_027_i43_be_reg;
reg [31:0] main_for_inc_i54_dec_i52;
reg [31:0] main_for_inc_i54_dec_i52_reg;
reg  main_for_inc_i54_cmp_i53;
reg  main_for_inc_i54_cmp_i53_reg;
reg  main_sum_exit56_cmp134;
reg  main_sum_exit56_cmp137;
reg  main_sum_exit56_cmp137_reg;
reg [63:0] main_if_then139_call141;
reg [63:0] main_if_then139_call141_reg;
reg [3:0] main_if_then139_rem143;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then139_arrayidx144;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then139_arrayidx144_reg;
reg [63:0] main_if_then139_13;
reg [63:0] main_if_then139_13_reg;
reg [63:0] main_if_then139_add;
reg [63:0] main_if_then139_add_reg;
reg [31:0] main_for_body_i89_i_027_i85;
reg [31:0] main_for_body_i89_i_027_i85_reg;
reg  main_for_body_i89_cmp2_i86;
reg  main_for_body_i89_cmp2_i86_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i89_arrayidx_i87;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i89_arrayidx_i87_reg;
reg [31:0] main_for_body_i89_14;
reg  main_for_body_i89_cmp3_i88;
reg  main_for_body_i89_cmp3_i88_reg;
reg [31:0] main_for_body_i89_backedge_i_027_i85_be;
reg [31:0] main_for_body_i89_backedge_i_027_i85_be_reg;
reg [31:0] main_for_inc_i96_dec_i94;
reg [31:0] main_for_inc_i96_dec_i94_reg;
reg  main_for_inc_i96_cmp_i95;
reg  main_for_inc_i96_cmp_i95_reg;
reg [63:0] main_sum_exit98_call147;
reg [63:0] main_sum_exit98_call147_reg;
reg [3:0] main_sum_exit98_rem149;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit98_arrayidx150;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit98_arrayidx150_reg;
reg [63:0] main_sum_exit98_15;
reg [63:0] main_sum_exit98_15_reg;
reg [63:0] main_sum_exit98_add151;
reg [63:0] main_sum_exit98_add151_reg;
reg [31:0] main_for_body_i117_i_027_i113;
reg [31:0] main_for_body_i117_i_027_i113_reg;
reg  main_for_body_i117_cmp2_i114;
reg  main_for_body_i117_cmp2_i114_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i117_arrayidx_i115;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i117_arrayidx_i115_reg;
reg [31:0] main_for_body_i117_16;
reg  main_for_body_i117_cmp3_i116;
reg  main_for_body_i117_cmp3_i116_reg;
reg [31:0] main_for_body_i117_backedge_i_027_i113_be;
reg [31:0] main_for_body_i117_backedge_i_027_i113_be_reg;
reg [31:0] main_for_inc_i124_dec_i122;
reg [31:0] main_for_inc_i124_dec_i122_reg;
reg  main_for_inc_i124_cmp_i123;
reg  main_for_inc_i124_cmp_i123_reg;
reg  main_if_else153_cmp154;
reg [63:0] main_if_then156_call158;
reg [63:0] main_if_then156_call158_reg;
reg [3:0] main_if_then156_rem160;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then156_arrayidx161;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then156_arrayidx161_reg;
reg [63:0] main_if_then156_17;
reg [63:0] main_if_then156_17_reg;
reg [63:0] main_if_then156_add162;
reg [63:0] main_if_then156_add162_reg;
reg [31:0] main_for_body_i145_i_027_i141;
reg [31:0] main_for_body_i145_i_027_i141_reg;
reg  main_for_body_i145_cmp2_i142;
reg  main_for_body_i145_cmp2_i142_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i145_arrayidx_i143;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i145_arrayidx_i143_reg;
reg [31:0] main_for_body_i145_18;
reg  main_for_body_i145_cmp3_i144;
reg  main_for_body_i145_cmp3_i144_reg;
reg [31:0] main_for_body_i145_backedge_i_027_i141_be;
reg [31:0] main_for_body_i145_backedge_i_027_i141_be_reg;
reg [31:0] main_for_inc_i152_dec_i150;
reg [31:0] main_for_inc_i152_dec_i150_reg;
reg  main_for_inc_i152_cmp_i151;
reg  main_for_inc_i152_cmp_i151_reg;
reg [63:0] main_sum_exit154_call165;
reg [63:0] main_sum_exit154_call165_reg;
reg [3:0] main_sum_exit154_rem167;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit154_arrayidx168;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit154_arrayidx168_reg;
reg [63:0] main_sum_exit154_19;
reg [63:0] main_sum_exit154_19_reg;
reg [63:0] main_sum_exit154_add169;
reg [63:0] main_sum_exit154_add169_reg;
reg [31:0] main_for_body_i131_i_027_i127;
reg [31:0] main_for_body_i131_i_027_i127_reg;
reg  main_for_body_i131_cmp2_i128;
reg  main_for_body_i131_cmp2_i128_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i131_arrayidx_i129;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i131_arrayidx_i129_reg;
reg [31:0] main_for_body_i131_20;
reg  main_for_body_i131_cmp3_i130;
reg  main_for_body_i131_cmp3_i130_reg;
reg [31:0] main_for_body_i131_backedge_i_027_i127_be;
reg [31:0] main_for_body_i131_backedge_i_027_i127_be_reg;
reg [31:0] main_for_inc_i138_dec_i136;
reg [31:0] main_for_inc_i138_dec_i136_reg;
reg  main_for_inc_i138_cmp_i137;
reg  main_for_inc_i138_cmp_i137_reg;
reg  main_if_else171_cmp172;
reg  main_if_else171_cmp172_reg;
reg [63:0] main_if_else171_call176;
reg [63:0] main_if_else171_call176_reg;
reg [3:0] main_if_else171_rem178;
reg [3:0] main_if_else171_rem178_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then174_arrayidx179;
reg [63:0] main_if_then174_21;
reg [63:0] main_if_then174_add180;
reg [63:0] main_if_then174_add180_reg;
reg [31:0] main_for_body_i103_i_027_i99;
reg [31:0] main_for_body_i103_i_027_i99_reg;
reg  main_for_body_i103_cmp2_i100;
reg  main_for_body_i103_cmp2_i100_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i103_arrayidx_i101;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i103_arrayidx_i101_reg;
reg [31:0] main_for_body_i103_22;
reg  main_for_body_i103_cmp3_i102;
reg  main_for_body_i103_cmp3_i102_reg;
reg [31:0] main_for_body_i103_backedge_i_027_i99_be;
reg [31:0] main_for_body_i103_backedge_i_027_i99_be_reg;
reg [31:0] main_for_inc_i110_dec_i108;
reg [31:0] main_for_inc_i110_dec_i108_reg;
reg  main_for_inc_i110_cmp_i109;
reg  main_for_inc_i110_cmp_i109_reg;
reg [63:0] main_sum_exit112_call183;
reg [63:0] main_sum_exit112_call183_reg;
reg [3:0] main_sum_exit112_rem185;
reg [3:0] main_sum_exit112_rem185_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit112_arrayidx186;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit112_arrayidx186_reg;
reg [63:0] main_sum_exit112_23;
reg [63:0] main_sum_exit112_23_reg;
reg [63:0] main_sum_exit112_add187;
reg [63:0] main_sum_exit112_add187_reg;
reg [31:0] main_for_body_i75_i_027_i71;
reg [31:0] main_for_body_i75_i_027_i71_reg;
reg  main_for_body_i75_cmp2_i72;
reg  main_for_body_i75_cmp2_i72_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i75_arrayidx_i73;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i75_arrayidx_i73_reg;
reg [31:0] main_for_body_i75_24;
reg  main_for_body_i75_cmp3_i74;
reg  main_for_body_i75_cmp3_i74_reg;
reg [31:0] main_for_body_i75_backedge_i_027_i71_be;
reg [31:0] main_for_body_i75_backedge_i_027_i71_be_reg;
reg [31:0] main_for_inc_i82_dec_i80;
reg [31:0] main_for_inc_i82_dec_i80_reg;
reg  main_for_inc_i82_cmp_i81;
reg  main_for_inc_i82_cmp_i81_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else189_arrayidx194;
reg [63:0] main_if_else189_25;
reg [63:0] main_if_else189_add195;
reg [63:0] main_if_else189_add195_reg;
reg [31:0] main_for_body_i61_i_027_i57;
reg [31:0] main_for_body_i61_i_027_i57_reg;
reg  main_for_body_i61_cmp2_i58;
reg  main_for_body_i61_cmp2_i58_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i61_arrayidx_i59;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i61_arrayidx_i59_reg;
reg [31:0] main_for_body_i61_26;
reg  main_for_body_i61_cmp3_i60;
reg  main_for_body_i61_cmp3_i60_reg;
reg [31:0] main_for_body_i61_backedge_i_027_i57_be;
reg [31:0] main_for_body_i61_backedge_i_027_i57_be_reg;
reg [31:0] main_for_inc_i68_dec_i66;
reg [31:0] main_for_inc_i68_dec_i66_reg;
reg  main_for_inc_i68_cmp_i67;
reg  main_for_inc_i68_cmp_i67_reg;
reg [63:0] main_sum_exit70_call198;
reg [63:0] main_sum_exit70_call198_reg;
reg [3:0] main_sum_exit70_rem200;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit70_arrayidx201;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_sum_exit70_arrayidx201_reg;
reg [63:0] main_sum_exit70_27;
reg [63:0] main_sum_exit70_27_reg;
reg [63:0] main_sum_exit70_add202;
reg [63:0] main_sum_exit70_add202_reg;
reg [31:0] main_for_body_i33_i_027_i29;
reg [31:0] main_for_body_i33_i_027_i29_reg;
reg  main_for_body_i33_cmp2_i30;
reg  main_for_body_i33_cmp2_i30_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i33_arrayidx_i31;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i33_arrayidx_i31_reg;
reg [31:0] main_for_body_i33_28;
reg  main_for_body_i33_cmp3_i32;
reg  main_for_body_i33_cmp3_i32_reg;
reg [31:0] main_for_body_i33_backedge_i_027_i29_be;
reg [31:0] main_for_body_i33_backedge_i_027_i29_be_reg;
reg [31:0] main_for_inc_i40_dec_i38;
reg [31:0] main_for_inc_i40_dec_i38_reg;
reg  main_for_inc_i40_cmp_i39;
reg  main_for_inc_i40_cmp_i39_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then210_arrayidx211;
reg [63:0] main_if_then210_29;
reg [63:0] main_if_then210_add212;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then210_arrayidx213;
reg [63:0] main_if_then210_30;
reg [63:0] main_if_then210_add214;
reg  main_NodeBlock16_Pivot17;
reg  main_LeafBlock14_SwitchLeaf15;
reg  main_LeafBlock12_SwitchLeaf13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then218_arrayidx219;
reg [63:0] main_if_then218_31;
reg [63:0] main_if_then218_add220;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then218_arrayidx221;
reg [63:0] main_if_then218_32;
reg [63:0] main_if_then218_add222;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then226_arrayidx227;
reg [63:0] main_if_then226_33;
reg [63:0] main_if_then226_add228;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then226_arrayidx229;
reg [63:0] main_if_then226_34;
reg [63:0] main_if_then226_add230;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else231_arrayidx232;
reg [63:0] main_if_else231_35;
reg [63:0] main_if_else231_add233;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else231_arrayidx234;
reg [63:0] main_if_else231_36;
reg [63:0] main_if_else231_add235;
reg [63:0] main_if_end239_xi_0;
reg [63:0] main_if_end239_xi_0_reg;
reg [63:0] main_if_end239_xj_0;
reg [63:0] main_if_end239_xj_0_reg;
reg [31:0] main_if_end239_bit_select17;
reg [30:0] main_if_end239_bit_select15;
reg [29:0] main_if_end239_bit_select13;
reg [31:0] main_if_end239_inc240;
reg [31:0] main_if_end239_inc240_reg;
reg [31:0] main_if_end239_bit_concat16;
reg [31:0] main_if_end239_bit_concat14;
reg [31:0] main_if_end239_sr_add;
reg [31:0] main_if_end239_arrayidx243_sum;
reg [31:0] main_if_end239_arrayidx243_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end239_arrayidx244;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end239_arrayidx244_reg;
reg [63:0] main_if_end239_37;
reg  main_if_end239_cmp245;
reg  main_if_end239_38;
reg  main_if_end239_38_reg;
reg  main_if_end239_or_cond;
reg  main_if_end239_39;
reg  main_if_end239_39_reg;
reg  main_if_end239_or_cond583;
reg [31:0] main_if_then260_conv261;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then260_arrayidx266;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then260_arrayidx267;
reg  main_if_else268_cmp269;
reg [63:0] main_if_end274_pos_a_X_1;
reg [63:0] main_if_end274_pos_a_X_1_reg;
reg [63:0] main_if_end274_pos_a_Y_1;
reg [63:0] main_if_end274_pos_a_Y_1_reg;
reg  main_if_end274_cmp275;
reg [1:0] main_if_end274_584;
reg [31:0] main_if_end274_inc240_1;
reg  main_sw_bb280_cmp281;
reg [31:0] main_if_then283_inc284;
reg [63:0] main_if_end285_call287;
reg [63:0] main_if_end285_call287_reg;
reg [3:0] main_if_end285_rem289;
reg [31:0] main_if_end285_bit_select12;
reg [31:0] main_if_end285_bit_select12_reg;
reg [31:0] main_for_body_i5_i_027_i1;
reg [31:0] main_for_body_i5_i_027_i1_reg;
reg  main_for_body_i5_cmp2_i2;
reg  main_for_body_i5_cmp2_i2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i5_arrayidx_i3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_body_i5_arrayidx_i3_reg;
reg [31:0] main_for_body_i5_40;
reg  main_for_body_i5_cmp3_i4;
reg  main_for_body_i5_cmp3_i4_reg;
reg [31:0] main_for_body_i5_backedge_i_027_i1_be;
reg [31:0] main_for_body_i5_backedge_i_027_i1_be_reg;
reg [31:0] main_for_inc_i12_dec_i10;
reg [31:0] main_for_inc_i12_dec_i10_reg;
reg  main_for_inc_i12_cmp_i11;
reg  main_for_inc_i12_cmp_i11_reg;
reg  main_NodeBlock25_Pivot26;
reg  main_NodeBlock23_Pivot24;
reg  main_LeafBlock21_SwitchLeaf22;
reg  main_LeafBlock19_SwitchLeaf20;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then294_arrayidx295;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then294_arrayidx297;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then302_arrayidx303;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then302_arrayidx305;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then310_arrayidx311;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then310_arrayidx313;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else315_arrayidx316;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_else315_arrayidx318;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end322_pn_in;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end322_pn_in_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end322_pn582_in;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end322_pn582_in_reg;
reg [63:0] main_if_end322_pn582;
reg [63:0] main_if_end322_pn;
reg [63:0] main_if_end322_xj_1;
reg [63:0] main_if_end322_xj_1_reg;
reg [31:0] main_if_end322_bit_select11;
reg [31:0] main_if_end322_bit_select11_reg;
reg [63:0] main_if_end322_xi_1;
reg [63:0] main_if_end322_xi_1_reg;
reg [30:0] main_if_end322_bit_select9;
reg [29:0] main_if_end322_bit_select7;
reg [31:0] main_if_end322_bit_concat10;
reg [31:0] main_if_end322_bit_concat8;
reg [31:0] main_if_end322_sr_add28;
reg [31:0] main_if_end322_sr_add28_reg;
reg [31:0] main_if_end322_arrayidx326_sum;
reg [31:0] main_if_end322_arrayidx326_sum_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end322_arrayidx327;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end322_arrayidx327_reg;
reg [63:0] main_if_end322_41;
reg  main_if_end322_cmp328;
reg  main_if_end322_42;
reg  main_if_end322_42_reg;
reg  main_if_end322_or_cond585;
reg  main_if_end322_43;
reg  main_if_end322_43_reg;
reg  main_if_end322_or_cond586;
reg [31:0] main_if_then344_conv345;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then344_arrayidx350;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_then344_arrayidx351;
reg [31:0] main_if_then344_inc352;
reg [31:0] main_if_then344_inc352_reg;
reg [31:0] main_if_else353_inc323;
reg  main_if_else353_cmp354;
reg  main_sw_bb366_cmp367;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end370_arrayidx371;
reg [31:0] main_if_end370_44;
reg [31:0] main_if_end370_44_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end370_arrayidx372;
reg [31:0] main_if_end370_45;
reg [31:0] main_if_end370_45_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end370_arrayidx373;
reg [63:0] main_if_end370_46;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end370_arrayidx374;
reg [63:0] main_if_end370_47;
reg [63:0] main_if_end370_sub;
reg [63:0] main_if_end370_sub_reg;
reg  main_if_end370_bit_select6;
reg  main_if_end370_bit_select6_reg;
reg [63:0] main_if_end370_mul;
reg [63:0] main_if_end370_mul_reg;
reg [63:0] main_if_end370_mul_sub;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end370_arrayidx379;
reg [63:0] main_if_end370_48;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_if_end370_arrayidx380;
reg [63:0] main_if_end370_49;
reg [63:0] main_if_end370_sub381;
reg [63:0] main_if_end370_sub381_reg;
reg  main_if_end370_bit_select5;
reg  main_if_end370_bit_select5_reg;
reg [63:0] main_if_end370_mul385;
reg [63:0] main_if_end370_mul385_reg;
reg [63:0] main_if_end370_diff_pos_y_0;
reg [63:0] main_if_end370_diff_pos_y_0_reg;
reg [63:0] main_if_end370_add387;
reg [63:0] main_if_end370_add387_reg;
reg [63:0] main_if_end370_newEarly_add389;
reg [63:0] main_if_end370_newEarly_add389_reg;
reg [63:0] main_if_end370_newCurOp_add389;
reg [63:0] main_if_end370_newCurOp_add389_reg;
reg [62:0] main_if_end370_div;
reg [3:0] main_if_end370_rem390;
reg [62:0] main_if_end370_div392;
reg [3:0] main_if_end370_rem393;
reg [63:0] main_if_end370_add394;
reg [63:0] main_if_end370_add394_reg;
reg [63:0] main_if_end370_newEarly_add395;
reg [63:0] main_if_end370_newEarly_add395_reg;
reg [63:0] main_if_end370_newEarly_sub396;
reg [63:0] main_if_end370_newEarly_add397;
reg [63:0] main_if_end370_newCurOp_add397;
reg [31:0] main_if_end370_inc398;
reg [31:0] main_if_end370_inc398_reg;
reg [2:0] main_for_cond403_preheader_i_3593;
reg [2:0] main_for_cond403_preheader_i_3593_reg;
reg [30:0] main_for_cond403_preheader_bit_select3;
reg [29:0] main_for_cond403_preheader_bit_select1;
reg [31:0] main_for_cond403_preheader_bit_concat4;
reg [31:0] main_for_cond403_preheader_bit_concat2;
reg [31:0] main_for_cond403_preheader_sr_add31;
reg [31:0] main_for_cond403_preheader_sr_add31_reg;
reg [30:0] main_for_cond403_preheader_bit_select;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408;
reg [31:0] main_for_cond403_preheader_bit_concat;
reg [31:0] main_for_cond403_preheader_bit_concat_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_1;
reg [31:0] main_for_cond403_preheader_50;
reg [31:0] main_for_cond403_preheader_50_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_2_reg;
reg [31:0] main_for_cond403_preheader_51;
reg [31:0] main_for_cond403_preheader_51_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_3_reg;
reg [31:0] main_for_cond403_preheader_52;
reg [31:0] main_for_cond403_preheader_52_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_4_reg;
reg [31:0] main_for_cond403_preheader_53;
reg [31:0] main_for_cond403_preheader_53_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_5;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_for_cond403_preheader_arrayidx408_5_reg;
reg [63:0] main_for_cond403_preheader_54;
reg [63:0] main_for_cond403_preheader_55;
reg [63:0] main_for_cond403_preheader_56;
reg [63:0] main_for_cond403_preheader_57;
reg [63:0] main_for_cond403_preheader_58;
reg [63:0] main_for_cond403_preheader_59;
reg [3:0] main_for_cond403_preheader_60;
reg [3:0] main_for_cond403_preheader_60_reg;
reg  main_for_cond403_preheader_exitcond;
reg  main_for_cond403_preheader_exitcond_reg;
reg  main_cleanup_retval_0;
reg  main_cleanup_retval_0_reg;
reg [4:0] main_seed_address_a;
wire [31:0] main_seed_out_a;
wire [4:0] main_seed_address_b;
wire [31:0] main_seed_out_b;
reg [5:0] main_entry_vla577_address_a;
reg  main_entry_vla577_write_enable_a;
reg [31:0] main_entry_vla577_in_a;
wire [31:0] main_entry_vla577_out_a;
reg [5:0] main_entry_vla577_address_b;
reg  main_entry_vla577_write_enable_b;
reg [31:0] main_entry_vla577_in_b;
wire [31:0] main_entry_vla577_out_b;
reg [5:0] main_entry_vla1578_address_a;
reg  main_entry_vla1578_write_enable_a;
reg [31:0] main_entry_vla1578_in_a;
wire [31:0] main_entry_vla1578_out_a;
reg [5:0] main_entry_vla1578_address_b;
reg  main_entry_vla1578_write_enable_b;
reg [31:0] main_entry_vla1578_in_b;
wire [31:0] main_entry_vla1578_out_b;
reg [4:0] main_entry_vla2579_address_a;
reg  main_entry_vla2579_write_enable_a;
reg [63:0] main_entry_vla2579_in_a;
wire [63:0] main_entry_vla2579_out_a;
reg [4:0] main_entry_vla2579_address_b;
reg  main_entry_vla2579_write_enable_b;
reg [63:0] main_entry_vla2579_in_b;
wire [63:0] main_entry_vla2579_out_b;
reg [4:0] main_entry_vla3580_address_a;
reg  main_entry_vla3580_write_enable_a;
reg [63:0] main_entry_vla3580_in_a;
wire [63:0] main_entry_vla3580_out_a;
reg [4:0] main_entry_vla3580_address_b;
reg  main_entry_vla3580_write_enable_b;
reg [63:0] main_entry_vla3580_in_b;
wire [63:0] main_entry_vla3580_out_b;
reg [5:0] main_entry_vla4581_address_a;
reg  main_entry_vla4581_write_enable_a;
reg [63:0] main_entry_vla4581_in_a;
wire [63:0] main_entry_vla4581_out_a;
reg [5:0] main_entry_vla4581_address_b;
reg  main_entry_vla4581_write_enable_b;
reg [63:0] main_entry_vla4581_in_b;
wire [63:0] main_entry_vla4581_out_b;
reg  legup_function_call;
reg [63:0] main_signed_modulus_64_0_op0;
reg [4:0] main_signed_modulus_64_0_op1;
reg  main_signed_modulus_64_0_inst_clock;
reg  main_signed_modulus_64_0_inst_aclr;
reg  main_signed_modulus_64_0_inst_clken;
reg [63:0] main_signed_modulus_64_0_inst_numer;
reg [4:0] main_signed_modulus_64_0_inst_denom;
wire [63:0] main_signed_modulus_64_0_inst_quotient;
wire [4:0] main_signed_modulus_64_0_inst_remain;
reg [4:0] divide_main_sum_exit112_rem185_temp_out;
reg  divide_main_sum_exit112_rem185_en;
reg [3:0] divide_main_sum_exit112_rem185_out;
reg [3:0] main_signed_modulus_64_0;
reg [63:0] main_signed_divide_64_0_op0;
reg [3:0] main_signed_divide_64_0_op1;
reg  main_signed_divide_64_0_inst_clock;
reg  main_signed_divide_64_0_inst_aclr;
reg  main_signed_divide_64_0_inst_clken;
reg [63:0] main_signed_divide_64_0_inst_numer;
reg [3:0] main_signed_divide_64_0_inst_denom;
wire [63:0] main_signed_divide_64_0_inst_quotient;
wire [3:0] main_signed_divide_64_0_inst_remain;
reg [63:0] divide_main_if_end370_div_temp_out;
reg  divide_main_if_end370_div_en;
reg [62:0] divide_main_if_end370_div_out;
reg [62:0] main_signed_divide_64_0;
wire [3:0] main_NodeBlock9_Pivot10_op1_temp;
wire [4:0] main_NodeBlock7_Pivot8_op1_temp;
wire [4:0] main_NodeBlock5_Pivot6_op1_temp;
wire [2:0] main_NodeBlock1_Pivot2_op1_temp;
wire [3:0] main_NodeBlock_Pivot_op1_temp;
reg [30:0] main_for_end94_rem_width_extended;
wire [1:0] main_for_inc_i_cmp_i_op1_temp;
reg [31:0] main_sum_exit_rem101_width_extended;
wire [1:0] main_for_inc_i26_cmp_i25_op1_temp;
wire  main_sum_exit28_bit_concat22_bit_select_operand_2;
wire [1:0] main_sum_exit28_bit_concat20_bit_select_operand_2;
reg [31:0] main_if_end127_rem131_width_extended;
wire [1:0] main_for_inc_i54_cmp_i53_op1_temp;
wire [1:0] main_for_inc_i96_cmp_i95_op1_temp;
wire [1:0] main_for_inc_i124_cmp_i123_op1_temp;
wire [1:0] main_for_inc_i152_cmp_i151_op1_temp;
wire [1:0] main_for_inc_i138_cmp_i137_op1_temp;
wire [1:0] main_for_inc_i110_cmp_i109_op1_temp;
wire [1:0] main_for_inc_i82_cmp_i81_op1_temp;
wire [1:0] main_for_inc_i68_cmp_i67_op1_temp;
wire [1:0] main_for_inc_i40_cmp_i39_op1_temp;
wire [3:0] main_NodeBlock16_Pivot17_op1_temp;
wire  main_if_end239_bit_concat16_bit_select_operand_2;
wire [1:0] main_if_end239_bit_concat14_bit_select_operand_2;
wire [7:0] main_if_else268_cmp269_op1_temp;
reg [31:0] main_if_end285_rem289_width_extended;
wire [1:0] main_for_inc_i12_cmp_i11_op1_temp;
wire [2:0] main_NodeBlock25_Pivot26_op1_temp;
wire [3:0] main_NodeBlock23_Pivot24_op1_temp;
wire  main_if_end322_bit_concat10_bit_select_operand_2;
wire [1:0] main_if_end322_bit_concat8_bit_select_operand_2;
wire [7:0] main_if_else353_cmp354_op1_temp;
reg [30:0] main_for_cond403_preheader_i_3593_reg_width_extended;
wire  main_for_cond403_preheader_bit_concat4_bit_select_operand_2;
wire [1:0] main_for_cond403_preheader_bit_concat2_bit_select_operand_2;
wire  main_for_cond403_preheader_bit_concat_bit_select_operand_2;

/*   %rem185 = srem i64 %call183, 6, !dbg !334, !MSB !222, !LSB !100, !extendFrom !222*/
lpm_divide main_signed_modulus_64_0_inst (
	.clock (main_signed_modulus_64_0_inst_clock),
	.aclr (main_signed_modulus_64_0_inst_aclr),
	.clken (main_signed_modulus_64_0_inst_clken),
	.numer (main_signed_modulus_64_0_inst_numer),
	.denom (main_signed_modulus_64_0_inst_denom),
	.quotient (main_signed_modulus_64_0_inst_quotient),
	.remain (main_signed_modulus_64_0_inst_remain)
);

defparam
	main_signed_modulus_64_0_inst.lpm_widthn = 64,
	main_signed_modulus_64_0_inst.lpm_widthd = 5,
	main_signed_modulus_64_0_inst.lpm_drepresentation = "SIGNED",
	main_signed_modulus_64_0_inst.lpm_nrepresentation = "SIGNED",
	main_signed_modulus_64_0_inst.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE",
	main_signed_modulus_64_0_inst.lpm_pipeline = 64;

/*   %div = sdiv i64 %mul.sub, 2, !dbg !470, !MSB !207, !LSB !100, !extendFrom !471*/
lpm_divide main_signed_divide_64_0_inst (
	.clock (main_signed_divide_64_0_inst_clock),
	.aclr (main_signed_divide_64_0_inst_aclr),
	.clken (main_signed_divide_64_0_inst_clken),
	.numer (main_signed_divide_64_0_inst_numer),
	.denom (main_signed_divide_64_0_inst_denom),
	.quotient (main_signed_divide_64_0_inst_quotient),
	.remain (main_signed_divide_64_0_inst_remain)
);

defparam
	main_signed_divide_64_0_inst.lpm_widthn = 64,
	main_signed_divide_64_0_inst.lpm_widthd = 4,
	main_signed_divide_64_0_inst.lpm_drepresentation = "SIGNED",
	main_signed_divide_64_0_inst.lpm_nrepresentation = "SIGNED",
	main_signed_divide_64_0_inst.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE",
	main_signed_divide_64_0_inst.lpm_pipeline = 64;



// @main.seed = private unnamed_addr constant [32 x i32] [i32 0, i32 1, i32 0, i32 1, i32 0, i32 0, i32 1, i32 0, i32 0, i32 0, i32 1, i32 0, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 1, i32 1, i32 1...
rom_dual_port main_seed (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_seed_address_a ),
	.q_a( main_seed_out_a ),
	.address_b( main_seed_address_b ),
	.q_b( main_seed_out_b )
);
defparam main_seed.width_a = 32;
defparam main_seed.widthad_a = 5;
defparam main_seed.numwords_a = 32;
defparam main_seed.width_b = 32;
defparam main_seed.widthad_b = 5;
defparam main_seed.numwords_b = 32;
defparam main_seed.latency = 1;
defparam main_seed.init_file = {`MEM_INIT_DIR, "main_seed.mif"};


//   %vla577 = alloca [37 x i32], align 4, !dbg !101, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port main_entry_vla577 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla577_address_a ),
	.wren_a( main_entry_vla577_write_enable_a ),
	.data_a( main_entry_vla577_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla577_out_a ),
	.address_b( main_entry_vla577_address_b ),
	.wren_b( main_entry_vla577_write_enable_b ),
	.data_b( main_entry_vla577_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla577_out_b )
);
defparam main_entry_vla577.width_a = 32;
defparam main_entry_vla577.widthad_a = 6;
defparam main_entry_vla577.width_be_a = 4;
defparam main_entry_vla577.numwords_a = 37;
defparam main_entry_vla577.width_b = 32;
defparam main_entry_vla577.widthad_b = 6;
defparam main_entry_vla577.width_be_b = 4;
defparam main_entry_vla577.numwords_b = 37;
defparam main_entry_vla577.latency = 1;


//   %vla1578 = alloca [37 x i32], align 4, !dbg !101, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port main_entry_vla1578 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla1578_address_a ),
	.wren_a( main_entry_vla1578_write_enable_a ),
	.data_a( main_entry_vla1578_in_a ),
	.byteena_a( {4{1'b1}} ),
	.q_a( main_entry_vla1578_out_a ),
	.address_b( main_entry_vla1578_address_b ),
	.wren_b( main_entry_vla1578_write_enable_b ),
	.data_b( main_entry_vla1578_in_b ),
	.byteena_b( {4{1'b1}} ),
	.q_b( main_entry_vla1578_out_b )
);
defparam main_entry_vla1578.width_a = 32;
defparam main_entry_vla1578.widthad_a = 6;
defparam main_entry_vla1578.width_be_a = 4;
defparam main_entry_vla1578.numwords_a = 37;
defparam main_entry_vla1578.width_b = 32;
defparam main_entry_vla1578.widthad_b = 6;
defparam main_entry_vla1578.width_be_b = 4;
defparam main_entry_vla1578.numwords_b = 37;
defparam main_entry_vla1578.latency = 1;


//   %vla2579 = alloca [32 x i64], align 8, !dbg !102, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port main_entry_vla2579 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla2579_address_a ),
	.wren_a( main_entry_vla2579_write_enable_a ),
	.data_a( main_entry_vla2579_in_a ),
	.byteena_a( {8{1'b1}} ),
	.q_a( main_entry_vla2579_out_a ),
	.address_b( main_entry_vla2579_address_b ),
	.wren_b( main_entry_vla2579_write_enable_b ),
	.data_b( main_entry_vla2579_in_b ),
	.byteena_b( {8{1'b1}} ),
	.q_b( main_entry_vla2579_out_b )
);
defparam main_entry_vla2579.width_a = 64;
defparam main_entry_vla2579.widthad_a = 5;
defparam main_entry_vla2579.width_be_a = 8;
defparam main_entry_vla2579.numwords_a = 32;
defparam main_entry_vla2579.width_b = 64;
defparam main_entry_vla2579.widthad_b = 5;
defparam main_entry_vla2579.width_be_b = 8;
defparam main_entry_vla2579.numwords_b = 32;
defparam main_entry_vla2579.latency = 1;


//   %vla3580 = alloca [32 x i64], align 8, !dbg !102, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port main_entry_vla3580 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla3580_address_a ),
	.wren_a( main_entry_vla3580_write_enable_a ),
	.data_a( main_entry_vla3580_in_a ),
	.byteena_a( {8{1'b1}} ),
	.q_a( main_entry_vla3580_out_a ),
	.address_b( main_entry_vla3580_address_b ),
	.wren_b( main_entry_vla3580_write_enable_b ),
	.data_b( main_entry_vla3580_in_b ),
	.byteena_b( {8{1'b1}} ),
	.q_b( main_entry_vla3580_out_b )
);
defparam main_entry_vla3580.width_a = 64;
defparam main_entry_vla3580.widthad_a = 5;
defparam main_entry_vla3580.width_be_a = 8;
defparam main_entry_vla3580.numwords_a = 32;
defparam main_entry_vla3580.width_b = 64;
defparam main_entry_vla3580.widthad_b = 5;
defparam main_entry_vla3580.width_be_b = 8;
defparam main_entry_vla3580.numwords_b = 32;
defparam main_entry_vla3580.latency = 1;


//   %vla4581 = alloca [36 x i64], align 8, !dbg !103, !MSB !99, !LSB !100, !extendFrom !99
ram_dual_port main_entry_vla4581 (
	.clk( clk ),
	.clken( !fsm_stall ),
	.address_a( main_entry_vla4581_address_a ),
	.wren_a( main_entry_vla4581_write_enable_a ),
	.data_a( main_entry_vla4581_in_a ),
	.byteena_a( {8{1'b1}} ),
	.q_a( main_entry_vla4581_out_a ),
	.address_b( main_entry_vla4581_address_b ),
	.wren_b( main_entry_vla4581_write_enable_b ),
	.data_b( main_entry_vla4581_in_b ),
	.byteena_b( {8{1'b1}} ),
	.q_b( main_entry_vla4581_out_b )
);
defparam main_entry_vla4581.width_a = 64;
defparam main_entry_vla4581.widthad_a = 6;
defparam main_entry_vla4581.width_be_a = 8;
defparam main_entry_vla4581.numwords_a = 36;
defparam main_entry_vla4581.width_b = 64;
defparam main_entry_vla4581.widthad_b = 6;
defparam main_entry_vla4581.width_be_b = 8;
defparam main_entry_vla4581.numwords_b = 36;
defparam main_entry_vla4581.latency = 1;

/* Unsynthesizable Statements */
/* synthesis translate_off */
always @(posedge clk)
	if (!fsm_stall) begin
	if ((cur_state == LEGUP_F_main_BB_if_then271_881)) begin
		$write("No solution\n");
	end
	if ((cur_state == LEGUP_F_main_BB_if_then356_981)) begin
		$write("No solution\n");
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1054)) begin
		$write("%3lld ", $signed(main_for_cond403_preheader_54));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond403_preheader_54) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1054)) begin
		$write("%3lld ", $signed(main_for_cond403_preheader_55));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond403_preheader_55) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1055)) begin
		$write("%3lld ", $signed(main_for_cond403_preheader_56));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond403_preheader_56) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1055)) begin
		$write("%3lld ", $signed(main_for_cond403_preheader_57));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond403_preheader_57) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1056)) begin
		$write("%3lld ", $signed(main_for_cond403_preheader_58));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond403_preheader_58) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1056)) begin
		$write("%3lld ", $signed(main_for_cond403_preheader_59));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_for_cond403_preheader_59) === 1'bX) finish <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1056)) begin
		$write("\n");
	end
	if ((cur_state == LEGUP_F_main_BB_for_end416_1057)) begin
		$write("\nEvaluation = %d\nEvaluation 1-hop = %d\n", $signed(main_NodeBlock9_sum_mesh_0_reg), $signed(main_NodeBlock9_sum_1hop_0_reg));
		// to fix quartus warning
		if (reset == 1'b0 && ^(main_NodeBlock9_sum_mesh_0_reg) === 1'bX) finish <= 0;
		if (reset == 1'b0 && ^(main_NodeBlock9_sum_1hop_0_reg) === 1'bX) finish <= 0;
	end
end
/* synthesis translate_on */
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  /* synthesis parallel_case */
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_main_BB_entry_1;
LEGUP_F_main_BB_LeafBlock12_853:
	if ((fsm_stall == 1'd0) && (main_LeafBlock12_SwitchLeaf13 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then218_854;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock12_SwitchLeaf13 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else231_860;
LEGUP_F_main_BB_LeafBlock14_852:
	if ((fsm_stall == 1'd0) && (main_LeafBlock14_SwitchLeaf15 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then226_857;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock14_SwitchLeaf15 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else231_860;
LEGUP_F_main_BB_LeafBlock19_967:
	if ((fsm_stall == 1'd0) && (main_LeafBlock19_SwitchLeaf20 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then294_968;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock19_SwitchLeaf20 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else315_971;
LEGUP_F_main_BB_LeafBlock21_966:
	if ((fsm_stall == 1'd0) && (main_LeafBlock21_SwitchLeaf22 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then310_970;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock21_SwitchLeaf22 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else315_971;
LEGUP_F_main_BB_LeafBlock3_9:
	if ((fsm_stall == 1'd0) && (main_LeafBlock3_SwitchLeaf4 == 1'd1))
		next_state = LEGUP_F_main_BB_for_cond403_preheader_preheader_11;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock3_SwitchLeaf4 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_LeafBlock_14:
	if ((fsm_stall == 1'd0) && (main_LeafBlock_SwitchLeaf == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb_15;
	else if ((fsm_stall == 1'd0) && (main_LeafBlock_SwitchLeaf == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_NodeBlock16_851:
	if ((fsm_stall == 1'd0) && (main_NodeBlock16_Pivot17 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock12_853;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock16_Pivot17 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock14_852;
LEGUP_F_main_BB_NodeBlock1_12:
	if ((fsm_stall == 1'd0) && (main_NodeBlock1_Pivot2 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock_14;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock1_Pivot2 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock_13;
LEGUP_F_main_BB_NodeBlock23_965:
	if ((fsm_stall == 1'd0) && (main_NodeBlock23_Pivot24 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then302_969;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock23_Pivot24 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock21_966;
LEGUP_F_main_BB_NodeBlock25_964:
	if ((fsm_stall == 1'd0) && (main_NodeBlock25_Pivot26 == 1'd1))
		next_state = LEGUP_F_main_BB_LeafBlock19_967;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock25_Pivot26 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock23_965;
LEGUP_F_main_BB_NodeBlock25_loopexit_963:
		next_state = LEGUP_F_main_BB_NodeBlock25_964;
LEGUP_F_main_BB_NodeBlock5_8:
	if ((fsm_stall == 1'd0) && (main_NodeBlock5_Pivot6 == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb366_982;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock5_Pivot6 == 1'd0))
		next_state = LEGUP_F_main_BB_LeafBlock3_9;
LEGUP_F_main_BB_NodeBlock7_7:
	if ((fsm_stall == 1'd0) && (main_NodeBlock7_Pivot8 == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb280_883;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock7_Pivot8 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock5_8;
LEGUP_F_main_BB_NodeBlock9_6:
	if ((fsm_stall == 1'd0) && (main_NodeBlock9_Pivot10 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock1_12;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock9_Pivot10 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock7_7;
LEGUP_F_main_BB_NodeBlock9_backedge_10:
		next_state = LEGUP_F_main_BB_NodeBlock9_6;
LEGUP_F_main_BB_NodeBlock_13:
	if ((fsm_stall == 1'd0) && (main_NodeBlock_Pivot == 1'd1))
		next_state = LEGUP_F_main_BB_sw_bb110_201;
	else if ((fsm_stall == 1'd0) && (main_NodeBlock_Pivot == 1'd0))
		next_state = LEGUP_F_main_BB_sw_bb123_205;
LEGUP_F_main_BB_cleanup_1058:
		next_state = LEGUP_0;
LEGUP_F_main_BB_entry_1:
		next_state = LEGUP_F_main_BB_while_body_i_2;
LEGUP_F_main_BB_for_body89_35:
		next_state = LEGUP_F_main_BB_for_body89_36;
LEGUP_F_main_BB_for_body89_36:
	if ((fsm_stall == 1'd0) && (main_for_body89_exitcond20_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_end94_37;
	else if ((fsm_stall == 1'd0) && (main_for_body89_exitcond20_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_body89_35;
LEGUP_F_main_BB_for_body_i103_668:
		next_state = LEGUP_F_main_BB_for_body_i103_669;
LEGUP_F_main_BB_for_body_i103_669:
	if ((fsm_stall == 1'd0) && (main_for_body_i103_cmp2_i100_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i104_670;
	else if ((fsm_stall == 1'd0) && (main_for_body_i103_cmp2_i100_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i106_674;
LEGUP_F_main_BB_for_body_i103_backedge_673:
		next_state = LEGUP_F_main_BB_for_body_i103_668;
LEGUP_F_main_BB_for_body_i117_433:
		next_state = LEGUP_F_main_BB_for_body_i117_434;
LEGUP_F_main_BB_for_body_i117_434:
	if ((fsm_stall == 1'd0) && (main_for_body_i117_cmp2_i114_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i118_435;
	else if ((fsm_stall == 1'd0) && (main_for_body_i117_cmp2_i114_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i120_439;
LEGUP_F_main_BB_for_body_i117_backedge_438:
		next_state = LEGUP_F_main_BB_for_body_i117_433;
LEGUP_F_main_BB_for_body_i131_589:
		next_state = LEGUP_F_main_BB_for_body_i131_590;
LEGUP_F_main_BB_for_body_i131_590:
	if ((fsm_stall == 1'd0) && (main_for_body_i131_cmp2_i128_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i132_591;
	else if ((fsm_stall == 1'd0) && (main_for_body_i131_cmp2_i128_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i134_595;
LEGUP_F_main_BB_for_body_i131_backedge_594:
		next_state = LEGUP_F_main_BB_for_body_i131_589;
LEGUP_F_main_BB_for_body_i145_510:
		next_state = LEGUP_F_main_BB_for_body_i145_511;
LEGUP_F_main_BB_for_body_i145_511:
	if ((fsm_stall == 1'd0) && (main_for_body_i145_cmp2_i142_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i146_512;
	else if ((fsm_stall == 1'd0) && (main_for_body_i145_cmp2_i142_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i148_516;
LEGUP_F_main_BB_for_body_i145_backedge_515:
		next_state = LEGUP_F_main_BB_for_body_i145_510;
LEGUP_F_main_BB_for_body_i19_186:
		next_state = LEGUP_F_main_BB_for_body_i19_187;
LEGUP_F_main_BB_for_body_i19_187:
	if ((fsm_stall == 1'd0) && (main_for_body_i19_cmp2_i16_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i20_188;
	else if ((fsm_stall == 1'd0) && (main_for_body_i19_cmp2_i16_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i22_192;
LEGUP_F_main_BB_for_body_i19_backedge_191:
		next_state = LEGUP_F_main_BB_for_body_i19_186;
LEGUP_F_main_BB_for_body_i33_838:
		next_state = LEGUP_F_main_BB_for_body_i33_839;
LEGUP_F_main_BB_for_body_i33_839:
	if ((fsm_stall == 1'd0) && (main_for_body_i33_cmp2_i30_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i34_840;
	else if ((fsm_stall == 1'd0) && (main_for_body_i33_cmp2_i30_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i36_844;
LEGUP_F_main_BB_for_body_i33_backedge_843:
		next_state = LEGUP_F_main_BB_for_body_i33_838;
LEGUP_F_main_BB_for_body_i47_273:
		next_state = LEGUP_F_main_BB_for_body_i47_274;
LEGUP_F_main_BB_for_body_i47_274:
	if ((fsm_stall == 1'd0) && (main_for_body_i47_cmp2_i44_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i48_275;
	else if ((fsm_stall == 1'd0) && (main_for_body_i47_cmp2_i44_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i50_279;
LEGUP_F_main_BB_for_body_i47_backedge_278:
		next_state = LEGUP_F_main_BB_for_body_i47_273;
LEGUP_F_main_BB_for_body_i5_952:
		next_state = LEGUP_F_main_BB_for_body_i5_953;
LEGUP_F_main_BB_for_body_i5_953:
	if ((fsm_stall == 1'd0) && (main_for_body_i5_cmp2_i2_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i6_954;
	else if ((fsm_stall == 1'd0) && (main_for_body_i5_cmp2_i2_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i8_958;
LEGUP_F_main_BB_for_body_i5_backedge_957:
		next_state = LEGUP_F_main_BB_for_body_i5_952;
LEGUP_F_main_BB_for_body_i61_759:
		next_state = LEGUP_F_main_BB_for_body_i61_760;
LEGUP_F_main_BB_for_body_i61_760:
	if ((fsm_stall == 1'd0) && (main_for_body_i61_cmp2_i58_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i62_761;
	else if ((fsm_stall == 1'd0) && (main_for_body_i61_cmp2_i58_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i64_765;
LEGUP_F_main_BB_for_body_i61_backedge_764:
		next_state = LEGUP_F_main_BB_for_body_i61_759;
LEGUP_F_main_BB_for_body_i75_747:
		next_state = LEGUP_F_main_BB_for_body_i75_748;
LEGUP_F_main_BB_for_body_i75_748:
	if ((fsm_stall == 1'd0) && (main_for_body_i75_cmp2_i72_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i76_749;
	else if ((fsm_stall == 1'd0) && (main_for_body_i75_cmp2_i72_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i78_753;
LEGUP_F_main_BB_for_body_i75_backedge_752:
		next_state = LEGUP_F_main_BB_for_body_i75_747;
LEGUP_F_main_BB_for_body_i89_354:
		next_state = LEGUP_F_main_BB_for_body_i89_355;
LEGUP_F_main_BB_for_body_i89_355:
	if ((fsm_stall == 1'd0) && (main_for_body_i89_cmp2_i86_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i90_356;
	else if ((fsm_stall == 1'd0) && (main_for_body_i89_cmp2_i86_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i92_360;
LEGUP_F_main_BB_for_body_i89_backedge_359:
		next_state = LEGUP_F_main_BB_for_body_i89_354;
LEGUP_F_main_BB_for_body_i_106:
		next_state = LEGUP_F_main_BB_for_body_i_107;
LEGUP_F_main_BB_for_body_i_107:
	if ((fsm_stall == 1'd0) && (main_for_body_i_cmp2_i_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then_i_108;
	else if ((fsm_stall == 1'd0) && (main_for_body_i_cmp2_i_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else7_i_112;
LEGUP_F_main_BB_for_body_i_backedge_111:
		next_state = LEGUP_F_main_BB_for_body_i_106;
LEGUP_F_main_BB_for_cond403_preheader_1052:
		next_state = LEGUP_F_main_BB_for_cond403_preheader_1053;
LEGUP_F_main_BB_for_cond403_preheader_1053:
		next_state = LEGUP_F_main_BB_for_cond403_preheader_1054;
LEGUP_F_main_BB_for_cond403_preheader_1054:
		next_state = LEGUP_F_main_BB_for_cond403_preheader_1055;
LEGUP_F_main_BB_for_cond403_preheader_1055:
		next_state = LEGUP_F_main_BB_for_cond403_preheader_1056;
LEGUP_F_main_BB_for_cond403_preheader_1056:
	if ((fsm_stall == 1'd0) && (main_for_cond403_preheader_exitcond_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_end416_1057;
	else if ((fsm_stall == 1'd0) && (main_for_cond403_preheader_exitcond_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_cond403_preheader_1052;
LEGUP_F_main_BB_for_cond403_preheader_preheader_11:
		next_state = LEGUP_F_main_BB_for_cond403_preheader_1052;
LEGUP_F_main_BB_for_end416_1057:
		next_state = LEGUP_F_main_BB_cleanup_1058;
LEGUP_F_main_BB_for_end94_100:
		next_state = LEGUP_F_main_BB_for_end94_101;
LEGUP_F_main_BB_for_end94_101:
		next_state = LEGUP_F_main_BB_for_end94_102;
LEGUP_F_main_BB_for_end94_102:
		next_state = LEGUP_F_main_BB_for_end94_103;
LEGUP_F_main_BB_for_end94_103:
		next_state = LEGUP_F_main_BB_for_end94_104;
LEGUP_F_main_BB_for_end94_104:
		next_state = LEGUP_F_main_BB_for_end94_105;
LEGUP_F_main_BB_for_end94_105:
		next_state = LEGUP_F_main_BB_for_body_i_106;
LEGUP_F_main_BB_for_end94_37:
		next_state = LEGUP_F_main_BB_for_end94_38;
LEGUP_F_main_BB_for_end94_38:
		next_state = LEGUP_function_call_39;
LEGUP_F_main_BB_for_end94_40:
		next_state = LEGUP_F_main_BB_for_end94_41;
LEGUP_F_main_BB_for_end94_41:
		next_state = LEGUP_F_main_BB_for_end94_42;
LEGUP_F_main_BB_for_end94_42:
		next_state = LEGUP_F_main_BB_for_end94_43;
LEGUP_F_main_BB_for_end94_43:
		next_state = LEGUP_F_main_BB_for_end94_44;
LEGUP_F_main_BB_for_end94_44:
		next_state = LEGUP_F_main_BB_for_end94_45;
LEGUP_F_main_BB_for_end94_45:
		next_state = LEGUP_F_main_BB_for_end94_46;
LEGUP_F_main_BB_for_end94_46:
		next_state = LEGUP_F_main_BB_for_end94_47;
LEGUP_F_main_BB_for_end94_47:
		next_state = LEGUP_F_main_BB_for_end94_48;
LEGUP_F_main_BB_for_end94_48:
		next_state = LEGUP_F_main_BB_for_end94_49;
LEGUP_F_main_BB_for_end94_49:
		next_state = LEGUP_F_main_BB_for_end94_50;
LEGUP_F_main_BB_for_end94_50:
		next_state = LEGUP_F_main_BB_for_end94_51;
LEGUP_F_main_BB_for_end94_51:
		next_state = LEGUP_F_main_BB_for_end94_52;
LEGUP_F_main_BB_for_end94_52:
		next_state = LEGUP_F_main_BB_for_end94_53;
LEGUP_F_main_BB_for_end94_53:
		next_state = LEGUP_F_main_BB_for_end94_54;
LEGUP_F_main_BB_for_end94_54:
		next_state = LEGUP_F_main_BB_for_end94_55;
LEGUP_F_main_BB_for_end94_55:
		next_state = LEGUP_F_main_BB_for_end94_56;
LEGUP_F_main_BB_for_end94_56:
		next_state = LEGUP_F_main_BB_for_end94_57;
LEGUP_F_main_BB_for_end94_57:
		next_state = LEGUP_F_main_BB_for_end94_58;
LEGUP_F_main_BB_for_end94_58:
		next_state = LEGUP_F_main_BB_for_end94_59;
LEGUP_F_main_BB_for_end94_59:
		next_state = LEGUP_F_main_BB_for_end94_60;
LEGUP_F_main_BB_for_end94_60:
		next_state = LEGUP_F_main_BB_for_end94_61;
LEGUP_F_main_BB_for_end94_61:
		next_state = LEGUP_F_main_BB_for_end94_62;
LEGUP_F_main_BB_for_end94_62:
		next_state = LEGUP_F_main_BB_for_end94_63;
LEGUP_F_main_BB_for_end94_63:
		next_state = LEGUP_F_main_BB_for_end94_64;
LEGUP_F_main_BB_for_end94_64:
		next_state = LEGUP_F_main_BB_for_end94_65;
LEGUP_F_main_BB_for_end94_65:
		next_state = LEGUP_F_main_BB_for_end94_66;
LEGUP_F_main_BB_for_end94_66:
		next_state = LEGUP_F_main_BB_for_end94_67;
LEGUP_F_main_BB_for_end94_67:
		next_state = LEGUP_F_main_BB_for_end94_68;
LEGUP_F_main_BB_for_end94_68:
		next_state = LEGUP_F_main_BB_for_end94_69;
LEGUP_F_main_BB_for_end94_69:
		next_state = LEGUP_F_main_BB_for_end94_70;
LEGUP_F_main_BB_for_end94_70:
		next_state = LEGUP_F_main_BB_for_end94_71;
LEGUP_F_main_BB_for_end94_71:
		next_state = LEGUP_F_main_BB_for_end94_72;
LEGUP_F_main_BB_for_end94_72:
		next_state = LEGUP_F_main_BB_for_end94_73;
LEGUP_F_main_BB_for_end94_73:
		next_state = LEGUP_F_main_BB_for_end94_74;
LEGUP_F_main_BB_for_end94_74:
		next_state = LEGUP_F_main_BB_for_end94_75;
LEGUP_F_main_BB_for_end94_75:
		next_state = LEGUP_F_main_BB_for_end94_76;
LEGUP_F_main_BB_for_end94_76:
		next_state = LEGUP_F_main_BB_for_end94_77;
LEGUP_F_main_BB_for_end94_77:
		next_state = LEGUP_F_main_BB_for_end94_78;
LEGUP_F_main_BB_for_end94_78:
		next_state = LEGUP_F_main_BB_for_end94_79;
LEGUP_F_main_BB_for_end94_79:
		next_state = LEGUP_F_main_BB_for_end94_80;
LEGUP_F_main_BB_for_end94_80:
		next_state = LEGUP_F_main_BB_for_end94_81;
LEGUP_F_main_BB_for_end94_81:
		next_state = LEGUP_F_main_BB_for_end94_82;
LEGUP_F_main_BB_for_end94_82:
		next_state = LEGUP_F_main_BB_for_end94_83;
LEGUP_F_main_BB_for_end94_83:
		next_state = LEGUP_F_main_BB_for_end94_84;
LEGUP_F_main_BB_for_end94_84:
		next_state = LEGUP_F_main_BB_for_end94_85;
LEGUP_F_main_BB_for_end94_85:
		next_state = LEGUP_F_main_BB_for_end94_86;
LEGUP_F_main_BB_for_end94_86:
		next_state = LEGUP_F_main_BB_for_end94_87;
LEGUP_F_main_BB_for_end94_87:
		next_state = LEGUP_F_main_BB_for_end94_88;
LEGUP_F_main_BB_for_end94_88:
		next_state = LEGUP_F_main_BB_for_end94_89;
LEGUP_F_main_BB_for_end94_89:
		next_state = LEGUP_F_main_BB_for_end94_90;
LEGUP_F_main_BB_for_end94_90:
		next_state = LEGUP_F_main_BB_for_end94_91;
LEGUP_F_main_BB_for_end94_91:
		next_state = LEGUP_F_main_BB_for_end94_92;
LEGUP_F_main_BB_for_end94_92:
		next_state = LEGUP_F_main_BB_for_end94_93;
LEGUP_F_main_BB_for_end94_93:
		next_state = LEGUP_F_main_BB_for_end94_94;
LEGUP_F_main_BB_for_end94_94:
		next_state = LEGUP_F_main_BB_for_end94_95;
LEGUP_F_main_BB_for_end94_95:
		next_state = LEGUP_F_main_BB_for_end94_96;
LEGUP_F_main_BB_for_end94_96:
		next_state = LEGUP_F_main_BB_for_end94_97;
LEGUP_F_main_BB_for_end94_97:
		next_state = LEGUP_F_main_BB_for_end94_98;
LEGUP_F_main_BB_for_end94_98:
		next_state = LEGUP_F_main_BB_for_end94_99;
LEGUP_F_main_BB_for_end94_99:
		next_state = LEGUP_F_main_BB_for_end94_100;
LEGUP_F_main_BB_for_inc_i110_675:
		next_state = LEGUP_F_main_BB_for_inc_i110_676;
LEGUP_F_main_BB_for_inc_i110_676:
	if ((fsm_stall == 1'd0) && (main_for_inc_i110_cmp_i109_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i103_backedge_673;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i110_cmp_i109_reg == 1'd0))
		next_state = LEGUP_F_main_BB_sum_exit112_loopexit_679;
LEGUP_F_main_BB_for_inc_i110_thread_671:
		next_state = LEGUP_F_main_BB_for_inc_i110_thread_672;
LEGUP_F_main_BB_for_inc_i110_thread_672:
		next_state = LEGUP_F_main_BB_for_body_i103_backedge_673;
LEGUP_F_main_BB_for_inc_i124_440:
		next_state = LEGUP_F_main_BB_for_inc_i124_441;
LEGUP_F_main_BB_for_inc_i124_441:
	if ((fsm_stall == 1'd0) && (main_for_inc_i124_cmp_i123_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i117_backedge_438;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i124_cmp_i123_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_end239_loopexit_871;
LEGUP_F_main_BB_for_inc_i124_thread_436:
		next_state = LEGUP_F_main_BB_for_inc_i124_thread_437;
LEGUP_F_main_BB_for_inc_i124_thread_437:
		next_state = LEGUP_F_main_BB_for_body_i117_backedge_438;
LEGUP_F_main_BB_for_inc_i12_959:
		next_state = LEGUP_F_main_BB_for_inc_i12_960;
LEGUP_F_main_BB_for_inc_i12_960:
	if ((fsm_stall == 1'd0) && (main_for_inc_i12_cmp_i11_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i5_backedge_957;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i12_cmp_i11_reg == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock25_loopexit_963;
LEGUP_F_main_BB_for_inc_i12_thread_955:
		next_state = LEGUP_F_main_BB_for_inc_i12_thread_956;
LEGUP_F_main_BB_for_inc_i12_thread_956:
		next_state = LEGUP_F_main_BB_for_body_i5_backedge_957;
LEGUP_F_main_BB_for_inc_i138_596:
		next_state = LEGUP_F_main_BB_for_inc_i138_597;
LEGUP_F_main_BB_for_inc_i138_597:
	if ((fsm_stall == 1'd0) && (main_for_inc_i138_cmp_i137_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i131_backedge_594;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i138_cmp_i137_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_end239_loopexit1_872;
LEGUP_F_main_BB_for_inc_i138_thread_592:
		next_state = LEGUP_F_main_BB_for_inc_i138_thread_593;
LEGUP_F_main_BB_for_inc_i138_thread_593:
		next_state = LEGUP_F_main_BB_for_body_i131_backedge_594;
LEGUP_F_main_BB_for_inc_i152_517:
		next_state = LEGUP_F_main_BB_for_inc_i152_518;
LEGUP_F_main_BB_for_inc_i152_518:
	if ((fsm_stall == 1'd0) && (main_for_inc_i152_cmp_i151_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i145_backedge_515;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i152_cmp_i151_reg == 1'd0))
		next_state = LEGUP_F_main_BB_sum_exit154_loopexit_521;
LEGUP_F_main_BB_for_inc_i152_thread_513:
		next_state = LEGUP_F_main_BB_for_inc_i152_thread_514;
LEGUP_F_main_BB_for_inc_i152_thread_514:
		next_state = LEGUP_F_main_BB_for_body_i145_backedge_515;
LEGUP_F_main_BB_for_inc_i26_193:
		next_state = LEGUP_F_main_BB_for_inc_i26_194;
LEGUP_F_main_BB_for_inc_i26_194:
	if ((fsm_stall == 1'd0) && (main_for_inc_i26_cmp_i25_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i19_backedge_191;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i26_cmp_i25_reg == 1'd0))
		next_state = LEGUP_F_main_BB_sum_exit28_loopexit_197;
LEGUP_F_main_BB_for_inc_i26_thread_189:
		next_state = LEGUP_F_main_BB_for_inc_i26_thread_190;
LEGUP_F_main_BB_for_inc_i26_thread_190:
		next_state = LEGUP_F_main_BB_for_body_i19_backedge_191;
LEGUP_F_main_BB_for_inc_i40_845:
		next_state = LEGUP_F_main_BB_for_inc_i40_846;
LEGUP_F_main_BB_for_inc_i40_846:
	if ((fsm_stall == 1'd0) && (main_for_inc_i40_cmp_i39_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i33_backedge_843;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i40_cmp_i39_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_end239_loopexit3_874;
LEGUP_F_main_BB_for_inc_i40_thread_841:
		next_state = LEGUP_F_main_BB_for_inc_i40_thread_842;
LEGUP_F_main_BB_for_inc_i40_thread_842:
		next_state = LEGUP_F_main_BB_for_body_i33_backedge_843;
LEGUP_F_main_BB_for_inc_i54_280:
		next_state = LEGUP_F_main_BB_for_inc_i54_281;
LEGUP_F_main_BB_for_inc_i54_281:
	if ((fsm_stall == 1'd0) && (main_for_inc_i54_cmp_i53_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i47_backedge_278;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i54_cmp_i53_reg == 1'd0))
		next_state = LEGUP_F_main_BB_sum_exit56_loopexit_284;
LEGUP_F_main_BB_for_inc_i54_thread_276:
		next_state = LEGUP_F_main_BB_for_inc_i54_thread_277;
LEGUP_F_main_BB_for_inc_i54_thread_277:
		next_state = LEGUP_F_main_BB_for_body_i47_backedge_278;
LEGUP_F_main_BB_for_inc_i68_766:
		next_state = LEGUP_F_main_BB_for_inc_i68_767;
LEGUP_F_main_BB_for_inc_i68_767:
	if ((fsm_stall == 1'd0) && (main_for_inc_i68_cmp_i67_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i61_backedge_764;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i68_cmp_i67_reg == 1'd0))
		next_state = LEGUP_F_main_BB_sum_exit70_loopexit_770;
LEGUP_F_main_BB_for_inc_i68_thread_762:
		next_state = LEGUP_F_main_BB_for_inc_i68_thread_763;
LEGUP_F_main_BB_for_inc_i68_thread_763:
		next_state = LEGUP_F_main_BB_for_body_i61_backedge_764;
LEGUP_F_main_BB_for_inc_i82_754:
		next_state = LEGUP_F_main_BB_for_inc_i82_755;
LEGUP_F_main_BB_for_inc_i82_755:
	if ((fsm_stall == 1'd0) && (main_for_inc_i82_cmp_i81_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i75_backedge_752;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i82_cmp_i81_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_end239_loopexit2_873;
LEGUP_F_main_BB_for_inc_i82_thread_750:
		next_state = LEGUP_F_main_BB_for_inc_i82_thread_751;
LEGUP_F_main_BB_for_inc_i82_thread_751:
		next_state = LEGUP_F_main_BB_for_body_i75_backedge_752;
LEGUP_F_main_BB_for_inc_i96_361:
		next_state = LEGUP_F_main_BB_for_inc_i96_362;
LEGUP_F_main_BB_for_inc_i96_362:
	if ((fsm_stall == 1'd0) && (main_for_inc_i96_cmp_i95_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i89_backedge_359;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i96_cmp_i95_reg == 1'd0))
		next_state = LEGUP_F_main_BB_sum_exit98_loopexit_365;
LEGUP_F_main_BB_for_inc_i96_thread_357:
		next_state = LEGUP_F_main_BB_for_inc_i96_thread_358;
LEGUP_F_main_BB_for_inc_i96_thread_358:
		next_state = LEGUP_F_main_BB_for_body_i89_backedge_359;
LEGUP_F_main_BB_for_inc_i_113:
		next_state = LEGUP_F_main_BB_for_inc_i_114;
LEGUP_F_main_BB_for_inc_i_114:
	if ((fsm_stall == 1'd0) && (main_for_inc_i_cmp_i_reg == 1'd1))
		next_state = LEGUP_F_main_BB_for_body_i_backedge_111;
	else if ((fsm_stall == 1'd0) && (main_for_inc_i_cmp_i_reg == 1'd0))
		next_state = LEGUP_F_main_BB_sum_exit_loopexit_117;
LEGUP_F_main_BB_for_inc_i_thread_109:
		next_state = LEGUP_F_main_BB_for_inc_i_thread_110;
LEGUP_F_main_BB_for_inc_i_thread_110:
		next_state = LEGUP_F_main_BB_for_body_i_backedge_111;
LEGUP_F_main_BB_if_else153_442:
	if ((fsm_stall == 1'd0) && (main_if_else153_cmp154 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then156_443;
	else if ((fsm_stall == 1'd0) && (main_if_else153_cmp154 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else171_598;
LEGUP_F_main_BB_if_else171_598:
		next_state = LEGUP_function_call_599;
LEGUP_F_main_BB_if_else171_600:
		next_state = LEGUP_F_main_BB_if_else171_601;
LEGUP_F_main_BB_if_else171_601:
		next_state = LEGUP_F_main_BB_if_else171_602;
LEGUP_F_main_BB_if_else171_602:
		next_state = LEGUP_F_main_BB_if_else171_603;
LEGUP_F_main_BB_if_else171_603:
		next_state = LEGUP_F_main_BB_if_else171_604;
LEGUP_F_main_BB_if_else171_604:
		next_state = LEGUP_F_main_BB_if_else171_605;
LEGUP_F_main_BB_if_else171_605:
		next_state = LEGUP_F_main_BB_if_else171_606;
LEGUP_F_main_BB_if_else171_606:
		next_state = LEGUP_F_main_BB_if_else171_607;
LEGUP_F_main_BB_if_else171_607:
		next_state = LEGUP_F_main_BB_if_else171_608;
LEGUP_F_main_BB_if_else171_608:
		next_state = LEGUP_F_main_BB_if_else171_609;
LEGUP_F_main_BB_if_else171_609:
		next_state = LEGUP_F_main_BB_if_else171_610;
LEGUP_F_main_BB_if_else171_610:
		next_state = LEGUP_F_main_BB_if_else171_611;
LEGUP_F_main_BB_if_else171_611:
		next_state = LEGUP_F_main_BB_if_else171_612;
LEGUP_F_main_BB_if_else171_612:
		next_state = LEGUP_F_main_BB_if_else171_613;
LEGUP_F_main_BB_if_else171_613:
		next_state = LEGUP_F_main_BB_if_else171_614;
LEGUP_F_main_BB_if_else171_614:
		next_state = LEGUP_F_main_BB_if_else171_615;
LEGUP_F_main_BB_if_else171_615:
		next_state = LEGUP_F_main_BB_if_else171_616;
LEGUP_F_main_BB_if_else171_616:
		next_state = LEGUP_F_main_BB_if_else171_617;
LEGUP_F_main_BB_if_else171_617:
		next_state = LEGUP_F_main_BB_if_else171_618;
LEGUP_F_main_BB_if_else171_618:
		next_state = LEGUP_F_main_BB_if_else171_619;
LEGUP_F_main_BB_if_else171_619:
		next_state = LEGUP_F_main_BB_if_else171_620;
LEGUP_F_main_BB_if_else171_620:
		next_state = LEGUP_F_main_BB_if_else171_621;
LEGUP_F_main_BB_if_else171_621:
		next_state = LEGUP_F_main_BB_if_else171_622;
LEGUP_F_main_BB_if_else171_622:
		next_state = LEGUP_F_main_BB_if_else171_623;
LEGUP_F_main_BB_if_else171_623:
		next_state = LEGUP_F_main_BB_if_else171_624;
LEGUP_F_main_BB_if_else171_624:
		next_state = LEGUP_F_main_BB_if_else171_625;
LEGUP_F_main_BB_if_else171_625:
		next_state = LEGUP_F_main_BB_if_else171_626;
LEGUP_F_main_BB_if_else171_626:
		next_state = LEGUP_F_main_BB_if_else171_627;
LEGUP_F_main_BB_if_else171_627:
		next_state = LEGUP_F_main_BB_if_else171_628;
LEGUP_F_main_BB_if_else171_628:
		next_state = LEGUP_F_main_BB_if_else171_629;
LEGUP_F_main_BB_if_else171_629:
		next_state = LEGUP_F_main_BB_if_else171_630;
LEGUP_F_main_BB_if_else171_630:
		next_state = LEGUP_F_main_BB_if_else171_631;
LEGUP_F_main_BB_if_else171_631:
		next_state = LEGUP_F_main_BB_if_else171_632;
LEGUP_F_main_BB_if_else171_632:
		next_state = LEGUP_F_main_BB_if_else171_633;
LEGUP_F_main_BB_if_else171_633:
		next_state = LEGUP_F_main_BB_if_else171_634;
LEGUP_F_main_BB_if_else171_634:
		next_state = LEGUP_F_main_BB_if_else171_635;
LEGUP_F_main_BB_if_else171_635:
		next_state = LEGUP_F_main_BB_if_else171_636;
LEGUP_F_main_BB_if_else171_636:
		next_state = LEGUP_F_main_BB_if_else171_637;
LEGUP_F_main_BB_if_else171_637:
		next_state = LEGUP_F_main_BB_if_else171_638;
LEGUP_F_main_BB_if_else171_638:
		next_state = LEGUP_F_main_BB_if_else171_639;
LEGUP_F_main_BB_if_else171_639:
		next_state = LEGUP_F_main_BB_if_else171_640;
LEGUP_F_main_BB_if_else171_640:
		next_state = LEGUP_F_main_BB_if_else171_641;
LEGUP_F_main_BB_if_else171_641:
		next_state = LEGUP_F_main_BB_if_else171_642;
LEGUP_F_main_BB_if_else171_642:
		next_state = LEGUP_F_main_BB_if_else171_643;
LEGUP_F_main_BB_if_else171_643:
		next_state = LEGUP_F_main_BB_if_else171_644;
LEGUP_F_main_BB_if_else171_644:
		next_state = LEGUP_F_main_BB_if_else171_645;
LEGUP_F_main_BB_if_else171_645:
		next_state = LEGUP_F_main_BB_if_else171_646;
LEGUP_F_main_BB_if_else171_646:
		next_state = LEGUP_F_main_BB_if_else171_647;
LEGUP_F_main_BB_if_else171_647:
		next_state = LEGUP_F_main_BB_if_else171_648;
LEGUP_F_main_BB_if_else171_648:
		next_state = LEGUP_F_main_BB_if_else171_649;
LEGUP_F_main_BB_if_else171_649:
		next_state = LEGUP_F_main_BB_if_else171_650;
LEGUP_F_main_BB_if_else171_650:
		next_state = LEGUP_F_main_BB_if_else171_651;
LEGUP_F_main_BB_if_else171_651:
		next_state = LEGUP_F_main_BB_if_else171_652;
LEGUP_F_main_BB_if_else171_652:
		next_state = LEGUP_F_main_BB_if_else171_653;
LEGUP_F_main_BB_if_else171_653:
		next_state = LEGUP_F_main_BB_if_else171_654;
LEGUP_F_main_BB_if_else171_654:
		next_state = LEGUP_F_main_BB_if_else171_655;
LEGUP_F_main_BB_if_else171_655:
		next_state = LEGUP_F_main_BB_if_else171_656;
LEGUP_F_main_BB_if_else171_656:
		next_state = LEGUP_F_main_BB_if_else171_657;
LEGUP_F_main_BB_if_else171_657:
		next_state = LEGUP_F_main_BB_if_else171_658;
LEGUP_F_main_BB_if_else171_658:
		next_state = LEGUP_F_main_BB_if_else171_659;
LEGUP_F_main_BB_if_else171_659:
		next_state = LEGUP_F_main_BB_if_else171_660;
LEGUP_F_main_BB_if_else171_660:
		next_state = LEGUP_F_main_BB_if_else171_661;
LEGUP_F_main_BB_if_else171_661:
		next_state = LEGUP_F_main_BB_if_else171_662;
LEGUP_F_main_BB_if_else171_662:
		next_state = LEGUP_F_main_BB_if_else171_663;
LEGUP_F_main_BB_if_else171_663:
		next_state = LEGUP_F_main_BB_if_else171_664;
LEGUP_F_main_BB_if_else171_664:
	if ((fsm_stall == 1'd0) && (main_if_else171_cmp172_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then174_665;
	else if ((fsm_stall == 1'd0) && (main_if_else171_cmp172_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else189_756;
LEGUP_F_main_BB_if_else189_756:
		next_state = LEGUP_F_main_BB_if_else189_757;
LEGUP_F_main_BB_if_else189_757:
		next_state = LEGUP_F_main_BB_if_else189_758;
LEGUP_F_main_BB_if_else189_758:
		next_state = LEGUP_F_main_BB_for_body_i61_759;
LEGUP_F_main_BB_if_else207_847:
	if ((fsm_stall == 1'd0) && (main_sum_exit56_cmp137_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then210_848;
	else if ((fsm_stall == 1'd0) && (main_sum_exit56_cmp137_reg == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock16_851;
LEGUP_F_main_BB_if_else231_860:
		next_state = LEGUP_F_main_BB_if_else231_861;
LEGUP_F_main_BB_if_else231_861:
		next_state = LEGUP_F_main_BB_if_else231_862;
LEGUP_F_main_BB_if_else231_862:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_else268_880:
	if ((fsm_stall == 1'd0) && (main_if_else268_cmp269 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then271_881;
	else if ((fsm_stall == 1'd0) && (main_if_else268_cmp269 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end274_882;
LEGUP_F_main_BB_if_else315_971:
		next_state = LEGUP_F_main_BB_if_end322_972;
LEGUP_F_main_BB_if_else353_980:
	if ((fsm_stall == 1'd0) && (main_if_else353_cmp354 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then356_981;
	else if ((fsm_stall == 1'd0) && (main_if_else353_cmp354 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_if_else7_i106_674:
	if ((fsm_stall == 1'd0) && (main_for_body_i103_cmp3_i102_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit112_storemerge_677;
	else if ((fsm_stall == 1'd0) && (main_for_body_i103_cmp3_i102_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i110_675;
LEGUP_F_main_BB_if_else7_i120_439:
	if ((fsm_stall == 1'd0) && (main_for_body_i117_cmp3_i116_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge_863;
	else if ((fsm_stall == 1'd0) && (main_for_body_i117_cmp3_i116_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i124_440;
LEGUP_F_main_BB_if_else7_i134_595:
	if ((fsm_stall == 1'd0) && (main_for_body_i131_cmp3_i130_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge17_865;
	else if ((fsm_stall == 1'd0) && (main_for_body_i131_cmp3_i130_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i138_596;
LEGUP_F_main_BB_if_else7_i148_516:
	if ((fsm_stall == 1'd0) && (main_for_body_i145_cmp3_i144_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit154_storemerge_519;
	else if ((fsm_stall == 1'd0) && (main_for_body_i145_cmp3_i144_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i152_517;
LEGUP_F_main_BB_if_else7_i22_192:
	if ((fsm_stall == 1'd0) && (main_for_body_i19_cmp3_i18_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit28_storemerge_195;
	else if ((fsm_stall == 1'd0) && (main_for_body_i19_cmp3_i18_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i26_193;
LEGUP_F_main_BB_if_else7_i36_844:
	if ((fsm_stall == 1'd0) && (main_for_body_i33_cmp3_i32_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge19_869;
	else if ((fsm_stall == 1'd0) && (main_for_body_i33_cmp3_i32_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i40_845;
LEGUP_F_main_BB_if_else7_i50_279:
	if ((fsm_stall == 1'd0) && (main_for_body_i47_cmp3_i46_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit56_storemerge_282;
	else if ((fsm_stall == 1'd0) && (main_for_body_i47_cmp3_i46_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i54_280;
LEGUP_F_main_BB_if_else7_i64_765:
	if ((fsm_stall == 1'd0) && (main_for_body_i61_cmp3_i60_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit70_storemerge_768;
	else if ((fsm_stall == 1'd0) && (main_for_body_i61_cmp3_i60_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i68_766;
LEGUP_F_main_BB_if_else7_i78_753:
	if ((fsm_stall == 1'd0) && (main_for_body_i75_cmp3_i74_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge18_867;
	else if ((fsm_stall == 1'd0) && (main_for_body_i75_cmp3_i74_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i82_754;
LEGUP_F_main_BB_if_else7_i8_958:
	if ((fsm_stall == 1'd0) && (main_for_body_i5_cmp3_i4_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit14_storemerge_961;
	else if ((fsm_stall == 1'd0) && (main_for_body_i5_cmp3_i4_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i12_959;
LEGUP_F_main_BB_if_else7_i92_360:
	if ((fsm_stall == 1'd0) && (main_for_body_i89_cmp3_i88_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit98_storemerge_363;
	else if ((fsm_stall == 1'd0) && (main_for_body_i89_cmp3_i88_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i96_361;
LEGUP_F_main_BB_if_else7_i_112:
	if ((fsm_stall == 1'd0) && (main_for_body_i_cmp3_i_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit_storemerge_115;
	else if ((fsm_stall == 1'd0) && (main_for_body_i_cmp3_i_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i_113;
LEGUP_F_main_BB_if_end127_206:
		next_state = LEGUP_function_call_207;
LEGUP_F_main_BB_if_end127_208:
		next_state = LEGUP_F_main_BB_if_end127_209;
LEGUP_F_main_BB_if_end127_209:
		next_state = LEGUP_F_main_BB_if_end127_210;
LEGUP_F_main_BB_if_end127_210:
		next_state = LEGUP_F_main_BB_if_end127_211;
LEGUP_F_main_BB_if_end127_211:
		next_state = LEGUP_F_main_BB_if_end127_212;
LEGUP_F_main_BB_if_end127_212:
		next_state = LEGUP_F_main_BB_if_end127_213;
LEGUP_F_main_BB_if_end127_213:
		next_state = LEGUP_F_main_BB_if_end127_214;
LEGUP_F_main_BB_if_end127_214:
		next_state = LEGUP_F_main_BB_if_end127_215;
LEGUP_F_main_BB_if_end127_215:
		next_state = LEGUP_F_main_BB_if_end127_216;
LEGUP_F_main_BB_if_end127_216:
		next_state = LEGUP_F_main_BB_if_end127_217;
LEGUP_F_main_BB_if_end127_217:
		next_state = LEGUP_F_main_BB_if_end127_218;
LEGUP_F_main_BB_if_end127_218:
		next_state = LEGUP_F_main_BB_if_end127_219;
LEGUP_F_main_BB_if_end127_219:
		next_state = LEGUP_F_main_BB_if_end127_220;
LEGUP_F_main_BB_if_end127_220:
		next_state = LEGUP_F_main_BB_if_end127_221;
LEGUP_F_main_BB_if_end127_221:
		next_state = LEGUP_F_main_BB_if_end127_222;
LEGUP_F_main_BB_if_end127_222:
		next_state = LEGUP_F_main_BB_if_end127_223;
LEGUP_F_main_BB_if_end127_223:
		next_state = LEGUP_F_main_BB_if_end127_224;
LEGUP_F_main_BB_if_end127_224:
		next_state = LEGUP_F_main_BB_if_end127_225;
LEGUP_F_main_BB_if_end127_225:
		next_state = LEGUP_F_main_BB_if_end127_226;
LEGUP_F_main_BB_if_end127_226:
		next_state = LEGUP_F_main_BB_if_end127_227;
LEGUP_F_main_BB_if_end127_227:
		next_state = LEGUP_F_main_BB_if_end127_228;
LEGUP_F_main_BB_if_end127_228:
		next_state = LEGUP_F_main_BB_if_end127_229;
LEGUP_F_main_BB_if_end127_229:
		next_state = LEGUP_F_main_BB_if_end127_230;
LEGUP_F_main_BB_if_end127_230:
		next_state = LEGUP_F_main_BB_if_end127_231;
LEGUP_F_main_BB_if_end127_231:
		next_state = LEGUP_F_main_BB_if_end127_232;
LEGUP_F_main_BB_if_end127_232:
		next_state = LEGUP_F_main_BB_if_end127_233;
LEGUP_F_main_BB_if_end127_233:
		next_state = LEGUP_F_main_BB_if_end127_234;
LEGUP_F_main_BB_if_end127_234:
		next_state = LEGUP_F_main_BB_if_end127_235;
LEGUP_F_main_BB_if_end127_235:
		next_state = LEGUP_F_main_BB_if_end127_236;
LEGUP_F_main_BB_if_end127_236:
		next_state = LEGUP_F_main_BB_if_end127_237;
LEGUP_F_main_BB_if_end127_237:
		next_state = LEGUP_F_main_BB_if_end127_238;
LEGUP_F_main_BB_if_end127_238:
		next_state = LEGUP_F_main_BB_if_end127_239;
LEGUP_F_main_BB_if_end127_239:
		next_state = LEGUP_F_main_BB_if_end127_240;
LEGUP_F_main_BB_if_end127_240:
		next_state = LEGUP_F_main_BB_if_end127_241;
LEGUP_F_main_BB_if_end127_241:
		next_state = LEGUP_F_main_BB_if_end127_242;
LEGUP_F_main_BB_if_end127_242:
		next_state = LEGUP_F_main_BB_if_end127_243;
LEGUP_F_main_BB_if_end127_243:
		next_state = LEGUP_F_main_BB_if_end127_244;
LEGUP_F_main_BB_if_end127_244:
		next_state = LEGUP_F_main_BB_if_end127_245;
LEGUP_F_main_BB_if_end127_245:
		next_state = LEGUP_F_main_BB_if_end127_246;
LEGUP_F_main_BB_if_end127_246:
		next_state = LEGUP_F_main_BB_if_end127_247;
LEGUP_F_main_BB_if_end127_247:
		next_state = LEGUP_F_main_BB_if_end127_248;
LEGUP_F_main_BB_if_end127_248:
		next_state = LEGUP_F_main_BB_if_end127_249;
LEGUP_F_main_BB_if_end127_249:
		next_state = LEGUP_F_main_BB_if_end127_250;
LEGUP_F_main_BB_if_end127_250:
		next_state = LEGUP_F_main_BB_if_end127_251;
LEGUP_F_main_BB_if_end127_251:
		next_state = LEGUP_F_main_BB_if_end127_252;
LEGUP_F_main_BB_if_end127_252:
		next_state = LEGUP_F_main_BB_if_end127_253;
LEGUP_F_main_BB_if_end127_253:
		next_state = LEGUP_F_main_BB_if_end127_254;
LEGUP_F_main_BB_if_end127_254:
		next_state = LEGUP_F_main_BB_if_end127_255;
LEGUP_F_main_BB_if_end127_255:
		next_state = LEGUP_F_main_BB_if_end127_256;
LEGUP_F_main_BB_if_end127_256:
		next_state = LEGUP_F_main_BB_if_end127_257;
LEGUP_F_main_BB_if_end127_257:
		next_state = LEGUP_F_main_BB_if_end127_258;
LEGUP_F_main_BB_if_end127_258:
		next_state = LEGUP_F_main_BB_if_end127_259;
LEGUP_F_main_BB_if_end127_259:
		next_state = LEGUP_F_main_BB_if_end127_260;
LEGUP_F_main_BB_if_end127_260:
		next_state = LEGUP_F_main_BB_if_end127_261;
LEGUP_F_main_BB_if_end127_261:
		next_state = LEGUP_F_main_BB_if_end127_262;
LEGUP_F_main_BB_if_end127_262:
		next_state = LEGUP_F_main_BB_if_end127_263;
LEGUP_F_main_BB_if_end127_263:
		next_state = LEGUP_F_main_BB_if_end127_264;
LEGUP_F_main_BB_if_end127_264:
		next_state = LEGUP_F_main_BB_if_end127_265;
LEGUP_F_main_BB_if_end127_265:
		next_state = LEGUP_F_main_BB_if_end127_266;
LEGUP_F_main_BB_if_end127_266:
		next_state = LEGUP_F_main_BB_if_end127_267;
LEGUP_F_main_BB_if_end127_267:
		next_state = LEGUP_F_main_BB_if_end127_268;
LEGUP_F_main_BB_if_end127_268:
		next_state = LEGUP_F_main_BB_if_end127_269;
LEGUP_F_main_BB_if_end127_269:
		next_state = LEGUP_F_main_BB_if_end127_270;
LEGUP_F_main_BB_if_end127_270:
		next_state = LEGUP_F_main_BB_if_end127_271;
LEGUP_F_main_BB_if_end127_271:
		next_state = LEGUP_F_main_BB_if_end127_272;
LEGUP_F_main_BB_if_end127_272:
		next_state = LEGUP_F_main_BB_for_body_i47_273;
LEGUP_F_main_BB_if_end239_875:
		next_state = LEGUP_F_main_BB_if_end239_876;
LEGUP_F_main_BB_if_end239_876:
		next_state = LEGUP_F_main_BB_if_end239_877;
LEGUP_F_main_BB_if_end239_877:
	if ((fsm_stall == 1'd0) && (main_if_end239_or_cond583 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then260_878;
	else if ((fsm_stall == 1'd0) && (main_if_end239_or_cond583 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else268_880;
LEGUP_F_main_BB_if_end239_loopexit1_872:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end239_loopexit2_873:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end239_loopexit3_874:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end239_loopexit_871:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end239_storemerge17_865:
		next_state = LEGUP_F_main_BB_if_end239_storemerge17_866;
LEGUP_F_main_BB_if_end239_storemerge17_866:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end239_storemerge18_867:
		next_state = LEGUP_F_main_BB_if_end239_storemerge18_868;
LEGUP_F_main_BB_if_end239_storemerge18_868:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end239_storemerge19_869:
		next_state = LEGUP_F_main_BB_if_end239_storemerge19_870;
LEGUP_F_main_BB_if_end239_storemerge19_870:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end239_storemerge_863:
		next_state = LEGUP_F_main_BB_if_end239_storemerge_864;
LEGUP_F_main_BB_if_end239_storemerge_864:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_end274_882:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_if_end285_885:
		next_state = LEGUP_function_call_886;
LEGUP_F_main_BB_if_end285_887:
		next_state = LEGUP_F_main_BB_if_end285_888;
LEGUP_F_main_BB_if_end285_888:
		next_state = LEGUP_F_main_BB_if_end285_889;
LEGUP_F_main_BB_if_end285_889:
		next_state = LEGUP_F_main_BB_if_end285_890;
LEGUP_F_main_BB_if_end285_890:
		next_state = LEGUP_F_main_BB_if_end285_891;
LEGUP_F_main_BB_if_end285_891:
		next_state = LEGUP_F_main_BB_if_end285_892;
LEGUP_F_main_BB_if_end285_892:
		next_state = LEGUP_F_main_BB_if_end285_893;
LEGUP_F_main_BB_if_end285_893:
		next_state = LEGUP_F_main_BB_if_end285_894;
LEGUP_F_main_BB_if_end285_894:
		next_state = LEGUP_F_main_BB_if_end285_895;
LEGUP_F_main_BB_if_end285_895:
		next_state = LEGUP_F_main_BB_if_end285_896;
LEGUP_F_main_BB_if_end285_896:
		next_state = LEGUP_F_main_BB_if_end285_897;
LEGUP_F_main_BB_if_end285_897:
		next_state = LEGUP_F_main_BB_if_end285_898;
LEGUP_F_main_BB_if_end285_898:
		next_state = LEGUP_F_main_BB_if_end285_899;
LEGUP_F_main_BB_if_end285_899:
		next_state = LEGUP_F_main_BB_if_end285_900;
LEGUP_F_main_BB_if_end285_900:
		next_state = LEGUP_F_main_BB_if_end285_901;
LEGUP_F_main_BB_if_end285_901:
		next_state = LEGUP_F_main_BB_if_end285_902;
LEGUP_F_main_BB_if_end285_902:
		next_state = LEGUP_F_main_BB_if_end285_903;
LEGUP_F_main_BB_if_end285_903:
		next_state = LEGUP_F_main_BB_if_end285_904;
LEGUP_F_main_BB_if_end285_904:
		next_state = LEGUP_F_main_BB_if_end285_905;
LEGUP_F_main_BB_if_end285_905:
		next_state = LEGUP_F_main_BB_if_end285_906;
LEGUP_F_main_BB_if_end285_906:
		next_state = LEGUP_F_main_BB_if_end285_907;
LEGUP_F_main_BB_if_end285_907:
		next_state = LEGUP_F_main_BB_if_end285_908;
LEGUP_F_main_BB_if_end285_908:
		next_state = LEGUP_F_main_BB_if_end285_909;
LEGUP_F_main_BB_if_end285_909:
		next_state = LEGUP_F_main_BB_if_end285_910;
LEGUP_F_main_BB_if_end285_910:
		next_state = LEGUP_F_main_BB_if_end285_911;
LEGUP_F_main_BB_if_end285_911:
		next_state = LEGUP_F_main_BB_if_end285_912;
LEGUP_F_main_BB_if_end285_912:
		next_state = LEGUP_F_main_BB_if_end285_913;
LEGUP_F_main_BB_if_end285_913:
		next_state = LEGUP_F_main_BB_if_end285_914;
LEGUP_F_main_BB_if_end285_914:
		next_state = LEGUP_F_main_BB_if_end285_915;
LEGUP_F_main_BB_if_end285_915:
		next_state = LEGUP_F_main_BB_if_end285_916;
LEGUP_F_main_BB_if_end285_916:
		next_state = LEGUP_F_main_BB_if_end285_917;
LEGUP_F_main_BB_if_end285_917:
		next_state = LEGUP_F_main_BB_if_end285_918;
LEGUP_F_main_BB_if_end285_918:
		next_state = LEGUP_F_main_BB_if_end285_919;
LEGUP_F_main_BB_if_end285_919:
		next_state = LEGUP_F_main_BB_if_end285_920;
LEGUP_F_main_BB_if_end285_920:
		next_state = LEGUP_F_main_BB_if_end285_921;
LEGUP_F_main_BB_if_end285_921:
		next_state = LEGUP_F_main_BB_if_end285_922;
LEGUP_F_main_BB_if_end285_922:
		next_state = LEGUP_F_main_BB_if_end285_923;
LEGUP_F_main_BB_if_end285_923:
		next_state = LEGUP_F_main_BB_if_end285_924;
LEGUP_F_main_BB_if_end285_924:
		next_state = LEGUP_F_main_BB_if_end285_925;
LEGUP_F_main_BB_if_end285_925:
		next_state = LEGUP_F_main_BB_if_end285_926;
LEGUP_F_main_BB_if_end285_926:
		next_state = LEGUP_F_main_BB_if_end285_927;
LEGUP_F_main_BB_if_end285_927:
		next_state = LEGUP_F_main_BB_if_end285_928;
LEGUP_F_main_BB_if_end285_928:
		next_state = LEGUP_F_main_BB_if_end285_929;
LEGUP_F_main_BB_if_end285_929:
		next_state = LEGUP_F_main_BB_if_end285_930;
LEGUP_F_main_BB_if_end285_930:
		next_state = LEGUP_F_main_BB_if_end285_931;
LEGUP_F_main_BB_if_end285_931:
		next_state = LEGUP_F_main_BB_if_end285_932;
LEGUP_F_main_BB_if_end285_932:
		next_state = LEGUP_F_main_BB_if_end285_933;
LEGUP_F_main_BB_if_end285_933:
		next_state = LEGUP_F_main_BB_if_end285_934;
LEGUP_F_main_BB_if_end285_934:
		next_state = LEGUP_F_main_BB_if_end285_935;
LEGUP_F_main_BB_if_end285_935:
		next_state = LEGUP_F_main_BB_if_end285_936;
LEGUP_F_main_BB_if_end285_936:
		next_state = LEGUP_F_main_BB_if_end285_937;
LEGUP_F_main_BB_if_end285_937:
		next_state = LEGUP_F_main_BB_if_end285_938;
LEGUP_F_main_BB_if_end285_938:
		next_state = LEGUP_F_main_BB_if_end285_939;
LEGUP_F_main_BB_if_end285_939:
		next_state = LEGUP_F_main_BB_if_end285_940;
LEGUP_F_main_BB_if_end285_940:
		next_state = LEGUP_F_main_BB_if_end285_941;
LEGUP_F_main_BB_if_end285_941:
		next_state = LEGUP_F_main_BB_if_end285_942;
LEGUP_F_main_BB_if_end285_942:
		next_state = LEGUP_F_main_BB_if_end285_943;
LEGUP_F_main_BB_if_end285_943:
		next_state = LEGUP_F_main_BB_if_end285_944;
LEGUP_F_main_BB_if_end285_944:
		next_state = LEGUP_F_main_BB_if_end285_945;
LEGUP_F_main_BB_if_end285_945:
		next_state = LEGUP_F_main_BB_if_end285_946;
LEGUP_F_main_BB_if_end285_946:
		next_state = LEGUP_F_main_BB_if_end285_947;
LEGUP_F_main_BB_if_end285_947:
		next_state = LEGUP_F_main_BB_if_end285_948;
LEGUP_F_main_BB_if_end285_948:
		next_state = LEGUP_F_main_BB_if_end285_949;
LEGUP_F_main_BB_if_end285_949:
		next_state = LEGUP_F_main_BB_if_end285_950;
LEGUP_F_main_BB_if_end285_950:
		next_state = LEGUP_F_main_BB_if_end285_951;
LEGUP_F_main_BB_if_end285_951:
		next_state = LEGUP_F_main_BB_for_body_i5_952;
LEGUP_F_main_BB_if_end322_972:
		next_state = LEGUP_F_main_BB_if_end322_973;
LEGUP_F_main_BB_if_end322_973:
		next_state = LEGUP_F_main_BB_if_end322_974;
LEGUP_F_main_BB_if_end322_974:
		next_state = LEGUP_F_main_BB_if_end322_975;
LEGUP_F_main_BB_if_end322_975:
		next_state = LEGUP_F_main_BB_if_end322_976;
LEGUP_F_main_BB_if_end322_976:
		next_state = LEGUP_F_main_BB_if_end322_977;
LEGUP_F_main_BB_if_end322_977:
	if ((fsm_stall == 1'd0) && (main_if_end322_or_cond586 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then344_978;
	else if ((fsm_stall == 1'd0) && (main_if_end322_or_cond586 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else353_980;
LEGUP_F_main_BB_if_end370_1000:
		next_state = LEGUP_F_main_BB_if_end370_1001;
LEGUP_F_main_BB_if_end370_1001:
		next_state = LEGUP_F_main_BB_if_end370_1002;
LEGUP_F_main_BB_if_end370_1002:
		next_state = LEGUP_F_main_BB_if_end370_1003;
LEGUP_F_main_BB_if_end370_1003:
		next_state = LEGUP_F_main_BB_if_end370_1004;
LEGUP_F_main_BB_if_end370_1004:
		next_state = LEGUP_F_main_BB_if_end370_1005;
LEGUP_F_main_BB_if_end370_1005:
		next_state = LEGUP_F_main_BB_if_end370_1006;
LEGUP_F_main_BB_if_end370_1006:
		next_state = LEGUP_F_main_BB_if_end370_1007;
LEGUP_F_main_BB_if_end370_1007:
		next_state = LEGUP_F_main_BB_if_end370_1008;
LEGUP_F_main_BB_if_end370_1008:
		next_state = LEGUP_F_main_BB_if_end370_1009;
LEGUP_F_main_BB_if_end370_1009:
		next_state = LEGUP_F_main_BB_if_end370_1010;
LEGUP_F_main_BB_if_end370_1010:
		next_state = LEGUP_F_main_BB_if_end370_1011;
LEGUP_F_main_BB_if_end370_1011:
		next_state = LEGUP_F_main_BB_if_end370_1012;
LEGUP_F_main_BB_if_end370_1012:
		next_state = LEGUP_F_main_BB_if_end370_1013;
LEGUP_F_main_BB_if_end370_1013:
		next_state = LEGUP_F_main_BB_if_end370_1014;
LEGUP_F_main_BB_if_end370_1014:
		next_state = LEGUP_F_main_BB_if_end370_1015;
LEGUP_F_main_BB_if_end370_1015:
		next_state = LEGUP_F_main_BB_if_end370_1016;
LEGUP_F_main_BB_if_end370_1016:
		next_state = LEGUP_F_main_BB_if_end370_1017;
LEGUP_F_main_BB_if_end370_1017:
		next_state = LEGUP_F_main_BB_if_end370_1018;
LEGUP_F_main_BB_if_end370_1018:
		next_state = LEGUP_F_main_BB_if_end370_1019;
LEGUP_F_main_BB_if_end370_1019:
		next_state = LEGUP_F_main_BB_if_end370_1020;
LEGUP_F_main_BB_if_end370_1020:
		next_state = LEGUP_F_main_BB_if_end370_1021;
LEGUP_F_main_BB_if_end370_1021:
		next_state = LEGUP_F_main_BB_if_end370_1022;
LEGUP_F_main_BB_if_end370_1022:
		next_state = LEGUP_F_main_BB_if_end370_1023;
LEGUP_F_main_BB_if_end370_1023:
		next_state = LEGUP_F_main_BB_if_end370_1024;
LEGUP_F_main_BB_if_end370_1024:
		next_state = LEGUP_F_main_BB_if_end370_1025;
LEGUP_F_main_BB_if_end370_1025:
		next_state = LEGUP_F_main_BB_if_end370_1026;
LEGUP_F_main_BB_if_end370_1026:
		next_state = LEGUP_F_main_BB_if_end370_1027;
LEGUP_F_main_BB_if_end370_1027:
		next_state = LEGUP_F_main_BB_if_end370_1028;
LEGUP_F_main_BB_if_end370_1028:
		next_state = LEGUP_F_main_BB_if_end370_1029;
LEGUP_F_main_BB_if_end370_1029:
		next_state = LEGUP_F_main_BB_if_end370_1030;
LEGUP_F_main_BB_if_end370_1030:
		next_state = LEGUP_F_main_BB_if_end370_1031;
LEGUP_F_main_BB_if_end370_1031:
		next_state = LEGUP_F_main_BB_if_end370_1032;
LEGUP_F_main_BB_if_end370_1032:
		next_state = LEGUP_F_main_BB_if_end370_1033;
LEGUP_F_main_BB_if_end370_1033:
		next_state = LEGUP_F_main_BB_if_end370_1034;
LEGUP_F_main_BB_if_end370_1034:
		next_state = LEGUP_F_main_BB_if_end370_1035;
LEGUP_F_main_BB_if_end370_1035:
		next_state = LEGUP_F_main_BB_if_end370_1036;
LEGUP_F_main_BB_if_end370_1036:
		next_state = LEGUP_F_main_BB_if_end370_1037;
LEGUP_F_main_BB_if_end370_1037:
		next_state = LEGUP_F_main_BB_if_end370_1038;
LEGUP_F_main_BB_if_end370_1038:
		next_state = LEGUP_F_main_BB_if_end370_1039;
LEGUP_F_main_BB_if_end370_1039:
		next_state = LEGUP_F_main_BB_if_end370_1040;
LEGUP_F_main_BB_if_end370_1040:
		next_state = LEGUP_F_main_BB_if_end370_1041;
LEGUP_F_main_BB_if_end370_1041:
		next_state = LEGUP_F_main_BB_if_end370_1042;
LEGUP_F_main_BB_if_end370_1042:
		next_state = LEGUP_F_main_BB_if_end370_1043;
LEGUP_F_main_BB_if_end370_1043:
		next_state = LEGUP_F_main_BB_if_end370_1044;
LEGUP_F_main_BB_if_end370_1044:
		next_state = LEGUP_F_main_BB_if_end370_1045;
LEGUP_F_main_BB_if_end370_1045:
		next_state = LEGUP_F_main_BB_if_end370_1046;
LEGUP_F_main_BB_if_end370_1046:
		next_state = LEGUP_F_main_BB_if_end370_1047;
LEGUP_F_main_BB_if_end370_1047:
		next_state = LEGUP_F_main_BB_if_end370_1048;
LEGUP_F_main_BB_if_end370_1048:
		next_state = LEGUP_F_main_BB_if_end370_1049;
LEGUP_F_main_BB_if_end370_1049:
		next_state = LEGUP_F_main_BB_if_end370_1050;
LEGUP_F_main_BB_if_end370_1050:
		next_state = LEGUP_F_main_BB_if_end370_1051;
LEGUP_F_main_BB_if_end370_1051:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_if_end370_983:
		next_state = LEGUP_F_main_BB_if_end370_984;
LEGUP_F_main_BB_if_end370_984:
		next_state = LEGUP_F_main_BB_if_end370_985;
LEGUP_F_main_BB_if_end370_985:
		next_state = LEGUP_F_main_BB_if_end370_986;
LEGUP_F_main_BB_if_end370_986:
		next_state = LEGUP_F_main_BB_if_end370_987;
LEGUP_F_main_BB_if_end370_987:
		next_state = LEGUP_F_main_BB_if_end370_988;
LEGUP_F_main_BB_if_end370_988:
		next_state = LEGUP_F_main_BB_if_end370_989;
LEGUP_F_main_BB_if_end370_989:
		next_state = LEGUP_F_main_BB_if_end370_990;
LEGUP_F_main_BB_if_end370_990:
		next_state = LEGUP_F_main_BB_if_end370_991;
LEGUP_F_main_BB_if_end370_991:
		next_state = LEGUP_F_main_BB_if_end370_992;
LEGUP_F_main_BB_if_end370_992:
		next_state = LEGUP_F_main_BB_if_end370_993;
LEGUP_F_main_BB_if_end370_993:
		next_state = LEGUP_F_main_BB_if_end370_994;
LEGUP_F_main_BB_if_end370_994:
		next_state = LEGUP_F_main_BB_if_end370_995;
LEGUP_F_main_BB_if_end370_995:
		next_state = LEGUP_F_main_BB_if_end370_996;
LEGUP_F_main_BB_if_end370_996:
		next_state = LEGUP_F_main_BB_if_end370_997;
LEGUP_F_main_BB_if_end370_997:
		next_state = LEGUP_F_main_BB_if_end370_998;
LEGUP_F_main_BB_if_end370_998:
		next_state = LEGUP_F_main_BB_if_end370_999;
LEGUP_F_main_BB_if_end370_999:
		next_state = LEGUP_F_main_BB_if_end370_1000;
LEGUP_F_main_BB_if_end_202:
		next_state = LEGUP_F_main_BB_if_end_203;
LEGUP_F_main_BB_if_end_203:
		next_state = LEGUP_F_main_BB_if_end_204;
LEGUP_F_main_BB_if_end_204:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_if_then136_286:
	if ((fsm_stall == 1'd0) && (main_sum_exit56_cmp137_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_then139_287;
	else if ((fsm_stall == 1'd0) && (main_sum_exit56_cmp137_reg == 1'd0))
		next_state = LEGUP_F_main_BB_if_else153_442;
LEGUP_F_main_BB_if_then139_287:
		next_state = LEGUP_function_call_288;
LEGUP_F_main_BB_if_then139_289:
		next_state = LEGUP_F_main_BB_if_then139_290;
LEGUP_F_main_BB_if_then139_290:
		next_state = LEGUP_F_main_BB_if_then139_291;
LEGUP_F_main_BB_if_then139_291:
		next_state = LEGUP_F_main_BB_if_then139_292;
LEGUP_F_main_BB_if_then139_292:
		next_state = LEGUP_F_main_BB_if_then139_293;
LEGUP_F_main_BB_if_then139_293:
		next_state = LEGUP_F_main_BB_if_then139_294;
LEGUP_F_main_BB_if_then139_294:
		next_state = LEGUP_F_main_BB_if_then139_295;
LEGUP_F_main_BB_if_then139_295:
		next_state = LEGUP_F_main_BB_if_then139_296;
LEGUP_F_main_BB_if_then139_296:
		next_state = LEGUP_F_main_BB_if_then139_297;
LEGUP_F_main_BB_if_then139_297:
		next_state = LEGUP_F_main_BB_if_then139_298;
LEGUP_F_main_BB_if_then139_298:
		next_state = LEGUP_F_main_BB_if_then139_299;
LEGUP_F_main_BB_if_then139_299:
		next_state = LEGUP_F_main_BB_if_then139_300;
LEGUP_F_main_BB_if_then139_300:
		next_state = LEGUP_F_main_BB_if_then139_301;
LEGUP_F_main_BB_if_then139_301:
		next_state = LEGUP_F_main_BB_if_then139_302;
LEGUP_F_main_BB_if_then139_302:
		next_state = LEGUP_F_main_BB_if_then139_303;
LEGUP_F_main_BB_if_then139_303:
		next_state = LEGUP_F_main_BB_if_then139_304;
LEGUP_F_main_BB_if_then139_304:
		next_state = LEGUP_F_main_BB_if_then139_305;
LEGUP_F_main_BB_if_then139_305:
		next_state = LEGUP_F_main_BB_if_then139_306;
LEGUP_F_main_BB_if_then139_306:
		next_state = LEGUP_F_main_BB_if_then139_307;
LEGUP_F_main_BB_if_then139_307:
		next_state = LEGUP_F_main_BB_if_then139_308;
LEGUP_F_main_BB_if_then139_308:
		next_state = LEGUP_F_main_BB_if_then139_309;
LEGUP_F_main_BB_if_then139_309:
		next_state = LEGUP_F_main_BB_if_then139_310;
LEGUP_F_main_BB_if_then139_310:
		next_state = LEGUP_F_main_BB_if_then139_311;
LEGUP_F_main_BB_if_then139_311:
		next_state = LEGUP_F_main_BB_if_then139_312;
LEGUP_F_main_BB_if_then139_312:
		next_state = LEGUP_F_main_BB_if_then139_313;
LEGUP_F_main_BB_if_then139_313:
		next_state = LEGUP_F_main_BB_if_then139_314;
LEGUP_F_main_BB_if_then139_314:
		next_state = LEGUP_F_main_BB_if_then139_315;
LEGUP_F_main_BB_if_then139_315:
		next_state = LEGUP_F_main_BB_if_then139_316;
LEGUP_F_main_BB_if_then139_316:
		next_state = LEGUP_F_main_BB_if_then139_317;
LEGUP_F_main_BB_if_then139_317:
		next_state = LEGUP_F_main_BB_if_then139_318;
LEGUP_F_main_BB_if_then139_318:
		next_state = LEGUP_F_main_BB_if_then139_319;
LEGUP_F_main_BB_if_then139_319:
		next_state = LEGUP_F_main_BB_if_then139_320;
LEGUP_F_main_BB_if_then139_320:
		next_state = LEGUP_F_main_BB_if_then139_321;
LEGUP_F_main_BB_if_then139_321:
		next_state = LEGUP_F_main_BB_if_then139_322;
LEGUP_F_main_BB_if_then139_322:
		next_state = LEGUP_F_main_BB_if_then139_323;
LEGUP_F_main_BB_if_then139_323:
		next_state = LEGUP_F_main_BB_if_then139_324;
LEGUP_F_main_BB_if_then139_324:
		next_state = LEGUP_F_main_BB_if_then139_325;
LEGUP_F_main_BB_if_then139_325:
		next_state = LEGUP_F_main_BB_if_then139_326;
LEGUP_F_main_BB_if_then139_326:
		next_state = LEGUP_F_main_BB_if_then139_327;
LEGUP_F_main_BB_if_then139_327:
		next_state = LEGUP_F_main_BB_if_then139_328;
LEGUP_F_main_BB_if_then139_328:
		next_state = LEGUP_F_main_BB_if_then139_329;
LEGUP_F_main_BB_if_then139_329:
		next_state = LEGUP_F_main_BB_if_then139_330;
LEGUP_F_main_BB_if_then139_330:
		next_state = LEGUP_F_main_BB_if_then139_331;
LEGUP_F_main_BB_if_then139_331:
		next_state = LEGUP_F_main_BB_if_then139_332;
LEGUP_F_main_BB_if_then139_332:
		next_state = LEGUP_F_main_BB_if_then139_333;
LEGUP_F_main_BB_if_then139_333:
		next_state = LEGUP_F_main_BB_if_then139_334;
LEGUP_F_main_BB_if_then139_334:
		next_state = LEGUP_F_main_BB_if_then139_335;
LEGUP_F_main_BB_if_then139_335:
		next_state = LEGUP_F_main_BB_if_then139_336;
LEGUP_F_main_BB_if_then139_336:
		next_state = LEGUP_F_main_BB_if_then139_337;
LEGUP_F_main_BB_if_then139_337:
		next_state = LEGUP_F_main_BB_if_then139_338;
LEGUP_F_main_BB_if_then139_338:
		next_state = LEGUP_F_main_BB_if_then139_339;
LEGUP_F_main_BB_if_then139_339:
		next_state = LEGUP_F_main_BB_if_then139_340;
LEGUP_F_main_BB_if_then139_340:
		next_state = LEGUP_F_main_BB_if_then139_341;
LEGUP_F_main_BB_if_then139_341:
		next_state = LEGUP_F_main_BB_if_then139_342;
LEGUP_F_main_BB_if_then139_342:
		next_state = LEGUP_F_main_BB_if_then139_343;
LEGUP_F_main_BB_if_then139_343:
		next_state = LEGUP_F_main_BB_if_then139_344;
LEGUP_F_main_BB_if_then139_344:
		next_state = LEGUP_F_main_BB_if_then139_345;
LEGUP_F_main_BB_if_then139_345:
		next_state = LEGUP_F_main_BB_if_then139_346;
LEGUP_F_main_BB_if_then139_346:
		next_state = LEGUP_F_main_BB_if_then139_347;
LEGUP_F_main_BB_if_then139_347:
		next_state = LEGUP_F_main_BB_if_then139_348;
LEGUP_F_main_BB_if_then139_348:
		next_state = LEGUP_F_main_BB_if_then139_349;
LEGUP_F_main_BB_if_then139_349:
		next_state = LEGUP_F_main_BB_if_then139_350;
LEGUP_F_main_BB_if_then139_350:
		next_state = LEGUP_F_main_BB_if_then139_351;
LEGUP_F_main_BB_if_then139_351:
		next_state = LEGUP_F_main_BB_if_then139_352;
LEGUP_F_main_BB_if_then139_352:
		next_state = LEGUP_F_main_BB_if_then139_353;
LEGUP_F_main_BB_if_then139_353:
		next_state = LEGUP_F_main_BB_for_body_i89_354;
LEGUP_F_main_BB_if_then156_443:
		next_state = LEGUP_function_call_444;
LEGUP_F_main_BB_if_then156_445:
		next_state = LEGUP_F_main_BB_if_then156_446;
LEGUP_F_main_BB_if_then156_446:
		next_state = LEGUP_F_main_BB_if_then156_447;
LEGUP_F_main_BB_if_then156_447:
		next_state = LEGUP_F_main_BB_if_then156_448;
LEGUP_F_main_BB_if_then156_448:
		next_state = LEGUP_F_main_BB_if_then156_449;
LEGUP_F_main_BB_if_then156_449:
		next_state = LEGUP_F_main_BB_if_then156_450;
LEGUP_F_main_BB_if_then156_450:
		next_state = LEGUP_F_main_BB_if_then156_451;
LEGUP_F_main_BB_if_then156_451:
		next_state = LEGUP_F_main_BB_if_then156_452;
LEGUP_F_main_BB_if_then156_452:
		next_state = LEGUP_F_main_BB_if_then156_453;
LEGUP_F_main_BB_if_then156_453:
		next_state = LEGUP_F_main_BB_if_then156_454;
LEGUP_F_main_BB_if_then156_454:
		next_state = LEGUP_F_main_BB_if_then156_455;
LEGUP_F_main_BB_if_then156_455:
		next_state = LEGUP_F_main_BB_if_then156_456;
LEGUP_F_main_BB_if_then156_456:
		next_state = LEGUP_F_main_BB_if_then156_457;
LEGUP_F_main_BB_if_then156_457:
		next_state = LEGUP_F_main_BB_if_then156_458;
LEGUP_F_main_BB_if_then156_458:
		next_state = LEGUP_F_main_BB_if_then156_459;
LEGUP_F_main_BB_if_then156_459:
		next_state = LEGUP_F_main_BB_if_then156_460;
LEGUP_F_main_BB_if_then156_460:
		next_state = LEGUP_F_main_BB_if_then156_461;
LEGUP_F_main_BB_if_then156_461:
		next_state = LEGUP_F_main_BB_if_then156_462;
LEGUP_F_main_BB_if_then156_462:
		next_state = LEGUP_F_main_BB_if_then156_463;
LEGUP_F_main_BB_if_then156_463:
		next_state = LEGUP_F_main_BB_if_then156_464;
LEGUP_F_main_BB_if_then156_464:
		next_state = LEGUP_F_main_BB_if_then156_465;
LEGUP_F_main_BB_if_then156_465:
		next_state = LEGUP_F_main_BB_if_then156_466;
LEGUP_F_main_BB_if_then156_466:
		next_state = LEGUP_F_main_BB_if_then156_467;
LEGUP_F_main_BB_if_then156_467:
		next_state = LEGUP_F_main_BB_if_then156_468;
LEGUP_F_main_BB_if_then156_468:
		next_state = LEGUP_F_main_BB_if_then156_469;
LEGUP_F_main_BB_if_then156_469:
		next_state = LEGUP_F_main_BB_if_then156_470;
LEGUP_F_main_BB_if_then156_470:
		next_state = LEGUP_F_main_BB_if_then156_471;
LEGUP_F_main_BB_if_then156_471:
		next_state = LEGUP_F_main_BB_if_then156_472;
LEGUP_F_main_BB_if_then156_472:
		next_state = LEGUP_F_main_BB_if_then156_473;
LEGUP_F_main_BB_if_then156_473:
		next_state = LEGUP_F_main_BB_if_then156_474;
LEGUP_F_main_BB_if_then156_474:
		next_state = LEGUP_F_main_BB_if_then156_475;
LEGUP_F_main_BB_if_then156_475:
		next_state = LEGUP_F_main_BB_if_then156_476;
LEGUP_F_main_BB_if_then156_476:
		next_state = LEGUP_F_main_BB_if_then156_477;
LEGUP_F_main_BB_if_then156_477:
		next_state = LEGUP_F_main_BB_if_then156_478;
LEGUP_F_main_BB_if_then156_478:
		next_state = LEGUP_F_main_BB_if_then156_479;
LEGUP_F_main_BB_if_then156_479:
		next_state = LEGUP_F_main_BB_if_then156_480;
LEGUP_F_main_BB_if_then156_480:
		next_state = LEGUP_F_main_BB_if_then156_481;
LEGUP_F_main_BB_if_then156_481:
		next_state = LEGUP_F_main_BB_if_then156_482;
LEGUP_F_main_BB_if_then156_482:
		next_state = LEGUP_F_main_BB_if_then156_483;
LEGUP_F_main_BB_if_then156_483:
		next_state = LEGUP_F_main_BB_if_then156_484;
LEGUP_F_main_BB_if_then156_484:
		next_state = LEGUP_F_main_BB_if_then156_485;
LEGUP_F_main_BB_if_then156_485:
		next_state = LEGUP_F_main_BB_if_then156_486;
LEGUP_F_main_BB_if_then156_486:
		next_state = LEGUP_F_main_BB_if_then156_487;
LEGUP_F_main_BB_if_then156_487:
		next_state = LEGUP_F_main_BB_if_then156_488;
LEGUP_F_main_BB_if_then156_488:
		next_state = LEGUP_F_main_BB_if_then156_489;
LEGUP_F_main_BB_if_then156_489:
		next_state = LEGUP_F_main_BB_if_then156_490;
LEGUP_F_main_BB_if_then156_490:
		next_state = LEGUP_F_main_BB_if_then156_491;
LEGUP_F_main_BB_if_then156_491:
		next_state = LEGUP_F_main_BB_if_then156_492;
LEGUP_F_main_BB_if_then156_492:
		next_state = LEGUP_F_main_BB_if_then156_493;
LEGUP_F_main_BB_if_then156_493:
		next_state = LEGUP_F_main_BB_if_then156_494;
LEGUP_F_main_BB_if_then156_494:
		next_state = LEGUP_F_main_BB_if_then156_495;
LEGUP_F_main_BB_if_then156_495:
		next_state = LEGUP_F_main_BB_if_then156_496;
LEGUP_F_main_BB_if_then156_496:
		next_state = LEGUP_F_main_BB_if_then156_497;
LEGUP_F_main_BB_if_then156_497:
		next_state = LEGUP_F_main_BB_if_then156_498;
LEGUP_F_main_BB_if_then156_498:
		next_state = LEGUP_F_main_BB_if_then156_499;
LEGUP_F_main_BB_if_then156_499:
		next_state = LEGUP_F_main_BB_if_then156_500;
LEGUP_F_main_BB_if_then156_500:
		next_state = LEGUP_F_main_BB_if_then156_501;
LEGUP_F_main_BB_if_then156_501:
		next_state = LEGUP_F_main_BB_if_then156_502;
LEGUP_F_main_BB_if_then156_502:
		next_state = LEGUP_F_main_BB_if_then156_503;
LEGUP_F_main_BB_if_then156_503:
		next_state = LEGUP_F_main_BB_if_then156_504;
LEGUP_F_main_BB_if_then156_504:
		next_state = LEGUP_F_main_BB_if_then156_505;
LEGUP_F_main_BB_if_then156_505:
		next_state = LEGUP_F_main_BB_if_then156_506;
LEGUP_F_main_BB_if_then156_506:
		next_state = LEGUP_F_main_BB_if_then156_507;
LEGUP_F_main_BB_if_then156_507:
		next_state = LEGUP_F_main_BB_if_then156_508;
LEGUP_F_main_BB_if_then156_508:
		next_state = LEGUP_F_main_BB_if_then156_509;
LEGUP_F_main_BB_if_then156_509:
		next_state = LEGUP_F_main_BB_for_body_i145_510;
LEGUP_F_main_BB_if_then174_665:
		next_state = LEGUP_F_main_BB_if_then174_666;
LEGUP_F_main_BB_if_then174_666:
		next_state = LEGUP_F_main_BB_if_then174_667;
LEGUP_F_main_BB_if_then174_667:
		next_state = LEGUP_F_main_BB_for_body_i103_668;
LEGUP_F_main_BB_if_then210_848:
		next_state = LEGUP_F_main_BB_if_then210_849;
LEGUP_F_main_BB_if_then210_849:
		next_state = LEGUP_F_main_BB_if_then210_850;
LEGUP_F_main_BB_if_then210_850:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_then218_854:
		next_state = LEGUP_F_main_BB_if_then218_855;
LEGUP_F_main_BB_if_then218_855:
		next_state = LEGUP_F_main_BB_if_then218_856;
LEGUP_F_main_BB_if_then218_856:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_then226_857:
		next_state = LEGUP_F_main_BB_if_then226_858;
LEGUP_F_main_BB_if_then226_858:
		next_state = LEGUP_F_main_BB_if_then226_859;
LEGUP_F_main_BB_if_then226_859:
		next_state = LEGUP_F_main_BB_if_end239_875;
LEGUP_F_main_BB_if_then260_878:
		next_state = LEGUP_F_main_BB_if_then260_879;
LEGUP_F_main_BB_if_then260_879:
		next_state = LEGUP_F_main_BB_if_end274_882;
LEGUP_F_main_BB_if_then271_881:
		next_state = LEGUP_F_main_BB_cleanup_1058;
LEGUP_F_main_BB_if_then283_884:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_if_then294_968:
		next_state = LEGUP_F_main_BB_if_end322_972;
LEGUP_F_main_BB_if_then302_969:
		next_state = LEGUP_F_main_BB_if_end322_972;
LEGUP_F_main_BB_if_then310_970:
		next_state = LEGUP_F_main_BB_if_end322_972;
LEGUP_F_main_BB_if_then344_978:
		next_state = LEGUP_F_main_BB_if_then344_979;
LEGUP_F_main_BB_if_then344_979:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_if_then356_981:
		next_state = LEGUP_F_main_BB_cleanup_1058;
LEGUP_F_main_BB_if_then_i104_670:
	if ((fsm_stall == 1'd0) && (main_for_body_i103_cmp3_i102_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit112_storemerge_677;
	else if ((fsm_stall == 1'd0) && (main_for_body_i103_cmp3_i102_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i110_thread_671;
LEGUP_F_main_BB_if_then_i118_435:
	if ((fsm_stall == 1'd0) && (main_for_body_i117_cmp3_i116_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge_863;
	else if ((fsm_stall == 1'd0) && (main_for_body_i117_cmp3_i116_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i124_thread_436;
LEGUP_F_main_BB_if_then_i132_591:
	if ((fsm_stall == 1'd0) && (main_for_body_i131_cmp3_i130_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge17_865;
	else if ((fsm_stall == 1'd0) && (main_for_body_i131_cmp3_i130_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i138_thread_592;
LEGUP_F_main_BB_if_then_i146_512:
	if ((fsm_stall == 1'd0) && (main_for_body_i145_cmp3_i144_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit154_storemerge_519;
	else if ((fsm_stall == 1'd0) && (main_for_body_i145_cmp3_i144_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i152_thread_513;
LEGUP_F_main_BB_if_then_i20_188:
	if ((fsm_stall == 1'd0) && (main_for_body_i19_cmp3_i18_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit28_storemerge_195;
	else if ((fsm_stall == 1'd0) && (main_for_body_i19_cmp3_i18_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i26_thread_189;
LEGUP_F_main_BB_if_then_i34_840:
	if ((fsm_stall == 1'd0) && (main_for_body_i33_cmp3_i32_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge19_869;
	else if ((fsm_stall == 1'd0) && (main_for_body_i33_cmp3_i32_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i40_thread_841;
LEGUP_F_main_BB_if_then_i48_275:
	if ((fsm_stall == 1'd0) && (main_for_body_i47_cmp3_i46_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit56_storemerge_282;
	else if ((fsm_stall == 1'd0) && (main_for_body_i47_cmp3_i46_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i54_thread_276;
LEGUP_F_main_BB_if_then_i62_761:
	if ((fsm_stall == 1'd0) && (main_for_body_i61_cmp3_i60_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit70_storemerge_768;
	else if ((fsm_stall == 1'd0) && (main_for_body_i61_cmp3_i60_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i68_thread_762;
LEGUP_F_main_BB_if_then_i6_954:
	if ((fsm_stall == 1'd0) && (main_for_body_i5_cmp3_i4_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit14_storemerge_961;
	else if ((fsm_stall == 1'd0) && (main_for_body_i5_cmp3_i4_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i12_thread_955;
LEGUP_F_main_BB_if_then_i76_749:
	if ((fsm_stall == 1'd0) && (main_for_body_i75_cmp3_i74_reg == 1'd1))
		next_state = LEGUP_F_main_BB_if_end239_storemerge18_867;
	else if ((fsm_stall == 1'd0) && (main_for_body_i75_cmp3_i74_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i82_thread_750;
LEGUP_F_main_BB_if_then_i90_356:
	if ((fsm_stall == 1'd0) && (main_for_body_i89_cmp3_i88_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit98_storemerge_363;
	else if ((fsm_stall == 1'd0) && (main_for_body_i89_cmp3_i88_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i96_thread_357;
LEGUP_F_main_BB_if_then_i_108:
	if ((fsm_stall == 1'd0) && (main_for_body_i_cmp3_i_reg == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit_storemerge_115;
	else if ((fsm_stall == 1'd0) && (main_for_body_i_cmp3_i_reg == 1'd0))
		next_state = LEGUP_F_main_BB_for_inc_i_thread_109;
LEGUP_F_main_BB_legup_memcpy_4_exit_5:
		next_state = LEGUP_F_main_BB_NodeBlock9_6;
LEGUP_F_main_BB_sum_exit112_680:
		next_state = LEGUP_function_call_681;
LEGUP_F_main_BB_sum_exit112_682:
		next_state = LEGUP_F_main_BB_sum_exit112_683;
LEGUP_F_main_BB_sum_exit112_683:
		next_state = LEGUP_F_main_BB_sum_exit112_684;
LEGUP_F_main_BB_sum_exit112_684:
		next_state = LEGUP_F_main_BB_sum_exit112_685;
LEGUP_F_main_BB_sum_exit112_685:
		next_state = LEGUP_F_main_BB_sum_exit112_686;
LEGUP_F_main_BB_sum_exit112_686:
		next_state = LEGUP_F_main_BB_sum_exit112_687;
LEGUP_F_main_BB_sum_exit112_687:
		next_state = LEGUP_F_main_BB_sum_exit112_688;
LEGUP_F_main_BB_sum_exit112_688:
		next_state = LEGUP_F_main_BB_sum_exit112_689;
LEGUP_F_main_BB_sum_exit112_689:
		next_state = LEGUP_F_main_BB_sum_exit112_690;
LEGUP_F_main_BB_sum_exit112_690:
		next_state = LEGUP_F_main_BB_sum_exit112_691;
LEGUP_F_main_BB_sum_exit112_691:
		next_state = LEGUP_F_main_BB_sum_exit112_692;
LEGUP_F_main_BB_sum_exit112_692:
		next_state = LEGUP_F_main_BB_sum_exit112_693;
LEGUP_F_main_BB_sum_exit112_693:
		next_state = LEGUP_F_main_BB_sum_exit112_694;
LEGUP_F_main_BB_sum_exit112_694:
		next_state = LEGUP_F_main_BB_sum_exit112_695;
LEGUP_F_main_BB_sum_exit112_695:
		next_state = LEGUP_F_main_BB_sum_exit112_696;
LEGUP_F_main_BB_sum_exit112_696:
		next_state = LEGUP_F_main_BB_sum_exit112_697;
LEGUP_F_main_BB_sum_exit112_697:
		next_state = LEGUP_F_main_BB_sum_exit112_698;
LEGUP_F_main_BB_sum_exit112_698:
		next_state = LEGUP_F_main_BB_sum_exit112_699;
LEGUP_F_main_BB_sum_exit112_699:
		next_state = LEGUP_F_main_BB_sum_exit112_700;
LEGUP_F_main_BB_sum_exit112_700:
		next_state = LEGUP_F_main_BB_sum_exit112_701;
LEGUP_F_main_BB_sum_exit112_701:
		next_state = LEGUP_F_main_BB_sum_exit112_702;
LEGUP_F_main_BB_sum_exit112_702:
		next_state = LEGUP_F_main_BB_sum_exit112_703;
LEGUP_F_main_BB_sum_exit112_703:
		next_state = LEGUP_F_main_BB_sum_exit112_704;
LEGUP_F_main_BB_sum_exit112_704:
		next_state = LEGUP_F_main_BB_sum_exit112_705;
LEGUP_F_main_BB_sum_exit112_705:
		next_state = LEGUP_F_main_BB_sum_exit112_706;
LEGUP_F_main_BB_sum_exit112_706:
		next_state = LEGUP_F_main_BB_sum_exit112_707;
LEGUP_F_main_BB_sum_exit112_707:
		next_state = LEGUP_F_main_BB_sum_exit112_708;
LEGUP_F_main_BB_sum_exit112_708:
		next_state = LEGUP_F_main_BB_sum_exit112_709;
LEGUP_F_main_BB_sum_exit112_709:
		next_state = LEGUP_F_main_BB_sum_exit112_710;
LEGUP_F_main_BB_sum_exit112_710:
		next_state = LEGUP_F_main_BB_sum_exit112_711;
LEGUP_F_main_BB_sum_exit112_711:
		next_state = LEGUP_F_main_BB_sum_exit112_712;
LEGUP_F_main_BB_sum_exit112_712:
		next_state = LEGUP_F_main_BB_sum_exit112_713;
LEGUP_F_main_BB_sum_exit112_713:
		next_state = LEGUP_F_main_BB_sum_exit112_714;
LEGUP_F_main_BB_sum_exit112_714:
		next_state = LEGUP_F_main_BB_sum_exit112_715;
LEGUP_F_main_BB_sum_exit112_715:
		next_state = LEGUP_F_main_BB_sum_exit112_716;
LEGUP_F_main_BB_sum_exit112_716:
		next_state = LEGUP_F_main_BB_sum_exit112_717;
LEGUP_F_main_BB_sum_exit112_717:
		next_state = LEGUP_F_main_BB_sum_exit112_718;
LEGUP_F_main_BB_sum_exit112_718:
		next_state = LEGUP_F_main_BB_sum_exit112_719;
LEGUP_F_main_BB_sum_exit112_719:
		next_state = LEGUP_F_main_BB_sum_exit112_720;
LEGUP_F_main_BB_sum_exit112_720:
		next_state = LEGUP_F_main_BB_sum_exit112_721;
LEGUP_F_main_BB_sum_exit112_721:
		next_state = LEGUP_F_main_BB_sum_exit112_722;
LEGUP_F_main_BB_sum_exit112_722:
		next_state = LEGUP_F_main_BB_sum_exit112_723;
LEGUP_F_main_BB_sum_exit112_723:
		next_state = LEGUP_F_main_BB_sum_exit112_724;
LEGUP_F_main_BB_sum_exit112_724:
		next_state = LEGUP_F_main_BB_sum_exit112_725;
LEGUP_F_main_BB_sum_exit112_725:
		next_state = LEGUP_F_main_BB_sum_exit112_726;
LEGUP_F_main_BB_sum_exit112_726:
		next_state = LEGUP_F_main_BB_sum_exit112_727;
LEGUP_F_main_BB_sum_exit112_727:
		next_state = LEGUP_F_main_BB_sum_exit112_728;
LEGUP_F_main_BB_sum_exit112_728:
		next_state = LEGUP_F_main_BB_sum_exit112_729;
LEGUP_F_main_BB_sum_exit112_729:
		next_state = LEGUP_F_main_BB_sum_exit112_730;
LEGUP_F_main_BB_sum_exit112_730:
		next_state = LEGUP_F_main_BB_sum_exit112_731;
LEGUP_F_main_BB_sum_exit112_731:
		next_state = LEGUP_F_main_BB_sum_exit112_732;
LEGUP_F_main_BB_sum_exit112_732:
		next_state = LEGUP_F_main_BB_sum_exit112_733;
LEGUP_F_main_BB_sum_exit112_733:
		next_state = LEGUP_F_main_BB_sum_exit112_734;
LEGUP_F_main_BB_sum_exit112_734:
		next_state = LEGUP_F_main_BB_sum_exit112_735;
LEGUP_F_main_BB_sum_exit112_735:
		next_state = LEGUP_F_main_BB_sum_exit112_736;
LEGUP_F_main_BB_sum_exit112_736:
		next_state = LEGUP_F_main_BB_sum_exit112_737;
LEGUP_F_main_BB_sum_exit112_737:
		next_state = LEGUP_F_main_BB_sum_exit112_738;
LEGUP_F_main_BB_sum_exit112_738:
		next_state = LEGUP_F_main_BB_sum_exit112_739;
LEGUP_F_main_BB_sum_exit112_739:
		next_state = LEGUP_F_main_BB_sum_exit112_740;
LEGUP_F_main_BB_sum_exit112_740:
		next_state = LEGUP_F_main_BB_sum_exit112_741;
LEGUP_F_main_BB_sum_exit112_741:
		next_state = LEGUP_F_main_BB_sum_exit112_742;
LEGUP_F_main_BB_sum_exit112_742:
		next_state = LEGUP_F_main_BB_sum_exit112_743;
LEGUP_F_main_BB_sum_exit112_743:
		next_state = LEGUP_F_main_BB_sum_exit112_744;
LEGUP_F_main_BB_sum_exit112_744:
		next_state = LEGUP_F_main_BB_sum_exit112_745;
LEGUP_F_main_BB_sum_exit112_745:
		next_state = LEGUP_F_main_BB_sum_exit112_746;
LEGUP_F_main_BB_sum_exit112_746:
		next_state = LEGUP_F_main_BB_for_body_i75_747;
LEGUP_F_main_BB_sum_exit112_loopexit_679:
		next_state = LEGUP_F_main_BB_sum_exit112_680;
LEGUP_F_main_BB_sum_exit112_storemerge_677:
		next_state = LEGUP_F_main_BB_sum_exit112_storemerge_678;
LEGUP_F_main_BB_sum_exit112_storemerge_678:
		next_state = LEGUP_F_main_BB_sum_exit112_680;
LEGUP_F_main_BB_sum_exit14_storemerge_961:
		next_state = LEGUP_F_main_BB_sum_exit14_storemerge_962;
LEGUP_F_main_BB_sum_exit14_storemerge_962:
		next_state = LEGUP_F_main_BB_NodeBlock25_964;
LEGUP_F_main_BB_sum_exit154_522:
		next_state = LEGUP_function_call_523;
LEGUP_F_main_BB_sum_exit154_524:
		next_state = LEGUP_F_main_BB_sum_exit154_525;
LEGUP_F_main_BB_sum_exit154_525:
		next_state = LEGUP_F_main_BB_sum_exit154_526;
LEGUP_F_main_BB_sum_exit154_526:
		next_state = LEGUP_F_main_BB_sum_exit154_527;
LEGUP_F_main_BB_sum_exit154_527:
		next_state = LEGUP_F_main_BB_sum_exit154_528;
LEGUP_F_main_BB_sum_exit154_528:
		next_state = LEGUP_F_main_BB_sum_exit154_529;
LEGUP_F_main_BB_sum_exit154_529:
		next_state = LEGUP_F_main_BB_sum_exit154_530;
LEGUP_F_main_BB_sum_exit154_530:
		next_state = LEGUP_F_main_BB_sum_exit154_531;
LEGUP_F_main_BB_sum_exit154_531:
		next_state = LEGUP_F_main_BB_sum_exit154_532;
LEGUP_F_main_BB_sum_exit154_532:
		next_state = LEGUP_F_main_BB_sum_exit154_533;
LEGUP_F_main_BB_sum_exit154_533:
		next_state = LEGUP_F_main_BB_sum_exit154_534;
LEGUP_F_main_BB_sum_exit154_534:
		next_state = LEGUP_F_main_BB_sum_exit154_535;
LEGUP_F_main_BB_sum_exit154_535:
		next_state = LEGUP_F_main_BB_sum_exit154_536;
LEGUP_F_main_BB_sum_exit154_536:
		next_state = LEGUP_F_main_BB_sum_exit154_537;
LEGUP_F_main_BB_sum_exit154_537:
		next_state = LEGUP_F_main_BB_sum_exit154_538;
LEGUP_F_main_BB_sum_exit154_538:
		next_state = LEGUP_F_main_BB_sum_exit154_539;
LEGUP_F_main_BB_sum_exit154_539:
		next_state = LEGUP_F_main_BB_sum_exit154_540;
LEGUP_F_main_BB_sum_exit154_540:
		next_state = LEGUP_F_main_BB_sum_exit154_541;
LEGUP_F_main_BB_sum_exit154_541:
		next_state = LEGUP_F_main_BB_sum_exit154_542;
LEGUP_F_main_BB_sum_exit154_542:
		next_state = LEGUP_F_main_BB_sum_exit154_543;
LEGUP_F_main_BB_sum_exit154_543:
		next_state = LEGUP_F_main_BB_sum_exit154_544;
LEGUP_F_main_BB_sum_exit154_544:
		next_state = LEGUP_F_main_BB_sum_exit154_545;
LEGUP_F_main_BB_sum_exit154_545:
		next_state = LEGUP_F_main_BB_sum_exit154_546;
LEGUP_F_main_BB_sum_exit154_546:
		next_state = LEGUP_F_main_BB_sum_exit154_547;
LEGUP_F_main_BB_sum_exit154_547:
		next_state = LEGUP_F_main_BB_sum_exit154_548;
LEGUP_F_main_BB_sum_exit154_548:
		next_state = LEGUP_F_main_BB_sum_exit154_549;
LEGUP_F_main_BB_sum_exit154_549:
		next_state = LEGUP_F_main_BB_sum_exit154_550;
LEGUP_F_main_BB_sum_exit154_550:
		next_state = LEGUP_F_main_BB_sum_exit154_551;
LEGUP_F_main_BB_sum_exit154_551:
		next_state = LEGUP_F_main_BB_sum_exit154_552;
LEGUP_F_main_BB_sum_exit154_552:
		next_state = LEGUP_F_main_BB_sum_exit154_553;
LEGUP_F_main_BB_sum_exit154_553:
		next_state = LEGUP_F_main_BB_sum_exit154_554;
LEGUP_F_main_BB_sum_exit154_554:
		next_state = LEGUP_F_main_BB_sum_exit154_555;
LEGUP_F_main_BB_sum_exit154_555:
		next_state = LEGUP_F_main_BB_sum_exit154_556;
LEGUP_F_main_BB_sum_exit154_556:
		next_state = LEGUP_F_main_BB_sum_exit154_557;
LEGUP_F_main_BB_sum_exit154_557:
		next_state = LEGUP_F_main_BB_sum_exit154_558;
LEGUP_F_main_BB_sum_exit154_558:
		next_state = LEGUP_F_main_BB_sum_exit154_559;
LEGUP_F_main_BB_sum_exit154_559:
		next_state = LEGUP_F_main_BB_sum_exit154_560;
LEGUP_F_main_BB_sum_exit154_560:
		next_state = LEGUP_F_main_BB_sum_exit154_561;
LEGUP_F_main_BB_sum_exit154_561:
		next_state = LEGUP_F_main_BB_sum_exit154_562;
LEGUP_F_main_BB_sum_exit154_562:
		next_state = LEGUP_F_main_BB_sum_exit154_563;
LEGUP_F_main_BB_sum_exit154_563:
		next_state = LEGUP_F_main_BB_sum_exit154_564;
LEGUP_F_main_BB_sum_exit154_564:
		next_state = LEGUP_F_main_BB_sum_exit154_565;
LEGUP_F_main_BB_sum_exit154_565:
		next_state = LEGUP_F_main_BB_sum_exit154_566;
LEGUP_F_main_BB_sum_exit154_566:
		next_state = LEGUP_F_main_BB_sum_exit154_567;
LEGUP_F_main_BB_sum_exit154_567:
		next_state = LEGUP_F_main_BB_sum_exit154_568;
LEGUP_F_main_BB_sum_exit154_568:
		next_state = LEGUP_F_main_BB_sum_exit154_569;
LEGUP_F_main_BB_sum_exit154_569:
		next_state = LEGUP_F_main_BB_sum_exit154_570;
LEGUP_F_main_BB_sum_exit154_570:
		next_state = LEGUP_F_main_BB_sum_exit154_571;
LEGUP_F_main_BB_sum_exit154_571:
		next_state = LEGUP_F_main_BB_sum_exit154_572;
LEGUP_F_main_BB_sum_exit154_572:
		next_state = LEGUP_F_main_BB_sum_exit154_573;
LEGUP_F_main_BB_sum_exit154_573:
		next_state = LEGUP_F_main_BB_sum_exit154_574;
LEGUP_F_main_BB_sum_exit154_574:
		next_state = LEGUP_F_main_BB_sum_exit154_575;
LEGUP_F_main_BB_sum_exit154_575:
		next_state = LEGUP_F_main_BB_sum_exit154_576;
LEGUP_F_main_BB_sum_exit154_576:
		next_state = LEGUP_F_main_BB_sum_exit154_577;
LEGUP_F_main_BB_sum_exit154_577:
		next_state = LEGUP_F_main_BB_sum_exit154_578;
LEGUP_F_main_BB_sum_exit154_578:
		next_state = LEGUP_F_main_BB_sum_exit154_579;
LEGUP_F_main_BB_sum_exit154_579:
		next_state = LEGUP_F_main_BB_sum_exit154_580;
LEGUP_F_main_BB_sum_exit154_580:
		next_state = LEGUP_F_main_BB_sum_exit154_581;
LEGUP_F_main_BB_sum_exit154_581:
		next_state = LEGUP_F_main_BB_sum_exit154_582;
LEGUP_F_main_BB_sum_exit154_582:
		next_state = LEGUP_F_main_BB_sum_exit154_583;
LEGUP_F_main_BB_sum_exit154_583:
		next_state = LEGUP_F_main_BB_sum_exit154_584;
LEGUP_F_main_BB_sum_exit154_584:
		next_state = LEGUP_F_main_BB_sum_exit154_585;
LEGUP_F_main_BB_sum_exit154_585:
		next_state = LEGUP_F_main_BB_sum_exit154_586;
LEGUP_F_main_BB_sum_exit154_586:
		next_state = LEGUP_F_main_BB_sum_exit154_587;
LEGUP_F_main_BB_sum_exit154_587:
		next_state = LEGUP_F_main_BB_sum_exit154_588;
LEGUP_F_main_BB_sum_exit154_588:
		next_state = LEGUP_F_main_BB_for_body_i131_589;
LEGUP_F_main_BB_sum_exit154_loopexit_521:
		next_state = LEGUP_F_main_BB_sum_exit154_522;
LEGUP_F_main_BB_sum_exit154_storemerge_519:
		next_state = LEGUP_F_main_BB_sum_exit154_storemerge_520;
LEGUP_F_main_BB_sum_exit154_storemerge_520:
		next_state = LEGUP_F_main_BB_sum_exit154_522;
LEGUP_F_main_BB_sum_exit28_198:
		next_state = LEGUP_F_main_BB_sum_exit28_199;
LEGUP_F_main_BB_sum_exit28_199:
		next_state = LEGUP_F_main_BB_sum_exit28_200;
LEGUP_F_main_BB_sum_exit28_200:
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_sum_exit28_loopexit_197:
		next_state = LEGUP_F_main_BB_sum_exit28_198;
LEGUP_F_main_BB_sum_exit28_storemerge_195:
		next_state = LEGUP_F_main_BB_sum_exit28_storemerge_196;
LEGUP_F_main_BB_sum_exit28_storemerge_196:
		next_state = LEGUP_F_main_BB_sum_exit28_198;
LEGUP_F_main_BB_sum_exit56_285:
	if ((fsm_stall == 1'd0) && (main_sum_exit56_cmp134 == 1'd1))
		next_state = LEGUP_F_main_BB_if_then136_286;
	else if ((fsm_stall == 1'd0) && (main_sum_exit56_cmp134 == 1'd0))
		next_state = LEGUP_F_main_BB_if_else207_847;
LEGUP_F_main_BB_sum_exit56_loopexit_284:
		next_state = LEGUP_F_main_BB_sum_exit56_285;
LEGUP_F_main_BB_sum_exit56_storemerge_282:
		next_state = LEGUP_F_main_BB_sum_exit56_storemerge_283;
LEGUP_F_main_BB_sum_exit56_storemerge_283:
		next_state = LEGUP_F_main_BB_sum_exit56_285;
LEGUP_F_main_BB_sum_exit70_771:
		next_state = LEGUP_function_call_772;
LEGUP_F_main_BB_sum_exit70_773:
		next_state = LEGUP_F_main_BB_sum_exit70_774;
LEGUP_F_main_BB_sum_exit70_774:
		next_state = LEGUP_F_main_BB_sum_exit70_775;
LEGUP_F_main_BB_sum_exit70_775:
		next_state = LEGUP_F_main_BB_sum_exit70_776;
LEGUP_F_main_BB_sum_exit70_776:
		next_state = LEGUP_F_main_BB_sum_exit70_777;
LEGUP_F_main_BB_sum_exit70_777:
		next_state = LEGUP_F_main_BB_sum_exit70_778;
LEGUP_F_main_BB_sum_exit70_778:
		next_state = LEGUP_F_main_BB_sum_exit70_779;
LEGUP_F_main_BB_sum_exit70_779:
		next_state = LEGUP_F_main_BB_sum_exit70_780;
LEGUP_F_main_BB_sum_exit70_780:
		next_state = LEGUP_F_main_BB_sum_exit70_781;
LEGUP_F_main_BB_sum_exit70_781:
		next_state = LEGUP_F_main_BB_sum_exit70_782;
LEGUP_F_main_BB_sum_exit70_782:
		next_state = LEGUP_F_main_BB_sum_exit70_783;
LEGUP_F_main_BB_sum_exit70_783:
		next_state = LEGUP_F_main_BB_sum_exit70_784;
LEGUP_F_main_BB_sum_exit70_784:
		next_state = LEGUP_F_main_BB_sum_exit70_785;
LEGUP_F_main_BB_sum_exit70_785:
		next_state = LEGUP_F_main_BB_sum_exit70_786;
LEGUP_F_main_BB_sum_exit70_786:
		next_state = LEGUP_F_main_BB_sum_exit70_787;
LEGUP_F_main_BB_sum_exit70_787:
		next_state = LEGUP_F_main_BB_sum_exit70_788;
LEGUP_F_main_BB_sum_exit70_788:
		next_state = LEGUP_F_main_BB_sum_exit70_789;
LEGUP_F_main_BB_sum_exit70_789:
		next_state = LEGUP_F_main_BB_sum_exit70_790;
LEGUP_F_main_BB_sum_exit70_790:
		next_state = LEGUP_F_main_BB_sum_exit70_791;
LEGUP_F_main_BB_sum_exit70_791:
		next_state = LEGUP_F_main_BB_sum_exit70_792;
LEGUP_F_main_BB_sum_exit70_792:
		next_state = LEGUP_F_main_BB_sum_exit70_793;
LEGUP_F_main_BB_sum_exit70_793:
		next_state = LEGUP_F_main_BB_sum_exit70_794;
LEGUP_F_main_BB_sum_exit70_794:
		next_state = LEGUP_F_main_BB_sum_exit70_795;
LEGUP_F_main_BB_sum_exit70_795:
		next_state = LEGUP_F_main_BB_sum_exit70_796;
LEGUP_F_main_BB_sum_exit70_796:
		next_state = LEGUP_F_main_BB_sum_exit70_797;
LEGUP_F_main_BB_sum_exit70_797:
		next_state = LEGUP_F_main_BB_sum_exit70_798;
LEGUP_F_main_BB_sum_exit70_798:
		next_state = LEGUP_F_main_BB_sum_exit70_799;
LEGUP_F_main_BB_sum_exit70_799:
		next_state = LEGUP_F_main_BB_sum_exit70_800;
LEGUP_F_main_BB_sum_exit70_800:
		next_state = LEGUP_F_main_BB_sum_exit70_801;
LEGUP_F_main_BB_sum_exit70_801:
		next_state = LEGUP_F_main_BB_sum_exit70_802;
LEGUP_F_main_BB_sum_exit70_802:
		next_state = LEGUP_F_main_BB_sum_exit70_803;
LEGUP_F_main_BB_sum_exit70_803:
		next_state = LEGUP_F_main_BB_sum_exit70_804;
LEGUP_F_main_BB_sum_exit70_804:
		next_state = LEGUP_F_main_BB_sum_exit70_805;
LEGUP_F_main_BB_sum_exit70_805:
		next_state = LEGUP_F_main_BB_sum_exit70_806;
LEGUP_F_main_BB_sum_exit70_806:
		next_state = LEGUP_F_main_BB_sum_exit70_807;
LEGUP_F_main_BB_sum_exit70_807:
		next_state = LEGUP_F_main_BB_sum_exit70_808;
LEGUP_F_main_BB_sum_exit70_808:
		next_state = LEGUP_F_main_BB_sum_exit70_809;
LEGUP_F_main_BB_sum_exit70_809:
		next_state = LEGUP_F_main_BB_sum_exit70_810;
LEGUP_F_main_BB_sum_exit70_810:
		next_state = LEGUP_F_main_BB_sum_exit70_811;
LEGUP_F_main_BB_sum_exit70_811:
		next_state = LEGUP_F_main_BB_sum_exit70_812;
LEGUP_F_main_BB_sum_exit70_812:
		next_state = LEGUP_F_main_BB_sum_exit70_813;
LEGUP_F_main_BB_sum_exit70_813:
		next_state = LEGUP_F_main_BB_sum_exit70_814;
LEGUP_F_main_BB_sum_exit70_814:
		next_state = LEGUP_F_main_BB_sum_exit70_815;
LEGUP_F_main_BB_sum_exit70_815:
		next_state = LEGUP_F_main_BB_sum_exit70_816;
LEGUP_F_main_BB_sum_exit70_816:
		next_state = LEGUP_F_main_BB_sum_exit70_817;
LEGUP_F_main_BB_sum_exit70_817:
		next_state = LEGUP_F_main_BB_sum_exit70_818;
LEGUP_F_main_BB_sum_exit70_818:
		next_state = LEGUP_F_main_BB_sum_exit70_819;
LEGUP_F_main_BB_sum_exit70_819:
		next_state = LEGUP_F_main_BB_sum_exit70_820;
LEGUP_F_main_BB_sum_exit70_820:
		next_state = LEGUP_F_main_BB_sum_exit70_821;
LEGUP_F_main_BB_sum_exit70_821:
		next_state = LEGUP_F_main_BB_sum_exit70_822;
LEGUP_F_main_BB_sum_exit70_822:
		next_state = LEGUP_F_main_BB_sum_exit70_823;
LEGUP_F_main_BB_sum_exit70_823:
		next_state = LEGUP_F_main_BB_sum_exit70_824;
LEGUP_F_main_BB_sum_exit70_824:
		next_state = LEGUP_F_main_BB_sum_exit70_825;
LEGUP_F_main_BB_sum_exit70_825:
		next_state = LEGUP_F_main_BB_sum_exit70_826;
LEGUP_F_main_BB_sum_exit70_826:
		next_state = LEGUP_F_main_BB_sum_exit70_827;
LEGUP_F_main_BB_sum_exit70_827:
		next_state = LEGUP_F_main_BB_sum_exit70_828;
LEGUP_F_main_BB_sum_exit70_828:
		next_state = LEGUP_F_main_BB_sum_exit70_829;
LEGUP_F_main_BB_sum_exit70_829:
		next_state = LEGUP_F_main_BB_sum_exit70_830;
LEGUP_F_main_BB_sum_exit70_830:
		next_state = LEGUP_F_main_BB_sum_exit70_831;
LEGUP_F_main_BB_sum_exit70_831:
		next_state = LEGUP_F_main_BB_sum_exit70_832;
LEGUP_F_main_BB_sum_exit70_832:
		next_state = LEGUP_F_main_BB_sum_exit70_833;
LEGUP_F_main_BB_sum_exit70_833:
		next_state = LEGUP_F_main_BB_sum_exit70_834;
LEGUP_F_main_BB_sum_exit70_834:
		next_state = LEGUP_F_main_BB_sum_exit70_835;
LEGUP_F_main_BB_sum_exit70_835:
		next_state = LEGUP_F_main_BB_sum_exit70_836;
LEGUP_F_main_BB_sum_exit70_836:
		next_state = LEGUP_F_main_BB_sum_exit70_837;
LEGUP_F_main_BB_sum_exit70_837:
		next_state = LEGUP_F_main_BB_for_body_i33_838;
LEGUP_F_main_BB_sum_exit70_loopexit_770:
		next_state = LEGUP_F_main_BB_sum_exit70_771;
LEGUP_F_main_BB_sum_exit70_storemerge_768:
		next_state = LEGUP_F_main_BB_sum_exit70_storemerge_769;
LEGUP_F_main_BB_sum_exit70_storemerge_769:
		next_state = LEGUP_F_main_BB_sum_exit70_771;
LEGUP_F_main_BB_sum_exit98_366:
		next_state = LEGUP_function_call_367;
LEGUP_F_main_BB_sum_exit98_368:
		next_state = LEGUP_F_main_BB_sum_exit98_369;
LEGUP_F_main_BB_sum_exit98_369:
		next_state = LEGUP_F_main_BB_sum_exit98_370;
LEGUP_F_main_BB_sum_exit98_370:
		next_state = LEGUP_F_main_BB_sum_exit98_371;
LEGUP_F_main_BB_sum_exit98_371:
		next_state = LEGUP_F_main_BB_sum_exit98_372;
LEGUP_F_main_BB_sum_exit98_372:
		next_state = LEGUP_F_main_BB_sum_exit98_373;
LEGUP_F_main_BB_sum_exit98_373:
		next_state = LEGUP_F_main_BB_sum_exit98_374;
LEGUP_F_main_BB_sum_exit98_374:
		next_state = LEGUP_F_main_BB_sum_exit98_375;
LEGUP_F_main_BB_sum_exit98_375:
		next_state = LEGUP_F_main_BB_sum_exit98_376;
LEGUP_F_main_BB_sum_exit98_376:
		next_state = LEGUP_F_main_BB_sum_exit98_377;
LEGUP_F_main_BB_sum_exit98_377:
		next_state = LEGUP_F_main_BB_sum_exit98_378;
LEGUP_F_main_BB_sum_exit98_378:
		next_state = LEGUP_F_main_BB_sum_exit98_379;
LEGUP_F_main_BB_sum_exit98_379:
		next_state = LEGUP_F_main_BB_sum_exit98_380;
LEGUP_F_main_BB_sum_exit98_380:
		next_state = LEGUP_F_main_BB_sum_exit98_381;
LEGUP_F_main_BB_sum_exit98_381:
		next_state = LEGUP_F_main_BB_sum_exit98_382;
LEGUP_F_main_BB_sum_exit98_382:
		next_state = LEGUP_F_main_BB_sum_exit98_383;
LEGUP_F_main_BB_sum_exit98_383:
		next_state = LEGUP_F_main_BB_sum_exit98_384;
LEGUP_F_main_BB_sum_exit98_384:
		next_state = LEGUP_F_main_BB_sum_exit98_385;
LEGUP_F_main_BB_sum_exit98_385:
		next_state = LEGUP_F_main_BB_sum_exit98_386;
LEGUP_F_main_BB_sum_exit98_386:
		next_state = LEGUP_F_main_BB_sum_exit98_387;
LEGUP_F_main_BB_sum_exit98_387:
		next_state = LEGUP_F_main_BB_sum_exit98_388;
LEGUP_F_main_BB_sum_exit98_388:
		next_state = LEGUP_F_main_BB_sum_exit98_389;
LEGUP_F_main_BB_sum_exit98_389:
		next_state = LEGUP_F_main_BB_sum_exit98_390;
LEGUP_F_main_BB_sum_exit98_390:
		next_state = LEGUP_F_main_BB_sum_exit98_391;
LEGUP_F_main_BB_sum_exit98_391:
		next_state = LEGUP_F_main_BB_sum_exit98_392;
LEGUP_F_main_BB_sum_exit98_392:
		next_state = LEGUP_F_main_BB_sum_exit98_393;
LEGUP_F_main_BB_sum_exit98_393:
		next_state = LEGUP_F_main_BB_sum_exit98_394;
LEGUP_F_main_BB_sum_exit98_394:
		next_state = LEGUP_F_main_BB_sum_exit98_395;
LEGUP_F_main_BB_sum_exit98_395:
		next_state = LEGUP_F_main_BB_sum_exit98_396;
LEGUP_F_main_BB_sum_exit98_396:
		next_state = LEGUP_F_main_BB_sum_exit98_397;
LEGUP_F_main_BB_sum_exit98_397:
		next_state = LEGUP_F_main_BB_sum_exit98_398;
LEGUP_F_main_BB_sum_exit98_398:
		next_state = LEGUP_F_main_BB_sum_exit98_399;
LEGUP_F_main_BB_sum_exit98_399:
		next_state = LEGUP_F_main_BB_sum_exit98_400;
LEGUP_F_main_BB_sum_exit98_400:
		next_state = LEGUP_F_main_BB_sum_exit98_401;
LEGUP_F_main_BB_sum_exit98_401:
		next_state = LEGUP_F_main_BB_sum_exit98_402;
LEGUP_F_main_BB_sum_exit98_402:
		next_state = LEGUP_F_main_BB_sum_exit98_403;
LEGUP_F_main_BB_sum_exit98_403:
		next_state = LEGUP_F_main_BB_sum_exit98_404;
LEGUP_F_main_BB_sum_exit98_404:
		next_state = LEGUP_F_main_BB_sum_exit98_405;
LEGUP_F_main_BB_sum_exit98_405:
		next_state = LEGUP_F_main_BB_sum_exit98_406;
LEGUP_F_main_BB_sum_exit98_406:
		next_state = LEGUP_F_main_BB_sum_exit98_407;
LEGUP_F_main_BB_sum_exit98_407:
		next_state = LEGUP_F_main_BB_sum_exit98_408;
LEGUP_F_main_BB_sum_exit98_408:
		next_state = LEGUP_F_main_BB_sum_exit98_409;
LEGUP_F_main_BB_sum_exit98_409:
		next_state = LEGUP_F_main_BB_sum_exit98_410;
LEGUP_F_main_BB_sum_exit98_410:
		next_state = LEGUP_F_main_BB_sum_exit98_411;
LEGUP_F_main_BB_sum_exit98_411:
		next_state = LEGUP_F_main_BB_sum_exit98_412;
LEGUP_F_main_BB_sum_exit98_412:
		next_state = LEGUP_F_main_BB_sum_exit98_413;
LEGUP_F_main_BB_sum_exit98_413:
		next_state = LEGUP_F_main_BB_sum_exit98_414;
LEGUP_F_main_BB_sum_exit98_414:
		next_state = LEGUP_F_main_BB_sum_exit98_415;
LEGUP_F_main_BB_sum_exit98_415:
		next_state = LEGUP_F_main_BB_sum_exit98_416;
LEGUP_F_main_BB_sum_exit98_416:
		next_state = LEGUP_F_main_BB_sum_exit98_417;
LEGUP_F_main_BB_sum_exit98_417:
		next_state = LEGUP_F_main_BB_sum_exit98_418;
LEGUP_F_main_BB_sum_exit98_418:
		next_state = LEGUP_F_main_BB_sum_exit98_419;
LEGUP_F_main_BB_sum_exit98_419:
		next_state = LEGUP_F_main_BB_sum_exit98_420;
LEGUP_F_main_BB_sum_exit98_420:
		next_state = LEGUP_F_main_BB_sum_exit98_421;
LEGUP_F_main_BB_sum_exit98_421:
		next_state = LEGUP_F_main_BB_sum_exit98_422;
LEGUP_F_main_BB_sum_exit98_422:
		next_state = LEGUP_F_main_BB_sum_exit98_423;
LEGUP_F_main_BB_sum_exit98_423:
		next_state = LEGUP_F_main_BB_sum_exit98_424;
LEGUP_F_main_BB_sum_exit98_424:
		next_state = LEGUP_F_main_BB_sum_exit98_425;
LEGUP_F_main_BB_sum_exit98_425:
		next_state = LEGUP_F_main_BB_sum_exit98_426;
LEGUP_F_main_BB_sum_exit98_426:
		next_state = LEGUP_F_main_BB_sum_exit98_427;
LEGUP_F_main_BB_sum_exit98_427:
		next_state = LEGUP_F_main_BB_sum_exit98_428;
LEGUP_F_main_BB_sum_exit98_428:
		next_state = LEGUP_F_main_BB_sum_exit98_429;
LEGUP_F_main_BB_sum_exit98_429:
		next_state = LEGUP_F_main_BB_sum_exit98_430;
LEGUP_F_main_BB_sum_exit98_430:
		next_state = LEGUP_F_main_BB_sum_exit98_431;
LEGUP_F_main_BB_sum_exit98_431:
		next_state = LEGUP_F_main_BB_sum_exit98_432;
LEGUP_F_main_BB_sum_exit98_432:
		next_state = LEGUP_F_main_BB_for_body_i117_433;
LEGUP_F_main_BB_sum_exit98_loopexit_365:
		next_state = LEGUP_F_main_BB_sum_exit98_366;
LEGUP_F_main_BB_sum_exit98_storemerge_363:
		next_state = LEGUP_F_main_BB_sum_exit98_storemerge_364;
LEGUP_F_main_BB_sum_exit98_storemerge_364:
		next_state = LEGUP_F_main_BB_sum_exit98_366;
LEGUP_F_main_BB_sum_exit_118:
		next_state = LEGUP_function_call_119;
LEGUP_F_main_BB_sum_exit_120:
		next_state = LEGUP_F_main_BB_sum_exit_121;
LEGUP_F_main_BB_sum_exit_121:
		next_state = LEGUP_F_main_BB_sum_exit_122;
LEGUP_F_main_BB_sum_exit_122:
		next_state = LEGUP_F_main_BB_sum_exit_123;
LEGUP_F_main_BB_sum_exit_123:
		next_state = LEGUP_F_main_BB_sum_exit_124;
LEGUP_F_main_BB_sum_exit_124:
		next_state = LEGUP_F_main_BB_sum_exit_125;
LEGUP_F_main_BB_sum_exit_125:
		next_state = LEGUP_F_main_BB_sum_exit_126;
LEGUP_F_main_BB_sum_exit_126:
		next_state = LEGUP_F_main_BB_sum_exit_127;
LEGUP_F_main_BB_sum_exit_127:
		next_state = LEGUP_F_main_BB_sum_exit_128;
LEGUP_F_main_BB_sum_exit_128:
		next_state = LEGUP_F_main_BB_sum_exit_129;
LEGUP_F_main_BB_sum_exit_129:
		next_state = LEGUP_F_main_BB_sum_exit_130;
LEGUP_F_main_BB_sum_exit_130:
		next_state = LEGUP_F_main_BB_sum_exit_131;
LEGUP_F_main_BB_sum_exit_131:
		next_state = LEGUP_F_main_BB_sum_exit_132;
LEGUP_F_main_BB_sum_exit_132:
		next_state = LEGUP_F_main_BB_sum_exit_133;
LEGUP_F_main_BB_sum_exit_133:
		next_state = LEGUP_F_main_BB_sum_exit_134;
LEGUP_F_main_BB_sum_exit_134:
		next_state = LEGUP_F_main_BB_sum_exit_135;
LEGUP_F_main_BB_sum_exit_135:
		next_state = LEGUP_F_main_BB_sum_exit_136;
LEGUP_F_main_BB_sum_exit_136:
		next_state = LEGUP_F_main_BB_sum_exit_137;
LEGUP_F_main_BB_sum_exit_137:
		next_state = LEGUP_F_main_BB_sum_exit_138;
LEGUP_F_main_BB_sum_exit_138:
		next_state = LEGUP_F_main_BB_sum_exit_139;
LEGUP_F_main_BB_sum_exit_139:
		next_state = LEGUP_F_main_BB_sum_exit_140;
LEGUP_F_main_BB_sum_exit_140:
		next_state = LEGUP_F_main_BB_sum_exit_141;
LEGUP_F_main_BB_sum_exit_141:
		next_state = LEGUP_F_main_BB_sum_exit_142;
LEGUP_F_main_BB_sum_exit_142:
		next_state = LEGUP_F_main_BB_sum_exit_143;
LEGUP_F_main_BB_sum_exit_143:
		next_state = LEGUP_F_main_BB_sum_exit_144;
LEGUP_F_main_BB_sum_exit_144:
		next_state = LEGUP_F_main_BB_sum_exit_145;
LEGUP_F_main_BB_sum_exit_145:
		next_state = LEGUP_F_main_BB_sum_exit_146;
LEGUP_F_main_BB_sum_exit_146:
		next_state = LEGUP_F_main_BB_sum_exit_147;
LEGUP_F_main_BB_sum_exit_147:
		next_state = LEGUP_F_main_BB_sum_exit_148;
LEGUP_F_main_BB_sum_exit_148:
		next_state = LEGUP_F_main_BB_sum_exit_149;
LEGUP_F_main_BB_sum_exit_149:
		next_state = LEGUP_F_main_BB_sum_exit_150;
LEGUP_F_main_BB_sum_exit_150:
		next_state = LEGUP_F_main_BB_sum_exit_151;
LEGUP_F_main_BB_sum_exit_151:
		next_state = LEGUP_F_main_BB_sum_exit_152;
LEGUP_F_main_BB_sum_exit_152:
		next_state = LEGUP_F_main_BB_sum_exit_153;
LEGUP_F_main_BB_sum_exit_153:
		next_state = LEGUP_F_main_BB_sum_exit_154;
LEGUP_F_main_BB_sum_exit_154:
		next_state = LEGUP_F_main_BB_sum_exit_155;
LEGUP_F_main_BB_sum_exit_155:
		next_state = LEGUP_F_main_BB_sum_exit_156;
LEGUP_F_main_BB_sum_exit_156:
		next_state = LEGUP_F_main_BB_sum_exit_157;
LEGUP_F_main_BB_sum_exit_157:
		next_state = LEGUP_F_main_BB_sum_exit_158;
LEGUP_F_main_BB_sum_exit_158:
		next_state = LEGUP_F_main_BB_sum_exit_159;
LEGUP_F_main_BB_sum_exit_159:
		next_state = LEGUP_F_main_BB_sum_exit_160;
LEGUP_F_main_BB_sum_exit_160:
		next_state = LEGUP_F_main_BB_sum_exit_161;
LEGUP_F_main_BB_sum_exit_161:
		next_state = LEGUP_F_main_BB_sum_exit_162;
LEGUP_F_main_BB_sum_exit_162:
		next_state = LEGUP_F_main_BB_sum_exit_163;
LEGUP_F_main_BB_sum_exit_163:
		next_state = LEGUP_F_main_BB_sum_exit_164;
LEGUP_F_main_BB_sum_exit_164:
		next_state = LEGUP_F_main_BB_sum_exit_165;
LEGUP_F_main_BB_sum_exit_165:
		next_state = LEGUP_F_main_BB_sum_exit_166;
LEGUP_F_main_BB_sum_exit_166:
		next_state = LEGUP_F_main_BB_sum_exit_167;
LEGUP_F_main_BB_sum_exit_167:
		next_state = LEGUP_F_main_BB_sum_exit_168;
LEGUP_F_main_BB_sum_exit_168:
		next_state = LEGUP_F_main_BB_sum_exit_169;
LEGUP_F_main_BB_sum_exit_169:
		next_state = LEGUP_F_main_BB_sum_exit_170;
LEGUP_F_main_BB_sum_exit_170:
		next_state = LEGUP_F_main_BB_sum_exit_171;
LEGUP_F_main_BB_sum_exit_171:
		next_state = LEGUP_F_main_BB_sum_exit_172;
LEGUP_F_main_BB_sum_exit_172:
		next_state = LEGUP_F_main_BB_sum_exit_173;
LEGUP_F_main_BB_sum_exit_173:
		next_state = LEGUP_F_main_BB_sum_exit_174;
LEGUP_F_main_BB_sum_exit_174:
		next_state = LEGUP_F_main_BB_sum_exit_175;
LEGUP_F_main_BB_sum_exit_175:
		next_state = LEGUP_F_main_BB_sum_exit_176;
LEGUP_F_main_BB_sum_exit_176:
		next_state = LEGUP_F_main_BB_sum_exit_177;
LEGUP_F_main_BB_sum_exit_177:
		next_state = LEGUP_F_main_BB_sum_exit_178;
LEGUP_F_main_BB_sum_exit_178:
		next_state = LEGUP_F_main_BB_sum_exit_179;
LEGUP_F_main_BB_sum_exit_179:
		next_state = LEGUP_F_main_BB_sum_exit_180;
LEGUP_F_main_BB_sum_exit_180:
		next_state = LEGUP_F_main_BB_sum_exit_181;
LEGUP_F_main_BB_sum_exit_181:
		next_state = LEGUP_F_main_BB_sum_exit_182;
LEGUP_F_main_BB_sum_exit_182:
		next_state = LEGUP_F_main_BB_sum_exit_183;
LEGUP_F_main_BB_sum_exit_183:
		next_state = LEGUP_F_main_BB_sum_exit_184;
LEGUP_F_main_BB_sum_exit_184:
		next_state = LEGUP_F_main_BB_sum_exit_185;
LEGUP_F_main_BB_sum_exit_185:
		next_state = LEGUP_F_main_BB_for_body_i19_186;
LEGUP_F_main_BB_sum_exit_loopexit_117:
		next_state = LEGUP_F_main_BB_sum_exit_118;
LEGUP_F_main_BB_sum_exit_storemerge_115:
		next_state = LEGUP_F_main_BB_sum_exit_storemerge_116;
LEGUP_F_main_BB_sum_exit_storemerge_116:
		next_state = LEGUP_F_main_BB_sum_exit_118;
LEGUP_F_main_BB_sw_bb110_201:
	if ((fsm_stall == 1'd0) && (main_sw_bb110_cmp111 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
	else if ((fsm_stall == 1'd0) && (main_sw_bb110_cmp111 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end_202;
LEGUP_F_main_BB_sw_bb123_205:
	if ((fsm_stall == 1'd0) && (main_sw_bb123_cmp124 == 1'd1))
		next_state = LEGUP_F_main_BB_if_end127_206;
	else if ((fsm_stall == 1'd0) && (main_sw_bb123_cmp124 == 1'd0))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
LEGUP_F_main_BB_sw_bb280_883:
	if ((fsm_stall == 1'd0) && (main_sw_bb280_cmp281 == 1'd1))
		next_state = LEGUP_F_main_BB_if_end285_885;
	else if ((fsm_stall == 1'd0) && (main_sw_bb280_cmp281 == 1'd0))
		next_state = LEGUP_F_main_BB_if_then283_884;
LEGUP_F_main_BB_sw_bb366_982:
	if ((fsm_stall == 1'd0) && (main_sw_bb366_cmp367 == 1'd1))
		next_state = LEGUP_F_main_BB_NodeBlock9_backedge_10;
	else if ((fsm_stall == 1'd0) && (main_sw_bb366_cmp367 == 1'd0))
		next_state = LEGUP_F_main_BB_if_end370_983;
LEGUP_F_main_BB_sw_bb_15:
		next_state = LEGUP_F_main_BB_sw_bb_16;
LEGUP_F_main_BB_sw_bb_16:
		next_state = LEGUP_F_main_BB_sw_bb_17;
LEGUP_F_main_BB_sw_bb_17:
		next_state = LEGUP_F_main_BB_sw_bb_18;
LEGUP_F_main_BB_sw_bb_18:
		next_state = LEGUP_F_main_BB_sw_bb_19;
LEGUP_F_main_BB_sw_bb_19:
		next_state = LEGUP_F_main_BB_sw_bb_20;
LEGUP_F_main_BB_sw_bb_20:
		next_state = LEGUP_F_main_BB_sw_bb_21;
LEGUP_F_main_BB_sw_bb_21:
		next_state = LEGUP_F_main_BB_sw_bb_22;
LEGUP_F_main_BB_sw_bb_22:
		next_state = LEGUP_F_main_BB_sw_bb_23;
LEGUP_F_main_BB_sw_bb_23:
		next_state = LEGUP_F_main_BB_sw_bb_24;
LEGUP_F_main_BB_sw_bb_24:
		next_state = LEGUP_F_main_BB_sw_bb_25;
LEGUP_F_main_BB_sw_bb_25:
		next_state = LEGUP_F_main_BB_sw_bb_26;
LEGUP_F_main_BB_sw_bb_26:
		next_state = LEGUP_F_main_BB_sw_bb_27;
LEGUP_F_main_BB_sw_bb_27:
		next_state = LEGUP_F_main_BB_sw_bb_28;
LEGUP_F_main_BB_sw_bb_28:
		next_state = LEGUP_F_main_BB_sw_bb_29;
LEGUP_F_main_BB_sw_bb_29:
		next_state = LEGUP_F_main_BB_sw_bb_30;
LEGUP_F_main_BB_sw_bb_30:
		next_state = LEGUP_F_main_BB_sw_bb_31;
LEGUP_F_main_BB_sw_bb_31:
		next_state = LEGUP_F_main_BB_sw_bb_32;
LEGUP_F_main_BB_sw_bb_32:
		next_state = LEGUP_F_main_BB_sw_bb_33;
LEGUP_F_main_BB_sw_bb_33:
		next_state = LEGUP_F_main_BB_sw_bb_34;
LEGUP_F_main_BB_sw_bb_34:
		next_state = LEGUP_F_main_BB_for_body89_35;
LEGUP_F_main_BB_while_body_i_2:
		next_state = LEGUP_F_main_BB_while_body_i_3;
LEGUP_F_main_BB_while_body_i_3:
		next_state = LEGUP_F_main_BB_while_body_i_4;
LEGUP_F_main_BB_while_body_i_4:
	if ((fsm_stall == 1'd0) && (main_while_body_i_exitcond21_reg == 1'd1))
		next_state = LEGUP_F_main_BB_legup_memcpy_4_exit_5;
	else if ((fsm_stall == 1'd0) && (main_while_body_i_exitcond21_reg == 1'd0))
		next_state = LEGUP_F_main_BB_while_body_i_2;
LEGUP_function_call_119:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit_120;
LEGUP_function_call_207:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_if_end127_208;
LEGUP_function_call_288:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_if_then139_289;
LEGUP_function_call_367:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit98_368;
LEGUP_function_call_39:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_for_end94_40;
LEGUP_function_call_444:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_if_then156_445;
LEGUP_function_call_523:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit154_524;
LEGUP_function_call_599:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_if_else171_600;
LEGUP_function_call_681:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit112_682;
LEGUP_function_call_772:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_sum_exit70_773;
LEGUP_function_call_886:
	if ((fsm_stall == 1'd0) && (rng_finish == 1'd1))
		next_state = LEGUP_F_main_BB_if_end285_887;
default:
	next_state = cur_state;
endcase

end
assign fsm_stall = 1'd0;
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_while_body_i_indvar = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_while_body_i_4) & (fsm_stall == 1'd0)) & (main_while_body_i_exitcond21_reg == 1'd0))) */ begin
		main_while_body_i_indvar = main_while_body_i_1_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_entry_1) & (fsm_stall == 1'd0))) begin
		main_while_body_i_indvar_reg <= main_while_body_i_indvar;
	end
	if ((((cur_state == LEGUP_F_main_BB_while_body_i_4) & (fsm_stall == 1'd0)) & (main_while_body_i_exitcond21_reg == 1'd0))) begin
		main_while_body_i_indvar_reg <= main_while_body_i_indvar;
	end
end
always @(*) begin
		main_while_body_i_dt_05_i = (1'd0 + (4 * {26'd0,main_while_body_i_indvar_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_while_body_i_2)) begin
		main_while_body_i_dt_05_i_reg <= main_while_body_i_dt_05_i;
	end
end
always @(*) begin
		main_while_body_i_st_06_i = (1'd0 + (4 * {26'd0,main_while_body_i_indvar_reg}));
end
always @(*) begin
		main_while_body_i_0 = main_seed_out_a;
end
always @(*) begin
		main_while_body_i_1 = ({1'd0,main_while_body_i_indvar_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_while_body_i_2)) begin
		main_while_body_i_1_reg <= main_while_body_i_1;
	end
end
always @(*) begin
		main_while_body_i_exitcond21 = (main_while_body_i_1 == 32'd32);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_while_body_i_2)) begin
		main_while_body_i_exitcond21_reg <= main_while_body_i_exitcond21;
	end
end
assign main_legup_memcpy_4_exit_vla1578_sub = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_vla1578_sub_reg <= main_legup_memcpy_4_exit_vla1578_sub;
	end
end
assign main_legup_memcpy_4_exit_vla577_sub = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_vla577_sub_reg <= main_legup_memcpy_4_exit_vla577_sub;
	end
end
assign main_legup_memcpy_4_exit_arrayidx6 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx6_reg <= main_legup_memcpy_4_exit_arrayidx6;
	end
end
assign main_legup_memcpy_4_exit_arrayidx7 = (1'd0 + (4 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx7_reg <= main_legup_memcpy_4_exit_arrayidx7;
	end
end
assign main_legup_memcpy_4_exit_arrayidx8 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx8_reg <= main_legup_memcpy_4_exit_arrayidx8;
	end
end
assign main_legup_memcpy_4_exit_arrayidx9 = (1'd0 + (4 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx9_reg <= main_legup_memcpy_4_exit_arrayidx9;
	end
end
assign main_legup_memcpy_4_exit_arrayidx10 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx10_reg <= main_legup_memcpy_4_exit_arrayidx10;
	end
end
assign main_legup_memcpy_4_exit_arrayidx11 = (1'd0 + (4 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx11_reg <= main_legup_memcpy_4_exit_arrayidx11;
	end
end
assign main_legup_memcpy_4_exit_arrayidx12 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx12_reg <= main_legup_memcpy_4_exit_arrayidx12;
	end
end
assign main_legup_memcpy_4_exit_arrayidx13 = (1'd0 + (4 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx13_reg <= main_legup_memcpy_4_exit_arrayidx13;
	end
end
assign main_legup_memcpy_4_exit_arrayidx14 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx14_reg <= main_legup_memcpy_4_exit_arrayidx14;
	end
end
assign main_legup_memcpy_4_exit_arrayidx15 = (1'd0 + (4 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx15_reg <= main_legup_memcpy_4_exit_arrayidx15;
	end
end
assign main_legup_memcpy_4_exit_arrayidx16 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx16_reg <= main_legup_memcpy_4_exit_arrayidx16;
	end
end
assign main_legup_memcpy_4_exit_arrayidx17 = (1'd0 + (4 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx17_reg <= main_legup_memcpy_4_exit_arrayidx17;
	end
end
assign main_legup_memcpy_4_exit_arrayidx18 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx18_reg <= main_legup_memcpy_4_exit_arrayidx18;
	end
end
assign main_legup_memcpy_4_exit_arrayidx19 = (1'd0 + (4 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx19_reg <= main_legup_memcpy_4_exit_arrayidx19;
	end
end
assign main_legup_memcpy_4_exit_arrayidx20 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx20_reg <= main_legup_memcpy_4_exit_arrayidx20;
	end
end
assign main_legup_memcpy_4_exit_arrayidx21 = (1'd0 + (4 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx21_reg <= main_legup_memcpy_4_exit_arrayidx21;
	end
end
assign main_legup_memcpy_4_exit_arrayidx22 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx22_reg <= main_legup_memcpy_4_exit_arrayidx22;
	end
end
assign main_legup_memcpy_4_exit_arrayidx23 = (1'd0 + (4 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx23_reg <= main_legup_memcpy_4_exit_arrayidx23;
	end
end
assign main_legup_memcpy_4_exit_arrayidx24 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx24_reg <= main_legup_memcpy_4_exit_arrayidx24;
	end
end
assign main_legup_memcpy_4_exit_arrayidx25 = (1'd0 + (4 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx25_reg <= main_legup_memcpy_4_exit_arrayidx25;
	end
end
assign main_legup_memcpy_4_exit_arrayidx26 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx26_reg <= main_legup_memcpy_4_exit_arrayidx26;
	end
end
assign main_legup_memcpy_4_exit_arrayidx27 = (1'd0 + (4 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx27_reg <= main_legup_memcpy_4_exit_arrayidx27;
	end
end
assign main_legup_memcpy_4_exit_arrayidx28 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx28_reg <= main_legup_memcpy_4_exit_arrayidx28;
	end
end
assign main_legup_memcpy_4_exit_arrayidx29 = (1'd0 + (4 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx29_reg <= main_legup_memcpy_4_exit_arrayidx29;
	end
end
assign main_legup_memcpy_4_exit_arrayidx30 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx30_reg <= main_legup_memcpy_4_exit_arrayidx30;
	end
end
assign main_legup_memcpy_4_exit_arrayidx31 = (1'd0 + (4 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx31_reg <= main_legup_memcpy_4_exit_arrayidx31;
	end
end
assign main_legup_memcpy_4_exit_arrayidx32 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx32_reg <= main_legup_memcpy_4_exit_arrayidx32;
	end
end
assign main_legup_memcpy_4_exit_arrayidx33 = (1'd0 + (4 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx33_reg <= main_legup_memcpy_4_exit_arrayidx33;
	end
end
assign main_legup_memcpy_4_exit_arrayidx34 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx34_reg <= main_legup_memcpy_4_exit_arrayidx34;
	end
end
assign main_legup_memcpy_4_exit_arrayidx35 = (1'd0 + (4 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx35_reg <= main_legup_memcpy_4_exit_arrayidx35;
	end
end
assign main_legup_memcpy_4_exit_arrayidx36 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx36_reg <= main_legup_memcpy_4_exit_arrayidx36;
	end
end
assign main_legup_memcpy_4_exit_arrayidx37 = (1'd0 + (4 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx37_reg <= main_legup_memcpy_4_exit_arrayidx37;
	end
end
assign main_legup_memcpy_4_exit_arrayidx38 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx38_reg <= main_legup_memcpy_4_exit_arrayidx38;
	end
end
assign main_legup_memcpy_4_exit_arrayidx39 = (1'd0 + (4 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx39_reg <= main_legup_memcpy_4_exit_arrayidx39;
	end
end
assign main_legup_memcpy_4_exit_arrayidx40 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx40_reg <= main_legup_memcpy_4_exit_arrayidx40;
	end
end
assign main_legup_memcpy_4_exit_arrayidx41 = (1'd0 + (4 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx41_reg <= main_legup_memcpy_4_exit_arrayidx41;
	end
end
assign main_legup_memcpy_4_exit_arrayidx42 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx42_reg <= main_legup_memcpy_4_exit_arrayidx42;
	end
end
assign main_legup_memcpy_4_exit_arrayidx43 = (1'd0 + (4 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx43_reg <= main_legup_memcpy_4_exit_arrayidx43;
	end
end
assign main_legup_memcpy_4_exit_arrayidx44 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx44_reg <= main_legup_memcpy_4_exit_arrayidx44;
	end
end
assign main_legup_memcpy_4_exit_arrayidx45 = (1'd0 + (4 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx45_reg <= main_legup_memcpy_4_exit_arrayidx45;
	end
end
assign main_legup_memcpy_4_exit_arrayidx46 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx46_reg <= main_legup_memcpy_4_exit_arrayidx46;
	end
end
assign main_legup_memcpy_4_exit_arrayidx47 = (1'd0 + (4 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx47_reg <= main_legup_memcpy_4_exit_arrayidx47;
	end
end
assign main_legup_memcpy_4_exit_arrayidx48 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx48_reg <= main_legup_memcpy_4_exit_arrayidx48;
	end
end
assign main_legup_memcpy_4_exit_arrayidx49 = (1'd0 + (4 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx49_reg <= main_legup_memcpy_4_exit_arrayidx49;
	end
end
assign main_legup_memcpy_4_exit_arrayidx50 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx50_reg <= main_legup_memcpy_4_exit_arrayidx50;
	end
end
assign main_legup_memcpy_4_exit_arrayidx51 = (1'd0 + (4 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx51_reg <= main_legup_memcpy_4_exit_arrayidx51;
	end
end
assign main_legup_memcpy_4_exit_arrayidx52 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx52_reg <= main_legup_memcpy_4_exit_arrayidx52;
	end
end
assign main_legup_memcpy_4_exit_arrayidx53 = (1'd0 + (4 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx53_reg <= main_legup_memcpy_4_exit_arrayidx53;
	end
end
assign main_legup_memcpy_4_exit_arrayidx54 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx54_reg <= main_legup_memcpy_4_exit_arrayidx54;
	end
end
assign main_legup_memcpy_4_exit_arrayidx55 = (1'd0 + (4 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx55_reg <= main_legup_memcpy_4_exit_arrayidx55;
	end
end
assign main_legup_memcpy_4_exit_arrayidx56 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx56_reg <= main_legup_memcpy_4_exit_arrayidx56;
	end
end
assign main_legup_memcpy_4_exit_arrayidx57 = (1'd0 + (4 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx57_reg <= main_legup_memcpy_4_exit_arrayidx57;
	end
end
assign main_legup_memcpy_4_exit_arrayidx58 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx58_reg <= main_legup_memcpy_4_exit_arrayidx58;
	end
end
assign main_legup_memcpy_4_exit_arrayidx59 = (1'd0 + (4 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx59_reg <= main_legup_memcpy_4_exit_arrayidx59;
	end
end
assign main_legup_memcpy_4_exit_arrayidx60 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx60_reg <= main_legup_memcpy_4_exit_arrayidx60;
	end
end
assign main_legup_memcpy_4_exit_arrayidx61 = (1'd0 + (4 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx61_reg <= main_legup_memcpy_4_exit_arrayidx61;
	end
end
assign main_legup_memcpy_4_exit_arrayidx62 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx62_reg <= main_legup_memcpy_4_exit_arrayidx62;
	end
end
assign main_legup_memcpy_4_exit_arrayidx63 = (1'd0 + (4 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx63_reg <= main_legup_memcpy_4_exit_arrayidx63;
	end
end
assign main_legup_memcpy_4_exit_arrayidx64 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx64_reg <= main_legup_memcpy_4_exit_arrayidx64;
	end
end
assign main_legup_memcpy_4_exit_arrayidx65 = (1'd0 + (4 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx65_reg <= main_legup_memcpy_4_exit_arrayidx65;
	end
end
assign main_legup_memcpy_4_exit_arrayidx66 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx66_reg <= main_legup_memcpy_4_exit_arrayidx66;
	end
end
assign main_legup_memcpy_4_exit_arrayidx67 = (1'd0 + (4 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx67_reg <= main_legup_memcpy_4_exit_arrayidx67;
	end
end
assign main_legup_memcpy_4_exit_arrayidx68 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx68_reg <= main_legup_memcpy_4_exit_arrayidx68;
	end
end
assign main_legup_memcpy_4_exit_arrayidx69 = (1'd0 + (4 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx69_reg <= main_legup_memcpy_4_exit_arrayidx69;
	end
end
assign main_legup_memcpy_4_exit_arrayidx70 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx70_reg <= main_legup_memcpy_4_exit_arrayidx70;
	end
end
assign main_legup_memcpy_4_exit_arrayidx71 = (1'd0 + (4 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx71_reg <= main_legup_memcpy_4_exit_arrayidx71;
	end
end
assign main_legup_memcpy_4_exit_arrayidx72 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx72_reg <= main_legup_memcpy_4_exit_arrayidx72;
	end
end
assign main_legup_memcpy_4_exit_arrayidx73 = (1'd0 + (4 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx73_reg <= main_legup_memcpy_4_exit_arrayidx73;
	end
end
assign main_legup_memcpy_4_exit_arrayidx74 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx74_reg <= main_legup_memcpy_4_exit_arrayidx74;
	end
end
assign main_legup_memcpy_4_exit_arrayidx75 = (1'd0 + (4 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx75_reg <= main_legup_memcpy_4_exit_arrayidx75;
	end
end
assign main_legup_memcpy_4_exit_arrayidx76 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx76_reg <= main_legup_memcpy_4_exit_arrayidx76;
	end
end
assign main_legup_memcpy_4_exit_arrayidx77 = (1'd0 + (4 * 32'd36));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx77_reg <= main_legup_memcpy_4_exit_arrayidx77;
	end
end
assign main_legup_memcpy_4_exit_arraydecay = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arraydecay_reg <= main_legup_memcpy_4_exit_arraydecay;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83 = 1'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_reg <= main_legup_memcpy_4_exit_arrayidx83;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_1 = (1'd0 + (8 * 32'd1));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_1_reg <= main_legup_memcpy_4_exit_arrayidx83_1;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_2 = (1'd0 + (8 * 32'd2));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_2_reg <= main_legup_memcpy_4_exit_arrayidx83_2;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_3 = (1'd0 + (8 * 32'd3));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_3_reg <= main_legup_memcpy_4_exit_arrayidx83_3;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_4 = (1'd0 + (8 * 32'd4));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_4_reg <= main_legup_memcpy_4_exit_arrayidx83_4;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_5 = (1'd0 + (8 * 32'd5));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_5_reg <= main_legup_memcpy_4_exit_arrayidx83_5;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_1603 = (1'd0 + (8 * 32'd6));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_1603_reg <= main_legup_memcpy_4_exit_arrayidx83_1603;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_1_1 = (1'd0 + (8 * 32'd7));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_1_1_reg <= main_legup_memcpy_4_exit_arrayidx83_1_1;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_2_1 = (1'd0 + (8 * 32'd8));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_2_1_reg <= main_legup_memcpy_4_exit_arrayidx83_2_1;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_3_1 = (1'd0 + (8 * 32'd9));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_3_1_reg <= main_legup_memcpy_4_exit_arrayidx83_3_1;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_4_1 = (1'd0 + (8 * 32'd10));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_4_1_reg <= main_legup_memcpy_4_exit_arrayidx83_4_1;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_5_1 = (1'd0 + (8 * 32'd11));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_5_1_reg <= main_legup_memcpy_4_exit_arrayidx83_5_1;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_2604 = (1'd0 + (8 * 32'd12));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_2604_reg <= main_legup_memcpy_4_exit_arrayidx83_2604;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_1_2 = (1'd0 + (8 * 32'd13));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_1_2_reg <= main_legup_memcpy_4_exit_arrayidx83_1_2;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_2_2 = (1'd0 + (8 * 32'd14));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_2_2_reg <= main_legup_memcpy_4_exit_arrayidx83_2_2;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_3_2 = (1'd0 + (8 * 32'd15));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_3_2_reg <= main_legup_memcpy_4_exit_arrayidx83_3_2;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_4_2 = (1'd0 + (8 * 32'd16));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_4_2_reg <= main_legup_memcpy_4_exit_arrayidx83_4_2;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_5_2 = (1'd0 + (8 * 32'd17));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_5_2_reg <= main_legup_memcpy_4_exit_arrayidx83_5_2;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_3605 = (1'd0 + (8 * 32'd18));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_3605_reg <= main_legup_memcpy_4_exit_arrayidx83_3605;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_1_3 = (1'd0 + (8 * 32'd19));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_1_3_reg <= main_legup_memcpy_4_exit_arrayidx83_1_3;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_2_3 = (1'd0 + (8 * 32'd20));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_2_3_reg <= main_legup_memcpy_4_exit_arrayidx83_2_3;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_3_3 = (1'd0 + (8 * 32'd21));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_3_3_reg <= main_legup_memcpy_4_exit_arrayidx83_3_3;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_4_3 = (1'd0 + (8 * 32'd22));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_4_3_reg <= main_legup_memcpy_4_exit_arrayidx83_4_3;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_5_3 = (1'd0 + (8 * 32'd23));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_5_3_reg <= main_legup_memcpy_4_exit_arrayidx83_5_3;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_4606 = (1'd0 + (8 * 32'd24));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_4606_reg <= main_legup_memcpy_4_exit_arrayidx83_4606;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_1_4 = (1'd0 + (8 * 32'd25));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_1_4_reg <= main_legup_memcpy_4_exit_arrayidx83_1_4;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_2_4 = (1'd0 + (8 * 32'd26));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_2_4_reg <= main_legup_memcpy_4_exit_arrayidx83_2_4;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_3_4 = (1'd0 + (8 * 32'd27));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_3_4_reg <= main_legup_memcpy_4_exit_arrayidx83_3_4;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_4_4 = (1'd0 + (8 * 32'd28));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_4_4_reg <= main_legup_memcpy_4_exit_arrayidx83_4_4;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_5_4 = (1'd0 + (8 * 32'd29));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_5_4_reg <= main_legup_memcpy_4_exit_arrayidx83_5_4;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_5607 = (1'd0 + (8 * 32'd30));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_5607_reg <= main_legup_memcpy_4_exit_arrayidx83_5607;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_1_5 = (1'd0 + (8 * 32'd31));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_1_5_reg <= main_legup_memcpy_4_exit_arrayidx83_1_5;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_2_5 = (1'd0 + (8 * 32'd32));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_2_5_reg <= main_legup_memcpy_4_exit_arrayidx83_2_5;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_3_5 = (1'd0 + (8 * 32'd33));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_3_5_reg <= main_legup_memcpy_4_exit_arrayidx83_3_5;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_4_5 = (1'd0 + (8 * 32'd34));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_4_5_reg <= main_legup_memcpy_4_exit_arrayidx83_4_5;
	end
end
assign main_legup_memcpy_4_exit_arrayidx83_5_5 = (1'd0 + (8 * 32'd35));
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5)) begin
		main_legup_memcpy_4_exit_arrayidx83_5_5_reg <= main_legup_memcpy_4_exit_arrayidx83_5_5;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_state_0 = main_NodeBlock9_backedge_state_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0_reg <= main_NodeBlock9_state_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_state_0_reg <= main_NodeBlock9_state_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_i_0 = main_NodeBlock9_backedge_i_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0_reg <= main_NodeBlock9_i_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_i_0_reg <= main_NodeBlock9_i_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_j_0 = main_NodeBlock9_backedge_j_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0_reg <= main_NodeBlock9_j_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_j_0_reg <= main_NodeBlock9_j_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_a_0 = main_NodeBlock9_backedge_a_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0_reg <= main_NodeBlock9_a_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_a_0_reg <= main_NodeBlock9_a_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0 = 0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_b_0 = main_NodeBlock9_backedge_b_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0_reg <= main_NodeBlock9_b_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_b_0_reg <= main_NodeBlock9_b_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0 = 64'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_a_X_0 = main_NodeBlock9_backedge_pos_a_X_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0_reg <= main_NodeBlock9_pos_a_X_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_X_0_reg <= main_NodeBlock9_pos_a_X_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0 = 64'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_a_Y_0 = main_NodeBlock9_backedge_pos_a_Y_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0_reg <= main_NodeBlock9_pos_a_Y_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_a_Y_0_reg <= main_NodeBlock9_pos_a_Y_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0 = 64'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_b_X_0 = main_NodeBlock9_backedge_pos_b_X_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0_reg <= main_NodeBlock9_pos_b_X_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_X_0_reg <= main_NodeBlock9_pos_b_X_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0 = 64'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_pos_b_Y_0 = main_NodeBlock9_backedge_pos_b_Y_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0_reg <= main_NodeBlock9_pos_b_Y_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_pos_b_Y_0_reg <= main_NodeBlock9_pos_b_Y_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0 = 64'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_sum_mesh_0 = main_NodeBlock9_backedge_sum_mesh_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0_reg <= main_NodeBlock9_sum_mesh_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_mesh_0_reg <= main_NodeBlock9_sum_mesh_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0 = 64'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_sum_1hop_0 = main_NodeBlock9_backedge_sum_1hop_0_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_legup_memcpy_4_exit_5) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0_reg <= main_NodeBlock9_sum_1hop_0;
	end
	if (((cur_state == LEGUP_F_main_BB_NodeBlock9_backedge_10) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_sum_1hop_0_reg <= main_NodeBlock9_sum_1hop_0;
	end
end
always @(*) begin
		main_NodeBlock9_Pivot10 = ($signed(main_NodeBlock9_state_0_reg) < $signed({28'd0,main_NodeBlock9_Pivot10_op1_temp}));
end
always @(*) begin
		main_NodeBlock7_Pivot8 = ($signed(main_NodeBlock9_state_0_reg) < $signed({27'd0,main_NodeBlock7_Pivot8_op1_temp}));
end
always @(*) begin
		main_NodeBlock5_Pivot6 = ($signed(main_NodeBlock9_state_0_reg) < $signed({27'd0,main_NodeBlock5_Pivot6_op1_temp}));
end
always @(*) begin
		main_LeafBlock3_SwitchLeaf4 = (main_NodeBlock9_state_0_reg == 32'd5);
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = main_NodeBlock9_state_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = main_NodeBlock9_state_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd4;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = {30'd0,main_if_end_1_reg};
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd3;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = {30'd0,main_if_end274_584};
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd3;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be = 32'd5;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_state_0_be = 32'd4;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_state_0_be_reg <= main_NodeBlock9_backedge_state_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_if_then283_inc284;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_if_then344_inc352_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be = main_NodeBlock9_i_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be = 32'd37;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_i_0_be = main_if_end370_inc398_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_i_0_be_reg <= main_NodeBlock9_backedge_i_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_if_end274_inc240_1;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = 32'd0;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be = main_if_else353_inc323;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_j_0_be = main_NodeBlock9_j_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_j_0_be_reg <= main_NodeBlock9_backedge_j_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_for_end94_3_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_if_end_6_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be = main_NodeBlock9_a_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_a_0_be = main_if_end370_44_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_a_0_be_reg <= main_NodeBlock9_backedge_a_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_if_end_7_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be = main_NodeBlock9_b_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_b_0_be = main_if_end370_45_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_b_0_be_reg <= main_NodeBlock9_backedge_b_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_if_end_8;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_if_end274_pos_a_X_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_a_X_0_be = main_NodeBlock9_pos_a_X_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_X_0_be_reg <= main_NodeBlock9_backedge_pos_a_X_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_if_end_9;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_if_end274_pos_a_Y_1_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_a_Y_0_be = main_NodeBlock9_pos_a_Y_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_a_Y_0_be_reg <= main_NodeBlock9_backedge_pos_a_Y_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_if_end_10;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_if_end322_xi_1_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = -64'd1;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_b_X_0_be = main_NodeBlock9_pos_b_X_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_X_0_be_reg <= main_NodeBlock9_backedge_pos_b_X_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_if_end_11;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_if_end322_xj_1_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_pos_b_Y_0_be = main_NodeBlock9_pos_b_Y_0_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_pos_b_Y_0_be_reg <= main_NodeBlock9_backedge_pos_b_Y_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_NodeBlock9_sum_mesh_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_sum_mesh_0_be = main_if_end370_newCurOp_add389_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_mesh_0_be_reg <= main_NodeBlock9_backedge_sum_mesh_0_be;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_NodeBlock9_sum_1hop_0_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) */ begin
		main_NodeBlock9_backedge_sum_1hop_0_be = main_if_end370_newCurOp_add397;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock3_9) & (fsm_stall == 1'd0)) & (main_LeafBlock3_SwitchLeaf4 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_LeafBlock_14) & (fsm_stall == 1'd0)) & (main_LeafBlock_SwitchLeaf == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_sum_exit28_200) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb110_201) & (fsm_stall == 1'd0)) & (main_sw_bb110_cmp111 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end_204) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb123_205) & (fsm_stall == 1'd0)) & (main_sw_bb123_cmp124 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end274_882) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then283_884) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then344_979) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else353_980) & (fsm_stall == 1'd0)) & (main_if_else353_cmp354 == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_sw_bb366_982) & (fsm_stall == 1'd0)) & (main_sw_bb366_cmp367 == 1'd1))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end370_1051) & (fsm_stall == 1'd0))) begin
		main_NodeBlock9_backedge_sum_1hop_0_be_reg <= main_NodeBlock9_backedge_sum_1hop_0_be;
	end
end
always @(*) begin
		main_NodeBlock1_Pivot2 = ($signed(main_NodeBlock9_state_0_reg) < $signed({29'd0,main_NodeBlock1_Pivot2_op1_temp}));
end
always @(*) begin
		main_NodeBlock_Pivot = ($signed(main_NodeBlock9_state_0_reg) < $signed({28'd0,main_NodeBlock_Pivot_op1_temp}));
end
always @(*) begin
		main_LeafBlock_SwitchLeaf = (main_NodeBlock9_state_0_reg == 32'd0);
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sw_bb_34) & (fsm_stall == 1'd0))) begin
		main_for_body89_i_2596 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_body89_36) & (fsm_stall == 1'd0)) & (main_for_body89_exitcond20_reg == 1'd0))) */ begin
		main_for_body89_i_2596 = main_for_body89_2_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sw_bb_34) & (fsm_stall == 1'd0))) begin
		main_for_body89_i_2596_reg <= main_for_body89_i_2596;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_body89_36) & (fsm_stall == 1'd0)) & (main_for_body89_exitcond20_reg == 1'd0))) begin
		main_for_body89_i_2596_reg <= main_for_body89_i_2596;
	end
end
always @(*) begin
		main_for_body89_arrayidx90 = (1'd0 + (8 * main_for_body89_i_2596_reg));
end
always @(*) begin
		main_for_body89_arrayidx91 = (1'd0 + (8 * main_for_body89_i_2596_reg));
end
always @(*) begin
		main_for_body89_2 = (main_for_body89_i_2596_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_for_body89_2_reg <= main_for_body89_2;
	end
end
always @(*) begin
		main_for_body89_exitcond20 = (main_for_body89_2 == 32'd32);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_for_body89_exitcond20_reg <= main_for_body89_exitcond20;
	end
end
always @(*) begin
		main_for_end94_3 = main_entry_vla577_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end94_38)) begin
		main_for_end94_3_reg <= main_for_end94_3;
	end
end
always @(*) begin
		main_for_end94_call = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_39)) begin
		main_for_end94_call_reg <= main_for_end94_call;
	end
end
always @(*) begin
	main_for_end94_rem = main_signed_modulus_64_0;
end
always @(*) begin
		main_for_end94_bit_select21 = main_for_end94_rem_width_extended[30:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end94_104)) begin
		main_for_end94_bit_select21_reg <= main_for_end94_bit_select21;
	end
end
always @(*) begin
		main_for_end94_bit_select19 = main_for_end94_rem_width_extended[29:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end94_104)) begin
		main_for_end94_bit_select19_reg <= main_for_end94_bit_select19;
	end
end
always @(*) begin
		main_for_end94_arrayidx96 = (1'd0 + (8 * main_for_end94_3));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_end94_38)) begin
		main_for_end94_arrayidx96_reg <= main_for_end94_arrayidx96;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_end94_105) & (fsm_stall == 1'd0))) begin
		main_for_body_i_i_027_i = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i_backedge_111) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i_i_027_i = main_for_body_i_backedge_i_027_i_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_end94_105) & (fsm_stall == 1'd0))) begin
		main_for_body_i_i_027_i_reg <= main_for_body_i_i_027_i;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i_backedge_111) & (fsm_stall == 1'd0))) begin
		main_for_body_i_i_027_i_reg <= main_for_body_i_i_027_i;
	end
end
always @(*) begin
		main_for_body_i_cmp2_i = (main_for_body_i_i_027_i_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i_106)) begin
		main_for_body_i_cmp2_i_reg <= main_for_body_i_cmp2_i;
	end
end
always @(*) begin
		main_for_body_i_arrayidx_i = (1'd0 + (4 * main_for_body_i_i_027_i_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i_106)) begin
		main_for_body_i_arrayidx_i_reg <= main_for_body_i_arrayidx_i;
	end
end
always @(*) begin
		main_for_body_i_4 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i_cmp3_i = (main_for_body_i_4 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i_107)) begin
		main_for_body_i_cmp3_i_reg <= main_for_body_i_cmp3_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i_thread_110) & (fsm_stall == 1'd0))) begin
		main_for_body_i_backedge_i_027_i_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i_114) & (fsm_stall == 1'd0)) & (main_for_inc_i_cmp_i_reg == 1'd1))) */ begin
		main_for_body_i_backedge_i_027_i_be = main_for_inc_i_dec_i_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i_thread_110) & (fsm_stall == 1'd0))) begin
		main_for_body_i_backedge_i_027_i_be_reg <= main_for_body_i_backedge_i_027_i_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i_114) & (fsm_stall == 1'd0)) & (main_for_inc_i_cmp_i_reg == 1'd1))) begin
		main_for_body_i_backedge_i_027_i_be_reg <= main_for_body_i_backedge_i_027_i_be;
	end
end
always @(*) begin
		main_for_inc_i_dec_i = (main_for_body_i_i_027_i_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_113)) begin
		main_for_inc_i_dec_i_reg <= main_for_inc_i_dec_i;
	end
end
always @(*) begin
		main_for_inc_i_cmp_i = ($signed(main_for_body_i_i_027_i_reg) > $signed({30'd0,main_for_inc_i_cmp_i_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_113)) begin
		main_for_inc_i_cmp_i_reg <= main_for_inc_i_cmp_i;
	end
end
always @(*) begin
		main_sum_exit_call99 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_119)) begin
		main_sum_exit_call99_reg <= main_sum_exit_call99;
	end
end
always @(*) begin
	main_sum_exit_rem101 = main_signed_modulus_64_0;
end
always @(*) begin
		main_sum_exit_bit_select23 = main_sum_exit_rem101_width_extended[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit_184)) begin
		main_sum_exit_bit_select23_reg <= main_sum_exit_bit_select23;
	end
end
always @(*) begin
		main_sum_exit_arrayidx102 = (1'd0 + (8 * main_for_end94_3_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit_118)) begin
		main_sum_exit_arrayidx102_reg <= main_sum_exit_arrayidx102;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit_185) & (fsm_stall == 1'd0))) begin
		main_for_body_i19_i_027_i15 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i19_backedge_191) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i19_i_027_i15 = main_for_body_i19_backedge_i_027_i15_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit_185) & (fsm_stall == 1'd0))) begin
		main_for_body_i19_i_027_i15_reg <= main_for_body_i19_i_027_i15;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i19_backedge_191) & (fsm_stall == 1'd0))) begin
		main_for_body_i19_i_027_i15_reg <= main_for_body_i19_i_027_i15;
	end
end
always @(*) begin
		main_for_body_i19_cmp2_i16 = (main_for_body_i19_i_027_i15_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i19_186)) begin
		main_for_body_i19_cmp2_i16_reg <= main_for_body_i19_cmp2_i16;
	end
end
always @(*) begin
		main_for_body_i19_arrayidx_i17 = (1'd0 + (4 * main_for_body_i19_i_027_i15_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i19_186)) begin
		main_for_body_i19_arrayidx_i17_reg <= main_for_body_i19_arrayidx_i17;
	end
end
always @(*) begin
		main_for_body_i19_5 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i19_cmp3_i18 = (main_for_body_i19_5 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i19_187)) begin
		main_for_body_i19_cmp3_i18_reg <= main_for_body_i19_cmp3_i18;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i26_thread_190) & (fsm_stall == 1'd0))) begin
		main_for_body_i19_backedge_i_027_i15_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i26_194) & (fsm_stall == 1'd0)) & (main_for_inc_i26_cmp_i25_reg == 1'd1))) */ begin
		main_for_body_i19_backedge_i_027_i15_be = main_for_inc_i26_dec_i24_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i26_thread_190) & (fsm_stall == 1'd0))) begin
		main_for_body_i19_backedge_i_027_i15_be_reg <= main_for_body_i19_backedge_i_027_i15_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i26_194) & (fsm_stall == 1'd0)) & (main_for_inc_i26_cmp_i25_reg == 1'd1))) begin
		main_for_body_i19_backedge_i_027_i15_be_reg <= main_for_body_i19_backedge_i_027_i15_be;
	end
end
always @(*) begin
		main_for_inc_i26_dec_i24 = (main_for_body_i19_i_027_i15_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_193)) begin
		main_for_inc_i26_dec_i24_reg <= main_for_inc_i26_dec_i24;
	end
end
always @(*) begin
		main_for_inc_i26_cmp_i25 = ($signed(main_for_body_i19_i_027_i15_reg) > $signed({30'd0,main_for_inc_i26_cmp_i25_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_193)) begin
		main_for_inc_i26_cmp_i25_reg <= main_for_inc_i26_cmp_i25;
	end
end
always @(*) begin
		main_sum_exit28_conv104 = $signed(main_for_end94_3_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_198)) begin
		main_sum_exit28_conv104_reg <= main_sum_exit28_conv104;
	end
end
always @(*) begin
		main_sum_exit28_bit_concat22 = {main_for_end94_bit_select21_reg[30:0], main_sum_exit28_bit_concat22_bit_select_operand_2};
end
always @(*) begin
		main_sum_exit28_bit_concat20 = {main_for_end94_bit_select19_reg[29:0], main_sum_exit28_bit_concat20_bit_select_operand_2[1:0]};
end
always @(*) begin
		main_sum_exit28_sr_add23 = (main_sum_exit28_bit_concat22 + main_sum_exit28_bit_concat20);
end
always @(*) begin
		main_sum_exit28_arrayidx108_sum = (main_sum_exit_bit_select23_reg + main_sum_exit28_sr_add23);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_198)) begin
		main_sum_exit28_arrayidx108_sum_reg <= main_sum_exit28_arrayidx108_sum;
	end
end
always @(*) begin
		main_sum_exit28_arrayidx109 = (1'd0 + (8 * main_sum_exit28_arrayidx108_sum_reg));
end
always @(*) begin
		main_sw_bb110_cmp111 = (main_NodeBlock9_i_0_reg == 32'd37);
end
always @(*) begin
		main_if_end_arrayidx113 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end_6 = main_entry_vla577_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_203)) begin
		main_if_end_6_reg <= main_if_end_6;
	end
end
always @(*) begin
		main_if_end_arrayidx114 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end_7 = main_entry_vla1578_out_b;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_203)) begin
		main_if_end_7_reg <= main_if_end_7;
	end
end
always @(*) begin
		main_if_end_arrayidx115 = (1'd0 + (8 * main_if_end_6));
end
always @(*) begin
		main_if_end_8 = main_entry_vla2579_out_a;
end
always @(*) begin
		main_if_end_arrayidx116 = (1'd0 + (8 * main_if_end_6));
end
always @(*) begin
		main_if_end_9 = main_entry_vla3580_out_a;
end
always @(*) begin
		main_if_end_arrayidx117 = (1'd0 + (8 * main_if_end_7));
end
always @(*) begin
		main_if_end_10 = main_entry_vla2579_out_b;
end
always @(*) begin
		main_if_end_arrayidx118 = (1'd0 + (8 * main_if_end_7));
end
always @(*) begin
		main_if_end_11 = main_entry_vla3580_out_b;
end
always @(*) begin
		main_if_end_cmp119 = (main_NodeBlock9_i_0_reg == 32'd0);
end
always @(*) begin
		main_if_end_1 = (main_if_end_cmp119 ? 32'd3 : 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end_202)) begin
		main_if_end_1_reg <= main_if_end_1;
	end
end
always @(*) begin
		main_sw_bb123_cmp124 = (main_NodeBlock9_pos_a_X_0_reg == $signed(-64'd1));
end
always @(*) begin
		main_if_end127_call129 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_207)) begin
		main_if_end127_call129_reg <= main_if_end127_call129;
	end
end
always @(*) begin
	main_if_end127_rem131 = main_signed_modulus_64_0;
end
always @(*) begin
		main_if_end127_bit_select18 = main_if_end127_rem131_width_extended[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end127_272)) begin
		main_if_end127_bit_select18_reg <= main_if_end127_bit_select18;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_end127_272) & (fsm_stall == 1'd0))) begin
		main_for_body_i47_i_027_i43 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i47_backedge_278) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i47_i_027_i43 = main_for_body_i47_backedge_i_027_i43_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_end127_272) & (fsm_stall == 1'd0))) begin
		main_for_body_i47_i_027_i43_reg <= main_for_body_i47_i_027_i43;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i47_backedge_278) & (fsm_stall == 1'd0))) begin
		main_for_body_i47_i_027_i43_reg <= main_for_body_i47_i_027_i43;
	end
end
always @(*) begin
		main_for_body_i47_cmp2_i44 = (main_for_body_i47_i_027_i43_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i47_273)) begin
		main_for_body_i47_cmp2_i44_reg <= main_for_body_i47_cmp2_i44;
	end
end
always @(*) begin
		main_for_body_i47_arrayidx_i45 = (1'd0 + (4 * main_for_body_i47_i_027_i43_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i47_273)) begin
		main_for_body_i47_arrayidx_i45_reg <= main_for_body_i47_arrayidx_i45;
	end
end
always @(*) begin
		main_for_body_i47_12 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i47_cmp3_i46 = (main_for_body_i47_12 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i47_274)) begin
		main_for_body_i47_cmp3_i46_reg <= main_for_body_i47_cmp3_i46;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i54_thread_277) & (fsm_stall == 1'd0))) begin
		main_for_body_i47_backedge_i_027_i43_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i54_281) & (fsm_stall == 1'd0)) & (main_for_inc_i54_cmp_i53_reg == 1'd1))) */ begin
		main_for_body_i47_backedge_i_027_i43_be = main_for_inc_i54_dec_i52_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i54_thread_277) & (fsm_stall == 1'd0))) begin
		main_for_body_i47_backedge_i_027_i43_be_reg <= main_for_body_i47_backedge_i_027_i43_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i54_281) & (fsm_stall == 1'd0)) & (main_for_inc_i54_cmp_i53_reg == 1'd1))) begin
		main_for_body_i47_backedge_i_027_i43_be_reg <= main_for_body_i47_backedge_i_027_i43_be;
	end
end
always @(*) begin
		main_for_inc_i54_dec_i52 = (main_for_body_i47_i_027_i43_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_280)) begin
		main_for_inc_i54_dec_i52_reg <= main_for_inc_i54_dec_i52;
	end
end
always @(*) begin
		main_for_inc_i54_cmp_i53 = ($signed(main_for_body_i47_i_027_i43_reg) > $signed({30'd0,main_for_inc_i54_cmp_i53_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_280)) begin
		main_for_inc_i54_cmp_i53_reg <= main_for_inc_i54_cmp_i53;
	end
end
always @(*) begin
		main_sum_exit56_cmp134 = (main_NodeBlock9_pos_b_X_0_reg == $signed(-64'd1));
end
always @(*) begin
		main_sum_exit56_cmp137 = (main_if_end127_bit_select18_reg == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit56_285)) begin
		main_sum_exit56_cmp137_reg <= main_sum_exit56_cmp137;
	end
end
always @(*) begin
		main_if_then139_call141 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_288)) begin
		main_if_then139_call141_reg <= main_if_then139_call141;
	end
end
always @(*) begin
	main_if_then139_rem143 = main_signed_modulus_64_0;
end
always @(*) begin
		main_if_then139_arrayidx144 = (`TAG_g_main_opcX2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then139_287)) begin
		main_if_then139_arrayidx144_reg <= main_if_then139_arrayidx144;
	end
end
always @(*) begin
		main_if_then139_13 = memory_controller_1_out_a[63:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then139_291)) begin
		main_if_then139_13_reg <= main_if_then139_13;
	end
end
always @(*) begin
		main_if_then139_add = (main_if_then139_13_reg + $signed({{60{main_if_then139_rem143[3]}},main_if_then139_rem143}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then139_353)) begin
		main_if_then139_add_reg <= main_if_then139_add;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then139_353) & (fsm_stall == 1'd0))) begin
		main_for_body_i89_i_027_i85 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i89_backedge_359) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i89_i_027_i85 = main_for_body_i89_backedge_i_027_i85_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then139_353) & (fsm_stall == 1'd0))) begin
		main_for_body_i89_i_027_i85_reg <= main_for_body_i89_i_027_i85;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i89_backedge_359) & (fsm_stall == 1'd0))) begin
		main_for_body_i89_i_027_i85_reg <= main_for_body_i89_i_027_i85;
	end
end
always @(*) begin
		main_for_body_i89_cmp2_i86 = (main_for_body_i89_i_027_i85_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i89_354)) begin
		main_for_body_i89_cmp2_i86_reg <= main_for_body_i89_cmp2_i86;
	end
end
always @(*) begin
		main_for_body_i89_arrayidx_i87 = (1'd0 + (4 * main_for_body_i89_i_027_i85_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i89_354)) begin
		main_for_body_i89_arrayidx_i87_reg <= main_for_body_i89_arrayidx_i87;
	end
end
always @(*) begin
		main_for_body_i89_14 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i89_cmp3_i88 = (main_for_body_i89_14 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i89_355)) begin
		main_for_body_i89_cmp3_i88_reg <= main_for_body_i89_cmp3_i88;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i96_thread_358) & (fsm_stall == 1'd0))) begin
		main_for_body_i89_backedge_i_027_i85_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i96_362) & (fsm_stall == 1'd0)) & (main_for_inc_i96_cmp_i95_reg == 1'd1))) */ begin
		main_for_body_i89_backedge_i_027_i85_be = main_for_inc_i96_dec_i94_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i96_thread_358) & (fsm_stall == 1'd0))) begin
		main_for_body_i89_backedge_i_027_i85_be_reg <= main_for_body_i89_backedge_i_027_i85_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i96_362) & (fsm_stall == 1'd0)) & (main_for_inc_i96_cmp_i95_reg == 1'd1))) begin
		main_for_body_i89_backedge_i_027_i85_be_reg <= main_for_body_i89_backedge_i_027_i85_be;
	end
end
always @(*) begin
		main_for_inc_i96_dec_i94 = (main_for_body_i89_i_027_i85_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_361)) begin
		main_for_inc_i96_dec_i94_reg <= main_for_inc_i96_dec_i94;
	end
end
always @(*) begin
		main_for_inc_i96_cmp_i95 = ($signed(main_for_body_i89_i_027_i85_reg) > $signed({30'd0,main_for_inc_i96_cmp_i95_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_361)) begin
		main_for_inc_i96_cmp_i95_reg <= main_for_inc_i96_cmp_i95;
	end
end
always @(*) begin
		main_sum_exit98_call147 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_367)) begin
		main_sum_exit98_call147_reg <= main_sum_exit98_call147;
	end
end
always @(*) begin
	main_sum_exit98_rem149 = main_signed_modulus_64_0;
end
always @(*) begin
		main_sum_exit98_arrayidx150 = (`TAG_g_main_opcY0_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_366)) begin
		main_sum_exit98_arrayidx150_reg <= main_sum_exit98_arrayidx150;
	end
end
always @(*) begin
		main_sum_exit98_15 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_370)) begin
		main_sum_exit98_15_reg <= main_sum_exit98_15;
	end
end
always @(*) begin
		main_sum_exit98_add151 = (main_sum_exit98_15_reg + $signed({{60{main_sum_exit98_rem149[3]}},main_sum_exit98_rem149}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_432)) begin
		main_sum_exit98_add151_reg <= main_sum_exit98_add151;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit98_432) & (fsm_stall == 1'd0))) begin
		main_for_body_i117_i_027_i113 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i117_backedge_438) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i117_i_027_i113 = main_for_body_i117_backedge_i_027_i113_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit98_432) & (fsm_stall == 1'd0))) begin
		main_for_body_i117_i_027_i113_reg <= main_for_body_i117_i_027_i113;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i117_backedge_438) & (fsm_stall == 1'd0))) begin
		main_for_body_i117_i_027_i113_reg <= main_for_body_i117_i_027_i113;
	end
end
always @(*) begin
		main_for_body_i117_cmp2_i114 = (main_for_body_i117_i_027_i113_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i117_433)) begin
		main_for_body_i117_cmp2_i114_reg <= main_for_body_i117_cmp2_i114;
	end
end
always @(*) begin
		main_for_body_i117_arrayidx_i115 = (1'd0 + (4 * main_for_body_i117_i_027_i113_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i117_433)) begin
		main_for_body_i117_arrayidx_i115_reg <= main_for_body_i117_arrayidx_i115;
	end
end
always @(*) begin
		main_for_body_i117_16 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i117_cmp3_i116 = (main_for_body_i117_16 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i117_434)) begin
		main_for_body_i117_cmp3_i116_reg <= main_for_body_i117_cmp3_i116;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i124_thread_437) & (fsm_stall == 1'd0))) begin
		main_for_body_i117_backedge_i_027_i113_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i124_441) & (fsm_stall == 1'd0)) & (main_for_inc_i124_cmp_i123_reg == 1'd1))) */ begin
		main_for_body_i117_backedge_i_027_i113_be = main_for_inc_i124_dec_i122_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i124_thread_437) & (fsm_stall == 1'd0))) begin
		main_for_body_i117_backedge_i_027_i113_be_reg <= main_for_body_i117_backedge_i_027_i113_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i124_441) & (fsm_stall == 1'd0)) & (main_for_inc_i124_cmp_i123_reg == 1'd1))) begin
		main_for_body_i117_backedge_i_027_i113_be_reg <= main_for_body_i117_backedge_i_027_i113_be;
	end
end
always @(*) begin
		main_for_inc_i124_dec_i122 = (main_for_body_i117_i_027_i113_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_440)) begin
		main_for_inc_i124_dec_i122_reg <= main_for_inc_i124_dec_i122;
	end
end
always @(*) begin
		main_for_inc_i124_cmp_i123 = ($signed(main_for_body_i117_i_027_i113_reg) > $signed({30'd0,main_for_inc_i124_cmp_i123_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_440)) begin
		main_for_inc_i124_cmp_i123_reg <= main_for_inc_i124_cmp_i123;
	end
end
always @(*) begin
		main_if_else153_cmp154 = (main_if_end127_bit_select18_reg == 32'd1);
end
always @(*) begin
		main_if_then156_call158 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_444)) begin
		main_if_then156_call158_reg <= main_if_then156_call158;
	end
end
always @(*) begin
	main_if_then156_rem160 = main_signed_modulus_64_0;
end
always @(*) begin
		main_if_then156_arrayidx161 = (`TAG_g_main_opcX1_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then156_443)) begin
		main_if_then156_arrayidx161_reg <= main_if_then156_arrayidx161;
	end
end
always @(*) begin
		main_if_then156_17 = memory_controller_1_out_a[63:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then156_447)) begin
		main_if_then156_17_reg <= main_if_then156_17;
	end
end
always @(*) begin
		main_if_then156_add162 = (main_if_then156_17_reg + $signed({{60{main_if_then156_rem160[3]}},main_if_then156_rem160}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then156_509)) begin
		main_if_then156_add162_reg <= main_if_then156_add162;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then156_509) & (fsm_stall == 1'd0))) begin
		main_for_body_i145_i_027_i141 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i145_backedge_515) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i145_i_027_i141 = main_for_body_i145_backedge_i_027_i141_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then156_509) & (fsm_stall == 1'd0))) begin
		main_for_body_i145_i_027_i141_reg <= main_for_body_i145_i_027_i141;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i145_backedge_515) & (fsm_stall == 1'd0))) begin
		main_for_body_i145_i_027_i141_reg <= main_for_body_i145_i_027_i141;
	end
end
always @(*) begin
		main_for_body_i145_cmp2_i142 = (main_for_body_i145_i_027_i141_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i145_510)) begin
		main_for_body_i145_cmp2_i142_reg <= main_for_body_i145_cmp2_i142;
	end
end
always @(*) begin
		main_for_body_i145_arrayidx_i143 = (1'd0 + (4 * main_for_body_i145_i_027_i141_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i145_510)) begin
		main_for_body_i145_arrayidx_i143_reg <= main_for_body_i145_arrayidx_i143;
	end
end
always @(*) begin
		main_for_body_i145_18 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i145_cmp3_i144 = (main_for_body_i145_18 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i145_511)) begin
		main_for_body_i145_cmp3_i144_reg <= main_for_body_i145_cmp3_i144;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i152_thread_514) & (fsm_stall == 1'd0))) begin
		main_for_body_i145_backedge_i_027_i141_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i152_518) & (fsm_stall == 1'd0)) & (main_for_inc_i152_cmp_i151_reg == 1'd1))) */ begin
		main_for_body_i145_backedge_i_027_i141_be = main_for_inc_i152_dec_i150_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i152_thread_514) & (fsm_stall == 1'd0))) begin
		main_for_body_i145_backedge_i_027_i141_be_reg <= main_for_body_i145_backedge_i_027_i141_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i152_518) & (fsm_stall == 1'd0)) & (main_for_inc_i152_cmp_i151_reg == 1'd1))) begin
		main_for_body_i145_backedge_i_027_i141_be_reg <= main_for_body_i145_backedge_i_027_i141_be;
	end
end
always @(*) begin
		main_for_inc_i152_dec_i150 = (main_for_body_i145_i_027_i141_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_517)) begin
		main_for_inc_i152_dec_i150_reg <= main_for_inc_i152_dec_i150;
	end
end
always @(*) begin
		main_for_inc_i152_cmp_i151 = ($signed(main_for_body_i145_i_027_i141_reg) > $signed({30'd0,main_for_inc_i152_cmp_i151_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_517)) begin
		main_for_inc_i152_cmp_i151_reg <= main_for_inc_i152_cmp_i151;
	end
end
always @(*) begin
		main_sum_exit154_call165 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_523)) begin
		main_sum_exit154_call165_reg <= main_sum_exit154_call165;
	end
end
always @(*) begin
	main_sum_exit154_rem167 = main_signed_modulus_64_0;
end
always @(*) begin
		main_sum_exit154_arrayidx168 = (`TAG_g_main_opcY1_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_522)) begin
		main_sum_exit154_arrayidx168_reg <= main_sum_exit154_arrayidx168;
	end
end
always @(*) begin
		main_sum_exit154_19 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_526)) begin
		main_sum_exit154_19_reg <= main_sum_exit154_19;
	end
end
always @(*) begin
		main_sum_exit154_add169 = (main_sum_exit154_19_reg + $signed({{60{main_sum_exit154_rem167[3]}},main_sum_exit154_rem167}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_588)) begin
		main_sum_exit154_add169_reg <= main_sum_exit154_add169;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit154_588) & (fsm_stall == 1'd0))) begin
		main_for_body_i131_i_027_i127 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i131_backedge_594) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i131_i_027_i127 = main_for_body_i131_backedge_i_027_i127_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit154_588) & (fsm_stall == 1'd0))) begin
		main_for_body_i131_i_027_i127_reg <= main_for_body_i131_i_027_i127;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i131_backedge_594) & (fsm_stall == 1'd0))) begin
		main_for_body_i131_i_027_i127_reg <= main_for_body_i131_i_027_i127;
	end
end
always @(*) begin
		main_for_body_i131_cmp2_i128 = (main_for_body_i131_i_027_i127_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i131_589)) begin
		main_for_body_i131_cmp2_i128_reg <= main_for_body_i131_cmp2_i128;
	end
end
always @(*) begin
		main_for_body_i131_arrayidx_i129 = (1'd0 + (4 * main_for_body_i131_i_027_i127_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i131_589)) begin
		main_for_body_i131_arrayidx_i129_reg <= main_for_body_i131_arrayidx_i129;
	end
end
always @(*) begin
		main_for_body_i131_20 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i131_cmp3_i130 = (main_for_body_i131_20 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i131_590)) begin
		main_for_body_i131_cmp3_i130_reg <= main_for_body_i131_cmp3_i130;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i138_thread_593) & (fsm_stall == 1'd0))) begin
		main_for_body_i131_backedge_i_027_i127_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i138_597) & (fsm_stall == 1'd0)) & (main_for_inc_i138_cmp_i137_reg == 1'd1))) */ begin
		main_for_body_i131_backedge_i_027_i127_be = main_for_inc_i138_dec_i136_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i138_thread_593) & (fsm_stall == 1'd0))) begin
		main_for_body_i131_backedge_i_027_i127_be_reg <= main_for_body_i131_backedge_i_027_i127_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i138_597) & (fsm_stall == 1'd0)) & (main_for_inc_i138_cmp_i137_reg == 1'd1))) begin
		main_for_body_i131_backedge_i_027_i127_be_reg <= main_for_body_i131_backedge_i_027_i127_be;
	end
end
always @(*) begin
		main_for_inc_i138_dec_i136 = (main_for_body_i131_i_027_i127_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_596)) begin
		main_for_inc_i138_dec_i136_reg <= main_for_inc_i138_dec_i136;
	end
end
always @(*) begin
		main_for_inc_i138_cmp_i137 = ($signed(main_for_body_i131_i_027_i127_reg) > $signed({30'd0,main_for_inc_i138_cmp_i137_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_596)) begin
		main_for_inc_i138_cmp_i137_reg <= main_for_inc_i138_cmp_i137;
	end
end
always @(*) begin
		main_if_else171_cmp172 = (main_if_end127_bit_select18_reg == 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else171_598)) begin
		main_if_else171_cmp172_reg <= main_if_else171_cmp172;
	end
end
always @(*) begin
		main_if_else171_call176 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_599)) begin
		main_if_else171_call176_reg <= main_if_else171_call176;
	end
end
always @(*) begin
	main_if_else171_rem178 = main_signed_modulus_64_0;
end
always @(*) begin
	main_if_else171_rem178_reg = main_sum_exit112_rem185_reg;
end
always @(*) begin
		main_if_then174_arrayidx179 = (`TAG_g_main_opcX2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then174_21 = memory_controller_1_out_a[63:0];
end
always @(*) begin
		main_if_then174_add180 = (main_if_then174_21 + $signed({{60{main_if_else171_rem178_reg[3]}},main_if_else171_rem178_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then174_667)) begin
		main_if_then174_add180_reg <= main_if_then174_add180;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then174_667) & (fsm_stall == 1'd0))) begin
		main_for_body_i103_i_027_i99 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i103_backedge_673) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i103_i_027_i99 = main_for_body_i103_backedge_i_027_i99_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then174_667) & (fsm_stall == 1'd0))) begin
		main_for_body_i103_i_027_i99_reg <= main_for_body_i103_i_027_i99;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i103_backedge_673) & (fsm_stall == 1'd0))) begin
		main_for_body_i103_i_027_i99_reg <= main_for_body_i103_i_027_i99;
	end
end
always @(*) begin
		main_for_body_i103_cmp2_i100 = (main_for_body_i103_i_027_i99_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i103_668)) begin
		main_for_body_i103_cmp2_i100_reg <= main_for_body_i103_cmp2_i100;
	end
end
always @(*) begin
		main_for_body_i103_arrayidx_i101 = (1'd0 + (4 * main_for_body_i103_i_027_i99_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i103_668)) begin
		main_for_body_i103_arrayidx_i101_reg <= main_for_body_i103_arrayidx_i101;
	end
end
always @(*) begin
		main_for_body_i103_22 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i103_cmp3_i102 = (main_for_body_i103_22 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i103_669)) begin
		main_for_body_i103_cmp3_i102_reg <= main_for_body_i103_cmp3_i102;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i110_thread_672) & (fsm_stall == 1'd0))) begin
		main_for_body_i103_backedge_i_027_i99_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i110_676) & (fsm_stall == 1'd0)) & (main_for_inc_i110_cmp_i109_reg == 1'd1))) */ begin
		main_for_body_i103_backedge_i_027_i99_be = main_for_inc_i110_dec_i108_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i110_thread_672) & (fsm_stall == 1'd0))) begin
		main_for_body_i103_backedge_i_027_i99_be_reg <= main_for_body_i103_backedge_i_027_i99_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i110_676) & (fsm_stall == 1'd0)) & (main_for_inc_i110_cmp_i109_reg == 1'd1))) begin
		main_for_body_i103_backedge_i_027_i99_be_reg <= main_for_body_i103_backedge_i_027_i99_be;
	end
end
always @(*) begin
		main_for_inc_i110_dec_i108 = (main_for_body_i103_i_027_i99_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_675)) begin
		main_for_inc_i110_dec_i108_reg <= main_for_inc_i110_dec_i108;
	end
end
always @(*) begin
		main_for_inc_i110_cmp_i109 = ($signed(main_for_body_i103_i_027_i99_reg) > $signed({30'd0,main_for_inc_i110_cmp_i109_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_675)) begin
		main_for_inc_i110_cmp_i109_reg <= main_for_inc_i110_cmp_i109;
	end
end
always @(*) begin
		main_sum_exit112_call183 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_681)) begin
		main_sum_exit112_call183_reg <= main_sum_exit112_call183;
	end
end
always @(*) begin
	main_sum_exit112_rem185 = main_signed_modulus_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_746)) begin
		main_sum_exit112_rem185_reg <= main_sum_exit112_rem185;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end94_104)) begin
		main_sum_exit112_rem185_reg <= main_for_end94_rem;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_184)) begin
		main_sum_exit112_rem185_reg <= main_sum_exit_rem101;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end127_272)) begin
		main_sum_exit112_rem185_reg <= main_if_end127_rem131;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then139_353)) begin
		main_sum_exit112_rem185_reg <= main_if_then139_rem143;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_432)) begin
		main_sum_exit112_rem185_reg <= main_sum_exit98_rem149;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then156_509)) begin
		main_sum_exit112_rem185_reg <= main_if_then156_rem160;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_588)) begin
		main_sum_exit112_rem185_reg <= main_sum_exit154_rem167;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else171_664)) begin
		main_sum_exit112_rem185_reg <= main_if_else171_rem178;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_837)) begin
		main_sum_exit112_rem185_reg <= main_sum_exit70_rem200;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end285_951)) begin
		main_sum_exit112_rem185_reg <= main_if_end285_rem289;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_1050)) begin
		main_sum_exit112_rem185_reg <= main_if_end370_rem390;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_1051)) begin
		main_sum_exit112_rem185_reg <= main_if_end370_rem393;
	end
end
always @(*) begin
		main_sum_exit112_arrayidx186 = (`TAG_g_main_opcY2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_680)) begin
		main_sum_exit112_arrayidx186_reg <= main_sum_exit112_arrayidx186;
	end
end
always @(*) begin
		main_sum_exit112_23 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_684)) begin
		main_sum_exit112_23_reg <= main_sum_exit112_23;
	end
end
always @(*) begin
		main_sum_exit112_add187 = (main_sum_exit112_23_reg + $signed({{60{main_sum_exit112_rem185[3]}},main_sum_exit112_rem185}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_746)) begin
		main_sum_exit112_add187_reg <= main_sum_exit112_add187;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit112_746) & (fsm_stall == 1'd0))) begin
		main_for_body_i75_i_027_i71 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i75_backedge_752) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i75_i_027_i71 = main_for_body_i75_backedge_i_027_i71_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit112_746) & (fsm_stall == 1'd0))) begin
		main_for_body_i75_i_027_i71_reg <= main_for_body_i75_i_027_i71;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i75_backedge_752) & (fsm_stall == 1'd0))) begin
		main_for_body_i75_i_027_i71_reg <= main_for_body_i75_i_027_i71;
	end
end
always @(*) begin
		main_for_body_i75_cmp2_i72 = (main_for_body_i75_i_027_i71_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i75_747)) begin
		main_for_body_i75_cmp2_i72_reg <= main_for_body_i75_cmp2_i72;
	end
end
always @(*) begin
		main_for_body_i75_arrayidx_i73 = (1'd0 + (4 * main_for_body_i75_i_027_i71_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i75_747)) begin
		main_for_body_i75_arrayidx_i73_reg <= main_for_body_i75_arrayidx_i73;
	end
end
always @(*) begin
		main_for_body_i75_24 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i75_cmp3_i74 = (main_for_body_i75_24 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i75_748)) begin
		main_for_body_i75_cmp3_i74_reg <= main_for_body_i75_cmp3_i74;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i82_thread_751) & (fsm_stall == 1'd0))) begin
		main_for_body_i75_backedge_i_027_i71_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i82_755) & (fsm_stall == 1'd0)) & (main_for_inc_i82_cmp_i81_reg == 1'd1))) */ begin
		main_for_body_i75_backedge_i_027_i71_be = main_for_inc_i82_dec_i80_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i82_thread_751) & (fsm_stall == 1'd0))) begin
		main_for_body_i75_backedge_i_027_i71_be_reg <= main_for_body_i75_backedge_i_027_i71_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i82_755) & (fsm_stall == 1'd0)) & (main_for_inc_i82_cmp_i81_reg == 1'd1))) begin
		main_for_body_i75_backedge_i_027_i71_be_reg <= main_for_body_i75_backedge_i_027_i71_be;
	end
end
always @(*) begin
		main_for_inc_i82_dec_i80 = (main_for_body_i75_i_027_i71_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_754)) begin
		main_for_inc_i82_dec_i80_reg <= main_for_inc_i82_dec_i80;
	end
end
always @(*) begin
		main_for_inc_i82_cmp_i81 = ($signed(main_for_body_i75_i_027_i71_reg) > $signed({30'd0,main_for_inc_i82_cmp_i81_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_754)) begin
		main_for_inc_i82_cmp_i81_reg <= main_for_inc_i82_cmp_i81;
	end
end
always @(*) begin
		main_if_else189_arrayidx194 = (`TAG_g_main_opcX3_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else189_25 = memory_controller_1_out_a[63:0];
end
always @(*) begin
		main_if_else189_add195 = (main_if_else189_25 + $signed({{60{main_if_else171_rem178_reg[3]}},main_if_else171_rem178_reg}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_else189_758)) begin
		main_if_else189_add195_reg <= main_if_else189_add195;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_else189_758) & (fsm_stall == 1'd0))) begin
		main_for_body_i61_i_027_i57 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i61_backedge_764) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i61_i_027_i57 = main_for_body_i61_backedge_i_027_i57_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_else189_758) & (fsm_stall == 1'd0))) begin
		main_for_body_i61_i_027_i57_reg <= main_for_body_i61_i_027_i57;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i61_backedge_764) & (fsm_stall == 1'd0))) begin
		main_for_body_i61_i_027_i57_reg <= main_for_body_i61_i_027_i57;
	end
end
always @(*) begin
		main_for_body_i61_cmp2_i58 = (main_for_body_i61_i_027_i57_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i61_759)) begin
		main_for_body_i61_cmp2_i58_reg <= main_for_body_i61_cmp2_i58;
	end
end
always @(*) begin
		main_for_body_i61_arrayidx_i59 = (1'd0 + (4 * main_for_body_i61_i_027_i57_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i61_759)) begin
		main_for_body_i61_arrayidx_i59_reg <= main_for_body_i61_arrayidx_i59;
	end
end
always @(*) begin
		main_for_body_i61_26 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i61_cmp3_i60 = (main_for_body_i61_26 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i61_760)) begin
		main_for_body_i61_cmp3_i60_reg <= main_for_body_i61_cmp3_i60;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i68_thread_763) & (fsm_stall == 1'd0))) begin
		main_for_body_i61_backedge_i_027_i57_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i68_767) & (fsm_stall == 1'd0)) & (main_for_inc_i68_cmp_i67_reg == 1'd1))) */ begin
		main_for_body_i61_backedge_i_027_i57_be = main_for_inc_i68_dec_i66_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i68_thread_763) & (fsm_stall == 1'd0))) begin
		main_for_body_i61_backedge_i_027_i57_be_reg <= main_for_body_i61_backedge_i_027_i57_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i68_767) & (fsm_stall == 1'd0)) & (main_for_inc_i68_cmp_i67_reg == 1'd1))) begin
		main_for_body_i61_backedge_i_027_i57_be_reg <= main_for_body_i61_backedge_i_027_i57_be;
	end
end
always @(*) begin
		main_for_inc_i68_dec_i66 = (main_for_body_i61_i_027_i57_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_766)) begin
		main_for_inc_i68_dec_i66_reg <= main_for_inc_i68_dec_i66;
	end
end
always @(*) begin
		main_for_inc_i68_cmp_i67 = ($signed(main_for_body_i61_i_027_i57_reg) > $signed({30'd0,main_for_inc_i68_cmp_i67_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_766)) begin
		main_for_inc_i68_cmp_i67_reg <= main_for_inc_i68_cmp_i67;
	end
end
always @(*) begin
		main_sum_exit70_call198 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_772)) begin
		main_sum_exit70_call198_reg <= main_sum_exit70_call198;
	end
end
always @(*) begin
	main_sum_exit70_rem200 = main_signed_modulus_64_0;
end
always @(*) begin
		main_sum_exit70_arrayidx201 = (`TAG_g_main_opcY3_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_771)) begin
		main_sum_exit70_arrayidx201_reg <= main_sum_exit70_arrayidx201;
	end
end
always @(*) begin
		main_sum_exit70_27 = memory_controller_0_out_a[63:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_775)) begin
		main_sum_exit70_27_reg <= main_sum_exit70_27;
	end
end
always @(*) begin
		main_sum_exit70_add202 = (main_sum_exit70_27_reg + $signed({{60{main_sum_exit70_rem200[3]}},main_sum_exit70_rem200}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_837)) begin
		main_sum_exit70_add202_reg <= main_sum_exit70_add202;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit70_837) & (fsm_stall == 1'd0))) begin
		main_for_body_i33_i_027_i29 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i33_backedge_843) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i33_i_027_i29 = main_for_body_i33_backedge_i_027_i29_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_sum_exit70_837) & (fsm_stall == 1'd0))) begin
		main_for_body_i33_i_027_i29_reg <= main_for_body_i33_i_027_i29;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i33_backedge_843) & (fsm_stall == 1'd0))) begin
		main_for_body_i33_i_027_i29_reg <= main_for_body_i33_i_027_i29;
	end
end
always @(*) begin
		main_for_body_i33_cmp2_i30 = (main_for_body_i33_i_027_i29_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i33_838)) begin
		main_for_body_i33_cmp2_i30_reg <= main_for_body_i33_cmp2_i30;
	end
end
always @(*) begin
		main_for_body_i33_arrayidx_i31 = (1'd0 + (4 * main_for_body_i33_i_027_i29_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i33_838)) begin
		main_for_body_i33_arrayidx_i31_reg <= main_for_body_i33_arrayidx_i31;
	end
end
always @(*) begin
		main_for_body_i33_28 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i33_cmp3_i32 = (main_for_body_i33_28 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i33_839)) begin
		main_for_body_i33_cmp3_i32_reg <= main_for_body_i33_cmp3_i32;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i40_thread_842) & (fsm_stall == 1'd0))) begin
		main_for_body_i33_backedge_i_027_i29_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i40_846) & (fsm_stall == 1'd0)) & (main_for_inc_i40_cmp_i39_reg == 1'd1))) */ begin
		main_for_body_i33_backedge_i_027_i29_be = main_for_inc_i40_dec_i38_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i40_thread_842) & (fsm_stall == 1'd0))) begin
		main_for_body_i33_backedge_i_027_i29_be_reg <= main_for_body_i33_backedge_i_027_i29_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i40_846) & (fsm_stall == 1'd0)) & (main_for_inc_i40_cmp_i39_reg == 1'd1))) begin
		main_for_body_i33_backedge_i_027_i29_be_reg <= main_for_body_i33_backedge_i_027_i29_be;
	end
end
always @(*) begin
		main_for_inc_i40_dec_i38 = (main_for_body_i33_i_027_i29_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_845)) begin
		main_for_inc_i40_dec_i38_reg <= main_for_inc_i40_dec_i38;
	end
end
always @(*) begin
		main_for_inc_i40_cmp_i39 = ($signed(main_for_body_i33_i_027_i29_reg) > $signed({30'd0,main_for_inc_i40_cmp_i39_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_845)) begin
		main_for_inc_i40_cmp_i39_reg <= main_for_inc_i40_cmp_i39;
	end
end
always @(*) begin
		main_if_then210_arrayidx211 = (`TAG_g_main_opcX2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then210_29 = memory_controller_1_out_a[63:0];
end
always @(*) begin
		main_if_then210_add212 = (main_if_then210_29 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then210_arrayidx213 = (`TAG_g_main_opcY0_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then210_30 = memory_controller_0_out_a[63:0];
end
always @(*) begin
		main_if_then210_add214 = (main_if_then210_30 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_NodeBlock16_Pivot17 = ($signed(main_if_end127_bit_select18_reg) < $signed({28'd0,main_NodeBlock16_Pivot17_op1_temp}));
end
always @(*) begin
		main_LeafBlock14_SwitchLeaf15 = (main_if_end127_bit_select18_reg == 32'd2);
end
always @(*) begin
		main_LeafBlock12_SwitchLeaf13 = (main_if_end127_bit_select18_reg == 32'd1);
end
always @(*) begin
		main_if_then218_arrayidx219 = (`TAG_g_main_opcX1_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then218_31 = memory_controller_1_out_a[63:0];
end
always @(*) begin
		main_if_then218_add220 = (main_if_then218_31 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then218_arrayidx221 = (`TAG_g_main_opcY1_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then218_32 = memory_controller_0_out_a[63:0];
end
always @(*) begin
		main_if_then218_add222 = (main_if_then218_32 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_if_then226_arrayidx227 = (`TAG_g_main_opcX2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then226_33 = memory_controller_1_out_a[63:0];
end
always @(*) begin
		main_if_then226_add228 = (main_if_then226_33 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_then226_arrayidx229 = (`TAG_g_main_opcY2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then226_34 = memory_controller_0_out_a[63:0];
end
always @(*) begin
		main_if_then226_add230 = (main_if_then226_34 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
		main_if_else231_arrayidx232 = (`TAG_g_main_opcX3_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else231_35 = memory_controller_1_out_a[63:0];
end
always @(*) begin
		main_if_else231_add233 = (main_if_else231_35 + main_NodeBlock9_pos_b_X_0_reg);
end
always @(*) begin
		main_if_else231_arrayidx234 = (`TAG_g_main_opcY3_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else231_36 = memory_controller_0_out_a[63:0];
end
always @(*) begin
		main_if_else231_add235 = (main_if_else231_36 + main_NodeBlock9_pos_b_Y_0_reg);
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then210_850) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then210_add212;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then218_856) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then218_add220;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then226_859) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then226_add228;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else231_862) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_else231_add233;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge_864) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then139_add_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_866) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then156_add162_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_868) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then174_add180_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_870) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_else189_add195_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit_871) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then139_add_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit1_872) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then156_add162_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit2_873) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0 = main_if_then174_add180_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit3_874) & (fsm_stall == 1'd0))) */ begin
		main_if_end239_xi_0 = main_if_else189_add195_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then210_850) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then218_856) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then226_859) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else231_862) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge_864) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_866) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_868) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_870) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit_871) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit1_872) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit2_873) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit3_874) & (fsm_stall == 1'd0))) begin
		main_if_end239_xi_0_reg <= main_if_end239_xi_0;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then210_850) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_if_then210_add214;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then218_856) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_if_then218_add222;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then226_859) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_if_then226_add230;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_else231_862) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_if_else231_add235;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge_864) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_sum_exit98_add151_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_866) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_sum_exit154_add169_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_868) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_sum_exit112_add187_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_870) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_sum_exit70_add202_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit_871) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_sum_exit98_add151_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit1_872) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_sum_exit154_add169_reg;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit2_873) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0 = main_sum_exit112_add187_reg;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit3_874) & (fsm_stall == 1'd0))) */ begin
		main_if_end239_xj_0 = main_sum_exit70_add202_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then210_850) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then218_856) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then226_859) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else231_862) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge_864) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_866) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_868) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_870) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit_871) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit1_872) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit2_873) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_end239_loopexit3_874) & (fsm_stall == 1'd0))) begin
		main_if_end239_xj_0_reg <= main_if_end239_xj_0;
	end
end
always @(*) begin
		main_if_end239_bit_select17 = main_if_end239_xj_0_reg[31:0];
end
always @(*) begin
		main_if_end239_bit_select15 = main_if_end239_xi_0_reg[30:0];
end
always @(*) begin
		main_if_end239_bit_select13 = main_if_end239_xi_0_reg[29:0];
end
always @(*) begin
		main_if_end239_inc240 = (main_NodeBlock9_j_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end239_875)) begin
		main_if_end239_inc240_reg <= main_if_end239_inc240;
	end
end
always @(*) begin
		main_if_end239_bit_concat16 = {main_if_end239_bit_select15[30:0], main_if_end239_bit_concat16_bit_select_operand_2};
end
always @(*) begin
		main_if_end239_bit_concat14 = {main_if_end239_bit_select13[29:0], main_if_end239_bit_concat14_bit_select_operand_2[1:0]};
end
always @(*) begin
		main_if_end239_sr_add = (main_if_end239_bit_concat16 + main_if_end239_bit_concat14);
end
always @(*) begin
		main_if_end239_arrayidx243_sum = (main_if_end239_sr_add + main_if_end239_bit_select17);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end239_875)) begin
		main_if_end239_arrayidx243_sum_reg <= main_if_end239_arrayidx243_sum;
	end
end
always @(*) begin
		main_if_end239_arrayidx244 = (1'd0 + (8 * main_if_end239_arrayidx243_sum_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end239_876)) begin
		main_if_end239_arrayidx244_reg <= main_if_end239_arrayidx244;
	end
end
always @(*) begin
		main_if_end239_37 = main_entry_vla4581_out_b;
end
always @(*) begin
		main_if_end239_cmp245 = (main_if_end239_37 == $signed(-64'd1));
end
always @(*) begin
		main_if_end239_38 = (main_if_end239_xi_0_reg < 64'd6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end239_875)) begin
		main_if_end239_38_reg <= main_if_end239_38;
	end
end
always @(*) begin
		main_if_end239_or_cond = (main_if_end239_cmp245 & main_if_end239_38_reg);
end
always @(*) begin
		main_if_end239_39 = (main_if_end239_xj_0_reg < 64'd6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end239_875)) begin
		main_if_end239_39_reg <= main_if_end239_39;
	end
end
always @(*) begin
		main_if_end239_or_cond583 = (main_if_end239_or_cond & main_if_end239_39_reg);
end
always @(*) begin
		main_if_then260_conv261 = $signed(main_NodeBlock9_a_0_reg);
end
always @(*) begin
		main_if_then260_arrayidx266 = (1'd0 + (8 * main_NodeBlock9_a_0_reg));
end
always @(*) begin
		main_if_then260_arrayidx267 = (1'd0 + (8 * main_NodeBlock9_a_0_reg));
end
always @(*) begin
		main_if_else268_cmp269 = ($signed(main_NodeBlock9_j_0_reg) > $signed({24'd0,main_if_else268_cmp269_op1_temp}));
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then260_879) & (fsm_stall == 1'd0))) begin
		main_if_end274_pos_a_X_1 = main_if_end239_xi_0_reg;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_if_else268_880) & (fsm_stall == 1'd0)) & (main_if_else268_cmp269 == 1'd0))) */ begin
		main_if_end274_pos_a_X_1 = -64'd1;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then260_879) & (fsm_stall == 1'd0))) begin
		main_if_end274_pos_a_X_1_reg <= main_if_end274_pos_a_X_1;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else268_880) & (fsm_stall == 1'd0)) & (main_if_else268_cmp269 == 1'd0))) begin
		main_if_end274_pos_a_X_1_reg <= main_if_end274_pos_a_X_1;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then260_879) & (fsm_stall == 1'd0))) begin
		main_if_end274_pos_a_Y_1 = main_if_end239_xj_0_reg;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_if_else268_880) & (fsm_stall == 1'd0)) & (main_if_else268_cmp269 == 1'd0))) */ begin
		main_if_end274_pos_a_Y_1 = main_NodeBlock9_pos_a_Y_0_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then260_879) & (fsm_stall == 1'd0))) begin
		main_if_end274_pos_a_Y_1_reg <= main_if_end274_pos_a_Y_1;
	end
	if ((((cur_state == LEGUP_F_main_BB_if_else268_880) & (fsm_stall == 1'd0)) & (main_if_else268_cmp269 == 1'd0))) begin
		main_if_end274_pos_a_Y_1_reg <= main_if_end274_pos_a_Y_1;
	end
end
always @(*) begin
		main_if_end274_cmp275 = (main_if_end274_pos_a_X_1_reg == $signed(-64'd1));
end
always @(*) begin
		main_if_end274_584 = (main_if_end274_cmp275 ? 32'd2 : 32'd3);
end
always @(*) begin
		main_if_end274_inc240_1 = (main_if_end274_cmp275 ? main_if_end239_inc240_reg : 32'd0);
end
always @(*) begin
		main_sw_bb280_cmp281 = (main_NodeBlock9_pos_b_X_0_reg == $signed(-64'd1));
end
always @(*) begin
		main_if_then283_inc284 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(*) begin
		main_if_end285_call287 = rng_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_886)) begin
		main_if_end285_call287_reg <= main_if_end285_call287;
	end
end
always @(*) begin
	main_if_end285_rem289 = main_signed_modulus_64_0;
end
always @(*) begin
		main_if_end285_bit_select12 = main_if_end285_rem289_width_extended[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end285_951)) begin
		main_if_end285_bit_select12_reg <= main_if_end285_bit_select12;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_end285_951) & (fsm_stall == 1'd0))) begin
		main_for_body_i5_i_027_i1 = 32'd31;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_body_i5_backedge_957) & (fsm_stall == 1'd0))) */ begin
		main_for_body_i5_i_027_i1 = main_for_body_i5_backedge_i_027_i1_be_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_end285_951) & (fsm_stall == 1'd0))) begin
		main_for_body_i5_i_027_i1_reg <= main_for_body_i5_i_027_i1;
	end
	if (((cur_state == LEGUP_F_main_BB_for_body_i5_backedge_957) & (fsm_stall == 1'd0))) begin
		main_for_body_i5_i_027_i1_reg <= main_for_body_i5_i_027_i1;
	end
end
always @(*) begin
		main_for_body_i5_cmp2_i2 = (main_for_body_i5_i_027_i1_reg == 32'd31);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i5_952)) begin
		main_for_body_i5_cmp2_i2_reg <= main_for_body_i5_cmp2_i2;
	end
end
always @(*) begin
		main_for_body_i5_arrayidx_i3 = (1'd0 + (4 * main_for_body_i5_i_027_i1_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i5_952)) begin
		main_for_body_i5_arrayidx_i3_reg <= main_for_body_i5_arrayidx_i3;
	end
end
always @(*) begin
		main_for_body_i5_40 = main_entry_seed_out_a;
end
always @(*) begin
		main_for_body_i5_cmp3_i4 = (main_for_body_i5_40 == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_body_i5_953)) begin
		main_for_body_i5_cmp3_i4_reg <= main_for_body_i5_cmp3_i4;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i12_thread_956) & (fsm_stall == 1'd0))) begin
		main_for_body_i5_backedge_i_027_i1_be = 32'd30;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_inc_i12_960) & (fsm_stall == 1'd0)) & (main_for_inc_i12_cmp_i11_reg == 1'd1))) */ begin
		main_for_body_i5_backedge_i_027_i1_be = main_for_inc_i12_dec_i10_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_inc_i12_thread_956) & (fsm_stall == 1'd0))) begin
		main_for_body_i5_backedge_i_027_i1_be_reg <= main_for_body_i5_backedge_i_027_i1_be;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_inc_i12_960) & (fsm_stall == 1'd0)) & (main_for_inc_i12_cmp_i11_reg == 1'd1))) begin
		main_for_body_i5_backedge_i_027_i1_be_reg <= main_for_body_i5_backedge_i_027_i1_be;
	end
end
always @(*) begin
		main_for_inc_i12_dec_i10 = (main_for_body_i5_i_027_i1_reg + $signed(-32'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_959)) begin
		main_for_inc_i12_dec_i10_reg <= main_for_inc_i12_dec_i10;
	end
end
always @(*) begin
		main_for_inc_i12_cmp_i11 = ($signed(main_for_body_i5_i_027_i1_reg) > $signed({30'd0,main_for_inc_i12_cmp_i11_op1_temp}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_959)) begin
		main_for_inc_i12_cmp_i11_reg <= main_for_inc_i12_cmp_i11;
	end
end
always @(*) begin
		main_NodeBlock25_Pivot26 = ($signed(main_if_end285_bit_select12_reg) < $signed({29'd0,main_NodeBlock25_Pivot26_op1_temp}));
end
always @(*) begin
		main_NodeBlock23_Pivot24 = ($signed(main_if_end285_bit_select12_reg) < $signed({28'd0,main_NodeBlock23_Pivot24_op1_temp}));
end
always @(*) begin
		main_LeafBlock21_SwitchLeaf22 = (main_if_end285_bit_select12_reg == 32'd2);
end
always @(*) begin
		main_LeafBlock19_SwitchLeaf20 = (main_if_end285_bit_select12_reg == 32'd0);
end
always @(*) begin
		main_if_then294_arrayidx295 = (`TAG_g_main_opcX2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then294_arrayidx297 = (`TAG_g_main_opcY0_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then302_arrayidx303 = (`TAG_g_main_opcX1_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then302_arrayidx305 = (`TAG_g_main_opcY1_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then310_arrayidx311 = (`TAG_g_main_opcX2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_then310_arrayidx313 = (`TAG_g_main_opcY2_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else315_arrayidx316 = (`TAG_g_main_opcX3_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
		main_if_else315_arrayidx318 = (`TAG_g_main_opcY3_a + (8 * main_NodeBlock9_j_0_reg));
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then294_968) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn_in = main_if_then294_arrayidx295;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then302_969) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn_in = main_if_then302_arrayidx303;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then310_970) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn_in = main_if_then310_arrayidx311;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else315_971) & (fsm_stall == 1'd0))) */ begin
		main_if_end322_pn_in = main_if_else315_arrayidx316;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then294_968) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn_in_reg <= main_if_end322_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then302_969) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn_in_reg <= main_if_end322_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then310_970) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn_in_reg <= main_if_end322_pn_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else315_971) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn_in_reg <= main_if_end322_pn_in;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then294_968) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn582_in = main_if_then294_arrayidx297;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then302_969) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn582_in = main_if_then302_arrayidx305;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then310_970) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn582_in = main_if_then310_arrayidx313;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_if_else315_971) & (fsm_stall == 1'd0))) */ begin
		main_if_end322_pn582_in = main_if_else315_arrayidx318;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then294_968) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn582_in_reg <= main_if_end322_pn582_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then302_969) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn582_in_reg <= main_if_end322_pn582_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then310_970) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn582_in_reg <= main_if_end322_pn582_in;
	end
	if (((cur_state == LEGUP_F_main_BB_if_else315_971) & (fsm_stall == 1'd0))) begin
		main_if_end322_pn582_in_reg <= main_if_end322_pn582_in;
	end
end
always @(*) begin
		main_if_end322_pn582 = memory_controller_0_out_a[63:0];
end
always @(*) begin
		main_if_end322_pn = memory_controller_1_out_a[63:0];
end
always @(*) begin
		main_if_end322_xj_1 = (main_if_end322_pn582 + main_NodeBlock9_pos_a_Y_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_974)) begin
		main_if_end322_xj_1_reg <= main_if_end322_xj_1;
	end
end
always @(*) begin
		main_if_end322_bit_select11 = main_if_end322_xj_1[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_974)) begin
		main_if_end322_bit_select11_reg <= main_if_end322_bit_select11;
	end
end
always @(*) begin
		main_if_end322_xi_1 = (main_if_end322_pn + main_NodeBlock9_pos_a_X_0_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_974)) begin
		main_if_end322_xi_1_reg <= main_if_end322_xi_1;
	end
end
always @(*) begin
		main_if_end322_bit_select9 = main_if_end322_xi_1[30:0];
end
always @(*) begin
		main_if_end322_bit_select7 = main_if_end322_xi_1[29:0];
end
always @(*) begin
		main_if_end322_bit_concat10 = {main_if_end322_bit_select9[30:0], main_if_end322_bit_concat10_bit_select_operand_2};
end
always @(*) begin
		main_if_end322_bit_concat8 = {main_if_end322_bit_select7[29:0], main_if_end322_bit_concat8_bit_select_operand_2[1:0]};
end
always @(*) begin
		main_if_end322_sr_add28 = (main_if_end322_bit_concat10 + main_if_end322_bit_concat8);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_974)) begin
		main_if_end322_sr_add28_reg <= main_if_end322_sr_add28;
	end
end
always @(*) begin
		main_if_end322_arrayidx326_sum = (main_if_end322_sr_add28_reg + main_if_end322_bit_select11_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_975)) begin
		main_if_end322_arrayidx326_sum_reg <= main_if_end322_arrayidx326_sum;
	end
end
always @(*) begin
		main_if_end322_arrayidx327 = (1'd0 + (8 * main_if_end322_arrayidx326_sum_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_976)) begin
		main_if_end322_arrayidx327_reg <= main_if_end322_arrayidx327;
	end
end
always @(*) begin
		main_if_end322_41 = main_entry_vla4581_out_a;
end
always @(*) begin
		main_if_end322_cmp328 = (main_if_end322_41 == $signed(-64'd1));
end
always @(*) begin
		main_if_end322_42 = (main_if_end322_xi_1 < 64'd6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_974)) begin
		main_if_end322_42_reg <= main_if_end322_42;
	end
end
always @(*) begin
		main_if_end322_or_cond585 = (main_if_end322_cmp328 & main_if_end322_42_reg);
end
always @(*) begin
		main_if_end322_43 = (main_if_end322_xj_1 < 64'd6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end322_974)) begin
		main_if_end322_43_reg <= main_if_end322_43;
	end
end
always @(*) begin
		main_if_end322_or_cond586 = (main_if_end322_or_cond585 & main_if_end322_43_reg);
end
always @(*) begin
		main_if_then344_conv345 = $signed(main_NodeBlock9_b_0_reg);
end
always @(*) begin
		main_if_then344_arrayidx350 = (1'd0 + (8 * main_NodeBlock9_b_0_reg));
end
always @(*) begin
		main_if_then344_arrayidx351 = (1'd0 + (8 * main_NodeBlock9_b_0_reg));
end
always @(*) begin
		main_if_then344_inc352 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_if_then344_inc352_reg <= main_if_then344_inc352;
	end
end
always @(*) begin
		main_if_else353_inc323 = (main_NodeBlock9_j_0_reg + 32'd1);
end
always @(*) begin
		main_if_else353_cmp354 = ($signed(main_NodeBlock9_j_0_reg) > $signed({24'd0,main_if_else353_cmp354_op1_temp}));
end
always @(*) begin
		main_sw_bb366_cmp367 = (main_NodeBlock9_i_0_reg == 32'd37);
end
always @(*) begin
		main_if_end370_arrayidx371 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end370_44 = main_entry_vla577_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_984)) begin
		main_if_end370_44_reg <= main_if_end370_44;
	end
end
always @(*) begin
		main_if_end370_arrayidx372 = (1'd0 + (4 * main_NodeBlock9_i_0_reg));
end
always @(*) begin
		main_if_end370_45 = main_entry_vla1578_out_a;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_984)) begin
		main_if_end370_45_reg <= main_if_end370_45;
	end
end
always @(*) begin
		main_if_end370_arrayidx373 = (1'd0 + (8 * main_if_end370_44));
end
always @(*) begin
		main_if_end370_46 = main_entry_vla2579_out_a;
end
always @(*) begin
		main_if_end370_arrayidx374 = (1'd0 + (8 * main_if_end370_45));
end
always @(*) begin
		main_if_end370_47 = main_entry_vla2579_out_b;
end
always @(*) begin
		main_if_end370_sub = (main_if_end370_46 - main_if_end370_47);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_985)) begin
		main_if_end370_sub_reg <= main_if_end370_sub;
	end
end
always @(*) begin
		main_if_end370_bit_select6 = main_if_end370_sub[63];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_985)) begin
		main_if_end370_bit_select6_reg <= main_if_end370_bit_select6;
	end
end
always @(*) begin
		main_if_end370_mul = (64'd0 - main_if_end370_sub);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_985)) begin
		main_if_end370_mul_reg <= main_if_end370_mul;
	end
end
always @(*) begin
		main_if_end370_mul_sub = (main_if_end370_bit_select6_reg ? main_if_end370_mul_reg : main_if_end370_sub_reg);
end
always @(*) begin
		main_if_end370_arrayidx379 = (1'd0 + (8 * main_if_end370_44));
end
always @(*) begin
		main_if_end370_48 = main_entry_vla3580_out_a;
end
always @(*) begin
		main_if_end370_arrayidx380 = (1'd0 + (8 * main_if_end370_45));
end
always @(*) begin
		main_if_end370_49 = main_entry_vla3580_out_b;
end
always @(*) begin
		main_if_end370_sub381 = (main_if_end370_48 - main_if_end370_49);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_985)) begin
		main_if_end370_sub381_reg <= main_if_end370_sub381;
	end
end
always @(*) begin
		main_if_end370_bit_select5 = main_if_end370_sub381[63];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_985)) begin
		main_if_end370_bit_select5_reg <= main_if_end370_bit_select5;
	end
end
always @(*) begin
		main_if_end370_mul385 = (64'd0 - main_if_end370_sub381);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_985)) begin
		main_if_end370_mul385_reg <= main_if_end370_mul385;
	end
end
always @(*) begin
		main_if_end370_diff_pos_y_0 = (main_if_end370_bit_select5_reg ? main_if_end370_mul385_reg : main_if_end370_sub381_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_986)) begin
		main_if_end370_diff_pos_y_0_reg <= main_if_end370_diff_pos_y_0;
	end
end
always @(*) begin
		main_if_end370_add387 = (main_NodeBlock9_sum_mesh_0_reg + $signed(-64'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_983)) begin
		main_if_end370_add387_reg <= main_if_end370_add387;
	end
end
always @(*) begin
		main_if_end370_newEarly_add389 = (main_if_end370_mul_sub + main_if_end370_diff_pos_y_0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_986)) begin
		main_if_end370_newEarly_add389_reg <= main_if_end370_newEarly_add389;
	end
end
always @(*) begin
		main_if_end370_newCurOp_add389 = (main_if_end370_add387_reg + main_if_end370_newEarly_add389_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_987)) begin
		main_if_end370_newCurOp_add389_reg <= main_if_end370_newCurOp_add389;
	end
end
always @(*) begin
	main_if_end370_div = main_signed_divide_64_0;
end
always @(*) begin
	main_if_end370_rem390 = main_signed_modulus_64_0;
end
always @(*) begin
	main_if_end370_div392 = main_signed_divide_64_0;
end
always @(*) begin
	main_if_end370_rem393 = main_signed_modulus_64_0;
end
always @(*) begin
		main_if_end370_add394 = (main_NodeBlock9_sum_1hop_0_reg + $signed(-64'd1));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_983)) begin
		main_if_end370_add394_reg <= main_if_end370_add394;
	end
end
always @(*) begin
		main_if_end370_newEarly_add395 = ($signed({{1{main_if_end370_div[62]}},main_if_end370_div}) + $signed({{60{main_if_end370_rem390[3]}},main_if_end370_rem390}));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_1050)) begin
		main_if_end370_newEarly_add395_reg <= main_if_end370_newEarly_add395;
	end
end
always @(*) begin
		main_if_end370_newEarly_sub396 = (main_if_end370_add394_reg + $signed({{1{main_if_end370_div392[62]}},main_if_end370_div392}));
end
always @(*) begin
		main_if_end370_newEarly_add397 = (main_if_end370_newEarly_add395_reg + $signed({{60{main_if_end370_rem393[3]}},main_if_end370_rem393}));
end
always @(*) begin
		main_if_end370_newCurOp_add397 = (main_if_end370_newEarly_sub396 + main_if_end370_newEarly_add397);
end
always @(*) begin
		main_if_end370_inc398 = (main_NodeBlock9_i_0_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_983)) begin
		main_if_end370_inc398_reg <= main_if_end370_inc398;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_for_cond403_preheader_preheader_11) & (fsm_stall == 1'd0))) begin
		main_for_cond403_preheader_i_3593 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1056) & (fsm_stall == 1'd0)) & (main_for_cond403_preheader_exitcond_reg == 1'd0))) */ begin
		main_for_cond403_preheader_i_3593 = main_for_cond403_preheader_60_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_for_cond403_preheader_preheader_11) & (fsm_stall == 1'd0))) begin
		main_for_cond403_preheader_i_3593_reg <= main_for_cond403_preheader_i_3593;
	end
	if ((((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1056) & (fsm_stall == 1'd0)) & (main_for_cond403_preheader_exitcond_reg == 1'd0))) begin
		main_for_cond403_preheader_i_3593_reg <= main_for_cond403_preheader_i_3593;
	end
end
always @(*) begin
		main_for_cond403_preheader_bit_select3 = main_for_cond403_preheader_i_3593_reg_width_extended[30:0];
end
always @(*) begin
		main_for_cond403_preheader_bit_select1 = main_for_cond403_preheader_i_3593_reg_width_extended[29:0];
end
always @(*) begin
		main_for_cond403_preheader_bit_concat4 = {main_for_cond403_preheader_bit_select3[30:0], main_for_cond403_preheader_bit_concat4_bit_select_operand_2};
end
always @(*) begin
		main_for_cond403_preheader_bit_concat2 = {main_for_cond403_preheader_bit_select1[29:0], main_for_cond403_preheader_bit_concat2_bit_select_operand_2[1:0]};
end
always @(*) begin
		main_for_cond403_preheader_sr_add31 = (main_for_cond403_preheader_bit_concat4 + main_for_cond403_preheader_bit_concat2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_sr_add31_reg <= main_for_cond403_preheader_sr_add31;
	end
end
always @(*) begin
		main_for_cond403_preheader_bit_select = main_for_cond403_preheader_sr_add31[31:1];
end
always @(*) begin
		main_for_cond403_preheader_arrayidx408 = (1'd0 + (8 * main_for_cond403_preheader_sr_add31_reg));
end
always @(*) begin
		main_for_cond403_preheader_bit_concat = {main_for_cond403_preheader_bit_select[30:0], main_for_cond403_preheader_bit_concat_bit_select_operand_2};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_bit_concat_reg <= main_for_cond403_preheader_bit_concat;
	end
end
always @(*) begin
		main_for_cond403_preheader_arrayidx408_1 = (1'd0 + (8 * main_for_cond403_preheader_bit_concat_reg));
end
always @(*) begin
		main_for_cond403_preheader_50 = (main_for_cond403_preheader_sr_add31 + 32'd2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_50_reg <= main_for_cond403_preheader_50;
	end
end
always @(*) begin
		main_for_cond403_preheader_arrayidx408_2 = (1'd0 + (8 * main_for_cond403_preheader_50_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1053)) begin
		main_for_cond403_preheader_arrayidx408_2_reg <= main_for_cond403_preheader_arrayidx408_2;
	end
end
always @(*) begin
		main_for_cond403_preheader_51 = (main_for_cond403_preheader_sr_add31 + 32'd3);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_51_reg <= main_for_cond403_preheader_51;
	end
end
always @(*) begin
		main_for_cond403_preheader_arrayidx408_3 = (1'd0 + (8 * main_for_cond403_preheader_51_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1053)) begin
		main_for_cond403_preheader_arrayidx408_3_reg <= main_for_cond403_preheader_arrayidx408_3;
	end
end
always @(*) begin
		main_for_cond403_preheader_52 = (main_for_cond403_preheader_sr_add31 + 32'd4);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_52_reg <= main_for_cond403_preheader_52;
	end
end
always @(*) begin
		main_for_cond403_preheader_arrayidx408_4 = (1'd0 + (8 * main_for_cond403_preheader_52_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1053)) begin
		main_for_cond403_preheader_arrayidx408_4_reg <= main_for_cond403_preheader_arrayidx408_4;
	end
end
always @(*) begin
		main_for_cond403_preheader_53 = (main_for_cond403_preheader_sr_add31 + 32'd5);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_53_reg <= main_for_cond403_preheader_53;
	end
end
always @(*) begin
		main_for_cond403_preheader_arrayidx408_5 = (1'd0 + (8 * main_for_cond403_preheader_53_reg));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1053)) begin
		main_for_cond403_preheader_arrayidx408_5_reg <= main_for_cond403_preheader_arrayidx408_5;
	end
end
always @(*) begin
		main_for_cond403_preheader_54 = main_entry_vla4581_out_a;
end
always @(*) begin
		main_for_cond403_preheader_55 = main_entry_vla4581_out_b;
end
always @(*) begin
		main_for_cond403_preheader_56 = main_entry_vla4581_out_a;
end
always @(*) begin
		main_for_cond403_preheader_57 = main_entry_vla4581_out_b;
end
always @(*) begin
		main_for_cond403_preheader_58 = main_entry_vla4581_out_a;
end
always @(*) begin
		main_for_cond403_preheader_59 = main_entry_vla4581_out_b;
end
always @(*) begin
		main_for_cond403_preheader_60 = ({1'd0,main_for_cond403_preheader_i_3593_reg} + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_60_reg <= main_for_cond403_preheader_60;
	end
end
always @(*) begin
		main_for_cond403_preheader_exitcond = (main_for_cond403_preheader_60 == 32'd6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1052)) begin
		main_for_cond403_preheader_exitcond_reg <= main_for_cond403_preheader_exitcond;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_main_BB_if_then271_881) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0 = 32'd0;
	end
	else if (((cur_state == LEGUP_F_main_BB_if_then356_981) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0 = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_main_BB_for_end416_1057) & (fsm_stall == 1'd0))) */ begin
		main_cleanup_retval_0 = 32'd1;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_main_BB_if_then271_881) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
	if (((cur_state == LEGUP_F_main_BB_if_then356_981) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
	if (((cur_state == LEGUP_F_main_BB_for_end416_1057) & (fsm_stall == 1'd0))) begin
		main_cleanup_retval_0_reg <= main_cleanup_retval_0;
	end
end
always @(*) begin
	main_seed_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_while_body_i_2)) begin
		main_seed_address_a = (main_while_body_i_st_06_i >>> 3'd2);
	end
end
assign main_seed_address_b = 'dx;
always @(*) begin
	main_entry_vla577_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_vla577_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx8_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx12_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx16_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx20_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx24_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx28_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx32_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx36_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx40_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx44_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx48_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx52_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx56_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx60_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx64_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx68_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx72_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_arrayidx76_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end94_37)) begin
		main_entry_vla577_address_a = (main_legup_memcpy_4_exit_vla577_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_983)) begin
		main_entry_vla577_address_a = (main_if_end370_arrayidx371 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla577_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla577_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla577_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla577_in_a = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla577_in_a = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla577_in_a = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla577_in_a = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla577_in_a = 32'd21;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla577_in_a = 32'd22;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla577_in_a = 32'd14;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla577_in_a = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla577_in_a = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla577_in_a = 32'd11;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla577_in_a = 32'd9;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla577_in_a = 32'd7;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla577_in_a = 32'd8;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla577_in_a = 32'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla577_in_a = 32'd4;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla577_in_a = 32'd5;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla577_in_a = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla577_in_a = 32'd10;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla577_in_a = 32'd17;
	end
end
always @(*) begin
	main_entry_vla577_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx6_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx10_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx14_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx18_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx22_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx26_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx30_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx34_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx38_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx42_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx46_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx50_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx54_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx58_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx62_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx66_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx70_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla577_address_b = (main_legup_memcpy_4_exit_arrayidx74_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_202)) begin
		main_entry_vla577_address_b = (main_if_end_arrayidx113 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla577_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla577_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla577_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla577_in_b = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla577_in_b = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla577_in_b = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla577_in_b = 32'd23;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla577_in_b = 32'd24;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla577_in_b = 32'd19;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla577_in_b = 32'd17;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla577_in_b = 32'd18;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla577_in_b = 32'd13;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla577_in_b = 32'd6;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla577_in_b = 32'd12;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla577_in_b = 32'd10;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla577_in_b = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla577_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla577_in_b = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla577_in_b = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla577_in_b = 32'd2;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla577_in_b = 32'd15;
	end
end
always @(*) begin
	main_entry_vla1578_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_vla1578_sub_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx9_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx13_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx17_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx21_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx25_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx29_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx33_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx37_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx41_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx45_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx49_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx53_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx57_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx61_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx65_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx69_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx73_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1578_address_a = (main_legup_memcpy_4_exit_arrayidx77_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_983)) begin
		main_entry_vla1578_address_a = (main_if_end370_arrayidx372 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla1578_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1578_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla1578_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1578_in_a = 32'd31;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1578_in_a = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1578_in_a = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1578_in_a = 32'd25;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1578_in_a = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1578_in_a = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1578_in_a = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1578_in_a = 32'd21;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1578_in_a = 32'd22;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1578_in_a = 32'd14;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1578_in_a = 32'd17;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1578_in_a = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1578_in_a = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1578_in_a = 32'd11;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1578_in_a = 32'd12;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1578_in_a = 32'd8;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1578_in_a = 32'd11;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1578_in_a = 32'd16;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_33)) begin
		main_entry_vla1578_in_a = 32'd21;
	end
end
always @(*) begin
	main_entry_vla1578_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx7_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx11_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx15_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx19_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx23_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx27_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx31_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx35_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx39_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx43_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx47_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx51_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx55_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx59_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx63_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx67_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx71_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1578_address_b = (main_legup_memcpy_4_exit_arrayidx75_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_202)) begin
		main_entry_vla1578_address_b = (main_if_end_arrayidx114 >>> 3'd2);
	end
end
always @(*) begin
	main_entry_vla1578_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1578_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla1578_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla1578_in_b = 32'd30;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla1578_in_b = 32'd28;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla1578_in_b = 32'd29;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla1578_in_b = 32'd26;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla1578_in_b = 32'd27;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla1578_in_b = 32'd20;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla1578_in_b = 32'd23;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla1578_in_b = 32'd24;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla1578_in_b = 32'd19;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla1578_in_b = 32'd14;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla1578_in_b = 32'd15;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla1578_in_b = 32'd18;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla1578_in_b = 32'd13;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla1578_in_b = 32'd9;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla1578_in_b = 32'd10;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla1578_in_b = 32'd8;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla1578_in_b = 32'd12;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla1578_in_b = 32'd22;
	end
end
always @(*) begin
	main_entry_vla2579_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_entry_vla2579_address_a = (main_for_body89_arrayidx90 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_for_end94_104)) begin
		main_entry_vla2579_address_a = (main_for_end94_arrayidx96_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_203)) begin
		main_entry_vla2579_address_a = (main_if_end_arrayidx115 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_984)) begin
		main_entry_vla2579_address_a = (main_if_end370_arrayidx373 >>> 3'd3);
	end
end
always @(*) begin
	main_entry_vla2579_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_entry_vla2579_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end94_104)) begin
		main_entry_vla2579_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla2579_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_entry_vla2579_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end94_104)) begin
		main_entry_vla2579_in_a = {{60{main_for_end94_rem[3]}},main_for_end94_rem};
	end
end
always @(*) begin
	main_entry_vla2579_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_end_203)) begin
		main_entry_vla2579_address_b = (main_if_end_arrayidx117 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla2579_address_b = (main_if_then260_arrayidx266 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla2579_address_b = (main_if_then344_arrayidx350 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_984)) begin
		main_entry_vla2579_address_b = (main_if_end370_arrayidx374 >>> 3'd3);
	end
end
always @(*) begin
	main_entry_vla2579_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla2579_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla2579_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla2579_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla2579_in_b = main_if_end239_xi_0_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla2579_in_b = main_if_end322_xi_1_reg;
	end
end
always @(*) begin
	main_entry_vla3580_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_entry_vla3580_address_a = (main_for_body89_arrayidx91 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_184)) begin
		main_entry_vla3580_address_a = (main_sum_exit_arrayidx102_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end_203)) begin
		main_entry_vla3580_address_a = (main_if_end_arrayidx116 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_984)) begin
		main_entry_vla3580_address_a = (main_if_end370_arrayidx379 >>> 3'd3);
	end
end
always @(*) begin
	main_entry_vla3580_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_entry_vla3580_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_184)) begin
		main_entry_vla3580_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla3580_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_for_body89_35)) begin
		main_entry_vla3580_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_184)) begin
		main_entry_vla3580_in_a = {{60{main_sum_exit_rem101[3]}},main_sum_exit_rem101};
	end
end
always @(*) begin
	main_entry_vla3580_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_end_203)) begin
		main_entry_vla3580_address_b = (main_if_end_arrayidx118 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla3580_address_b = (main_if_then260_arrayidx267 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla3580_address_b = (main_if_then344_arrayidx351 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end370_984)) begin
		main_entry_vla3580_address_b = (main_if_end370_arrayidx380 >>> 3'd3);
	end
end
always @(*) begin
	main_entry_vla3580_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla3580_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla3580_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla3580_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla3580_in_b = main_if_end239_xj_0_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla3580_in_b = main_if_end322_xj_1_reg;
	end
end
always @(*) begin
	main_entry_vla4581_address_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_2_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_4_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_1603_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_2_1_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_4_1_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_2604_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_2_2_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_4_2_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_3605_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_2_3_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_4_3_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_4606_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_2_4_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_4_4_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_5607_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_2_5_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla4581_address_a = (main_legup_memcpy_4_exit_arrayidx83_4_5_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_199)) begin
		main_entry_vla4581_address_a = (main_sum_exit28_arrayidx109 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end322_976)) begin
		main_entry_vla4581_address_a = (main_if_end322_arrayidx327 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla4581_address_a = (main_if_end322_arrayidx327_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1053)) begin
		main_entry_vla4581_address_a = (main_for_cond403_preheader_arrayidx408 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1054)) begin
		main_entry_vla4581_address_a = (main_for_cond403_preheader_arrayidx408_2_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1055)) begin
		main_entry_vla4581_address_a = (main_for_cond403_preheader_arrayidx408_4_reg >>> 3'd3);
	end
end
always @(*) begin
	main_entry_vla4581_write_enable_a = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_199)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla4581_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_vla4581_in_a = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla4581_in_a = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_199)) begin
		main_entry_vla4581_in_a = {{32{main_sum_exit28_conv104_reg[31]}},main_sum_exit28_conv104_reg};
	end
	if ((cur_state == LEGUP_F_main_BB_if_then344_978)) begin
		main_entry_vla4581_in_a = {{32{main_if_then344_conv345[31]}},main_if_then344_conv345};
	end
end
always @(*) begin
	main_entry_vla4581_address_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_1_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_3_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_5_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_1_1_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_3_1_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_5_1_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_1_2_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_3_2_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_5_2_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_1_3_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_3_3_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_5_3_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_1_4_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_3_4_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_5_4_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_1_5_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_3_5_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla4581_address_b = (main_legup_memcpy_4_exit_arrayidx83_5_5_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_876)) begin
		main_entry_vla4581_address_b = (main_if_end239_arrayidx244 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla4581_address_b = (main_if_end239_arrayidx244_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1053)) begin
		main_entry_vla4581_address_b = (main_for_cond403_preheader_arrayidx408_1 >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1054)) begin
		main_entry_vla4581_address_b = (main_for_cond403_preheader_arrayidx408_3_reg >>> 3'd3);
	end
	if ((cur_state == LEGUP_F_main_BB_for_cond403_preheader_1055)) begin
		main_entry_vla4581_address_b = (main_for_cond403_preheader_arrayidx408_5_reg >>> 3'd3);
	end
end
always @(*) begin
	main_entry_vla4581_write_enable_b = 'd0;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla4581_write_enable_b = 1'd1;
	end
end
always @(*) begin
	main_entry_vla4581_in_b = 'dx;
	if ((cur_state == LEGUP_F_main_BB_sw_bb_15)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_16)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_17)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_18)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_19)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_20)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_21)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_22)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_23)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_24)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_25)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_26)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_27)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_28)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_29)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_30)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_31)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sw_bb_32)) begin
		main_entry_vla4581_in_b = -64'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then260_878)) begin
		main_entry_vla4581_in_b = {{32{main_if_then260_conv261[31]}},main_if_then260_conv261};
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	if ((cur_state == LEGUP_function_call_39)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_119)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_207)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_288)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_367)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_444)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_523)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_599)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_681)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_772)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_886)) begin
		legup_function_call = 1'd1;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_for_end94_40)) begin
		main_signed_modulus_64_0_op0 = main_for_end94_call_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit_120)) begin
		main_signed_modulus_64_0_op0 = main_sum_exit_call99_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end127_208)) begin
		main_signed_modulus_64_0_op0 = main_if_end127_call129_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then139_289)) begin
		main_signed_modulus_64_0_op0 = main_if_then139_call141_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit98_368)) begin
		main_signed_modulus_64_0_op0 = main_sum_exit98_call147_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then156_445)) begin
		main_signed_modulus_64_0_op0 = main_if_then156_call158_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit154_524)) begin
		main_signed_modulus_64_0_op0 = main_sum_exit154_call165_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else171_600)) begin
		main_signed_modulus_64_0_op0 = main_if_else171_call176_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit112_682)) begin
		main_signed_modulus_64_0_op0 = main_sum_exit112_call183_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit70_773)) begin
		main_signed_modulus_64_0_op0 = main_sum_exit70_call198_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end285_887)) begin
		main_signed_modulus_64_0_op0 = main_if_end285_call287_reg;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end370_986)) begin
		main_signed_modulus_64_0_op0 = main_if_end370_mul_sub;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end370_987)) */ begin
		main_signed_modulus_64_0_op0 = main_if_end370_diff_pos_y_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_for_end94_40)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit_120)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end127_208)) begin
		main_signed_modulus_64_0_op1 = 64'd4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then139_289)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit98_368)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_then156_445)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit154_524)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_else171_600)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit112_682)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_sum_exit70_773)) begin
		main_signed_modulus_64_0_op1 = 64'd6;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end285_887)) begin
		main_signed_modulus_64_0_op1 = 64'd4;
	end
	else if ((cur_state == LEGUP_F_main_BB_if_end370_986)) begin
		main_signed_modulus_64_0_op1 = 64'd2;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end370_987)) */ begin
		main_signed_modulus_64_0_op1 = 64'd2;
	end
end
always @(*) begin
	main_signed_modulus_64_0_inst_clock = clk;
end
always @(*) begin
	main_signed_modulus_64_0_inst_aclr = reset;
end
always @(*) begin
	main_signed_modulus_64_0_inst_clken = divide_main_sum_exit112_rem185_en;
end
always @(*) begin
	main_signed_modulus_64_0_inst_numer = main_signed_modulus_64_0_op0;
end
always @(*) begin
	main_signed_modulus_64_0_inst_denom = main_signed_modulus_64_0_op1;
end
always @(*) begin
	divide_main_sum_exit112_rem185_temp_out = main_signed_modulus_64_0_inst_remain;
end
always @(*) begin
	divide_main_sum_exit112_rem185_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	divide_main_sum_exit112_rem185_out = divide_main_sum_exit112_rem185_temp_out;
end
always @(*) begin
	main_signed_modulus_64_0 = divide_main_sum_exit112_rem185_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_986)) begin
		main_signed_divide_64_0_op0 = main_if_end370_mul_sub;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end370_987)) */ begin
		main_signed_divide_64_0_op0 = main_if_end370_diff_pos_y_0_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_main_BB_if_end370_986)) begin
		main_signed_divide_64_0_op1 = 64'd2;
	end
	else /* if ((cur_state == LEGUP_F_main_BB_if_end370_987)) */ begin
		main_signed_divide_64_0_op1 = 64'd2;
	end
end
always @(*) begin
	main_signed_divide_64_0_inst_clock = clk;
end
always @(*) begin
	main_signed_divide_64_0_inst_aclr = reset;
end
always @(*) begin
	main_signed_divide_64_0_inst_clken = divide_main_if_end370_div_en;
end
always @(*) begin
	main_signed_divide_64_0_inst_numer = main_signed_divide_64_0_op0;
end
always @(*) begin
	main_signed_divide_64_0_inst_denom = main_signed_divide_64_0_op1;
end
always @(*) begin
	divide_main_if_end370_div_temp_out = main_signed_divide_64_0_inst_quotient;
end
always @(*) begin
	divide_main_if_end370_div_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	divide_main_if_end370_div_out = divide_main_if_end370_div_temp_out;
end
always @(*) begin
	main_signed_divide_64_0 = divide_main_if_end370_div_out;
end
assign main_NodeBlock9_Pivot10_op1_temp = 32'd3;
assign main_NodeBlock7_Pivot8_op1_temp = 32'd4;
assign main_NodeBlock5_Pivot6_op1_temp = 32'd5;
assign main_NodeBlock1_Pivot2_op1_temp = 32'd1;
assign main_NodeBlock_Pivot_op1_temp = 32'd2;
always @(*) begin
	main_for_end94_rem_width_extended = {{27{main_for_end94_rem[3]}},main_for_end94_rem};
end
assign main_for_inc_i_cmp_i_op1_temp = 32'd0;
always @(*) begin
	main_sum_exit_rem101_width_extended = {{28{main_sum_exit_rem101[3]}},main_sum_exit_rem101};
end
assign main_for_inc_i26_cmp_i25_op1_temp = 32'd0;
assign main_sum_exit28_bit_concat22_bit_select_operand_2 = 1'd0;
assign main_sum_exit28_bit_concat20_bit_select_operand_2 = 2'd0;
always @(*) begin
	main_if_end127_rem131_width_extended = {{28{main_if_end127_rem131[3]}},main_if_end127_rem131};
end
assign main_for_inc_i54_cmp_i53_op1_temp = 32'd0;
assign main_for_inc_i96_cmp_i95_op1_temp = 32'd0;
assign main_for_inc_i124_cmp_i123_op1_temp = 32'd0;
assign main_for_inc_i152_cmp_i151_op1_temp = 32'd0;
assign main_for_inc_i138_cmp_i137_op1_temp = 32'd0;
assign main_for_inc_i110_cmp_i109_op1_temp = 32'd0;
assign main_for_inc_i82_cmp_i81_op1_temp = 32'd0;
assign main_for_inc_i68_cmp_i67_op1_temp = 32'd0;
assign main_for_inc_i40_cmp_i39_op1_temp = 32'd0;
assign main_NodeBlock16_Pivot17_op1_temp = 32'd2;
assign main_if_end239_bit_concat16_bit_select_operand_2 = 1'd0;
assign main_if_end239_bit_concat14_bit_select_operand_2 = 2'd0;
assign main_if_else268_cmp269_op1_temp = 32'd60;
always @(*) begin
	main_if_end285_rem289_width_extended = {{28{main_if_end285_rem289[3]}},main_if_end285_rem289};
end
assign main_for_inc_i12_cmp_i11_op1_temp = 32'd0;
assign main_NodeBlock25_Pivot26_op1_temp = 32'd1;
assign main_NodeBlock23_Pivot24_op1_temp = 32'd2;
assign main_if_end322_bit_concat10_bit_select_operand_2 = 1'd0;
assign main_if_end322_bit_concat8_bit_select_operand_2 = 2'd0;
assign main_if_else353_cmp354_op1_temp = 32'd60;
always @(*) begin
	main_for_cond403_preheader_i_3593_reg_width_extended = {28'd0,main_for_cond403_preheader_i_3593_reg};
end
assign main_for_cond403_preheader_bit_concat4_bit_select_operand_2 = 1'd0;
assign main_for_cond403_preheader_bit_concat2_bit_select_operand_2 = 2'd0;
assign main_for_cond403_preheader_bit_concat_bit_select_operand_2 = 1'd1;
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_cleanup_1058)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
	end
	if ((cur_state == LEGUP_F_main_BB_cleanup_1058)) begin
		return_val <= main_cleanup_retval_0_reg;
	end
end
always @(posedge clk) begin
	if (reset) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_end94_38)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_39) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_118)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_119) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end127_206)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_207) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then139_287)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_288) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_366)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_367) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then156_443)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_444) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_522)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_523) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else171_598)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_599) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_680)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_681) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_771)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_772) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end285_885)) begin
		rng_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_886) & ~(fsm_stall))) begin
		rng_start <= 1'd0;
	end
end
always @(posedge clk) begin
	rng_seed <= 0;
	if ((cur_state == LEGUP_F_main_BB_for_end94_38)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_118)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end127_206)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then139_287)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_366)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then156_443)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_522)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else171_598)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_680)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_771)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end285_885)) begin
		rng_seed <= main_legup_memcpy_4_exit_arraydecay_reg;
	end
end
always @(*) begin
	main_entry_seed_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_while_body_i_3)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_thread_109)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_113)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_storemerge_115)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_thread_189)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_193)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_storemerge_195)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_thread_276)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_280)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit56_storemerge_282)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_thread_357)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_361)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_storemerge_363)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_thread_436)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_440)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_thread_513)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_517)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_storemerge_519)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_thread_592)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_596)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_thread_671)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_675)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_storemerge_677)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_thread_750)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_754)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_thread_762)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_766)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_storemerge_768)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_thread_841)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_845)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge_863)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_865)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_867)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_869)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_thread_955)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_959)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit14_storemerge_961)) begin
		main_entry_seed_write_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_seed_in_a = 0;
	if ((cur_state == LEGUP_F_main_BB_while_body_i_3)) begin
		main_entry_seed_in_a = main_while_body_i_0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_thread_109)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_113)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_storemerge_115)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_thread_189)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_193)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_storemerge_195)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_thread_276)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_280)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit56_storemerge_282)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_thread_357)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_361)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_storemerge_363)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_thread_436)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_440)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_thread_513)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_517)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_storemerge_519)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_thread_592)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_596)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_thread_671)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_675)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_storemerge_677)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_thread_750)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_754)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_thread_762)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_766)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_storemerge_768)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_thread_841)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_845)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge_863)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_865)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_867)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_869)) begin
		main_entry_seed_in_a = 32'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_thread_955)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_959)) begin
		main_entry_seed_in_a = 32'd0;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit14_storemerge_961)) begin
		main_entry_seed_in_a = 32'd1;
	end
end
assign main_entry_seed_byteena_a = 1'd1;
always @(*) begin
	main_entry_seed_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_while_body_i_3)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i_106)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_thread_109)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_113)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_storemerge_115)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i19_186)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_thread_189)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_193)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_storemerge_195)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i47_273)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_thread_276)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_280)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit56_storemerge_282)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i89_354)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_thread_357)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_361)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_storemerge_363)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i117_433)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_thread_436)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_440)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i145_510)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_thread_513)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_517)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_storemerge_519)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i131_589)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_thread_592)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_596)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i103_668)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_thread_671)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_675)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_storemerge_677)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i75_747)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_thread_750)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_754)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i61_759)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_thread_762)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_766)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_storemerge_768)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i33_838)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_thread_841)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_845)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge_863)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_865)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_867)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_869)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i5_952)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_thread_955)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_959)) begin
		main_entry_seed_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit14_storemerge_961)) begin
		main_entry_seed_enable_a = 1'd1;
	end
end
always @(*) begin
	main_entry_seed_address_a = 5'd0;
	if ((cur_state == LEGUP_F_main_BB_while_body_i_3)) begin
		main_entry_seed_address_a = (main_while_body_i_dt_05_i_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i_106)) begin
		main_entry_seed_address_a = (main_for_body_i_arrayidx_i >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_thread_109)) begin
		main_entry_seed_address_a = (main_for_body_i_arrayidx_i_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i_113)) begin
		main_entry_seed_address_a = (main_for_body_i_arrayidx_i_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit_storemerge_115)) begin
		main_entry_seed_address_a = (main_for_body_i_arrayidx_i_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i19_186)) begin
		main_entry_seed_address_a = (main_for_body_i19_arrayidx_i17 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_thread_189)) begin
		main_entry_seed_address_a = (main_for_body_i19_arrayidx_i17_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i26_193)) begin
		main_entry_seed_address_a = (main_for_body_i19_arrayidx_i17_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit28_storemerge_195)) begin
		main_entry_seed_address_a = (main_for_body_i19_arrayidx_i17_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i47_273)) begin
		main_entry_seed_address_a = (main_for_body_i47_arrayidx_i45 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_thread_276)) begin
		main_entry_seed_address_a = (main_for_body_i47_arrayidx_i45_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i54_280)) begin
		main_entry_seed_address_a = (main_for_body_i47_arrayidx_i45_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit56_storemerge_282)) begin
		main_entry_seed_address_a = (main_for_body_i47_arrayidx_i45_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i89_354)) begin
		main_entry_seed_address_a = (main_for_body_i89_arrayidx_i87 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_thread_357)) begin
		main_entry_seed_address_a = (main_for_body_i89_arrayidx_i87_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i96_361)) begin
		main_entry_seed_address_a = (main_for_body_i89_arrayidx_i87_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_storemerge_363)) begin
		main_entry_seed_address_a = (main_for_body_i89_arrayidx_i87_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i117_433)) begin
		main_entry_seed_address_a = (main_for_body_i117_arrayidx_i115 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_thread_436)) begin
		main_entry_seed_address_a = (main_for_body_i117_arrayidx_i115_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i124_440)) begin
		main_entry_seed_address_a = (main_for_body_i117_arrayidx_i115_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i145_510)) begin
		main_entry_seed_address_a = (main_for_body_i145_arrayidx_i143 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_thread_513)) begin
		main_entry_seed_address_a = (main_for_body_i145_arrayidx_i143_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i152_517)) begin
		main_entry_seed_address_a = (main_for_body_i145_arrayidx_i143_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_storemerge_519)) begin
		main_entry_seed_address_a = (main_for_body_i145_arrayidx_i143_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i131_589)) begin
		main_entry_seed_address_a = (main_for_body_i131_arrayidx_i129 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_thread_592)) begin
		main_entry_seed_address_a = (main_for_body_i131_arrayidx_i129_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i138_596)) begin
		main_entry_seed_address_a = (main_for_body_i131_arrayidx_i129_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i103_668)) begin
		main_entry_seed_address_a = (main_for_body_i103_arrayidx_i101 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_thread_671)) begin
		main_entry_seed_address_a = (main_for_body_i103_arrayidx_i101_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i110_675)) begin
		main_entry_seed_address_a = (main_for_body_i103_arrayidx_i101_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_storemerge_677)) begin
		main_entry_seed_address_a = (main_for_body_i103_arrayidx_i101_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i75_747)) begin
		main_entry_seed_address_a = (main_for_body_i75_arrayidx_i73 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_thread_750)) begin
		main_entry_seed_address_a = (main_for_body_i75_arrayidx_i73_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i82_754)) begin
		main_entry_seed_address_a = (main_for_body_i75_arrayidx_i73_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i61_759)) begin
		main_entry_seed_address_a = (main_for_body_i61_arrayidx_i59 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_thread_762)) begin
		main_entry_seed_address_a = (main_for_body_i61_arrayidx_i59_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i68_766)) begin
		main_entry_seed_address_a = (main_for_body_i61_arrayidx_i59_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_storemerge_768)) begin
		main_entry_seed_address_a = (main_for_body_i61_arrayidx_i59_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i33_838)) begin
		main_entry_seed_address_a = (main_for_body_i33_arrayidx_i31 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_thread_841)) begin
		main_entry_seed_address_a = (main_for_body_i33_arrayidx_i31_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i40_845)) begin
		main_entry_seed_address_a = (main_for_body_i33_arrayidx_i31_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge_863)) begin
		main_entry_seed_address_a = (main_for_body_i117_arrayidx_i115_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge17_865)) begin
		main_entry_seed_address_a = (main_for_body_i131_arrayidx_i129_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge18_867)) begin
		main_entry_seed_address_a = (main_for_body_i75_arrayidx_i73_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_if_end239_storemerge19_869)) begin
		main_entry_seed_address_a = (main_for_body_i33_arrayidx_i31_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_body_i5_952)) begin
		main_entry_seed_address_a = (main_for_body_i5_arrayidx_i3 >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_thread_955)) begin
		main_entry_seed_address_a = (main_for_body_i5_arrayidx_i3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_for_inc_i12_959)) begin
		main_entry_seed_address_a = (main_for_body_i5_arrayidx_i3_reg >>> 3'd2);
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit14_storemerge_961)) begin
		main_entry_seed_address_a = (main_for_body_i5_arrayidx_i3_reg >>> 3'd2);
	end
end
assign memory_controller_1_write_enable_a = 1'd0;
assign memory_controller_1_in_a = 64'd0;
always @(*) begin
	memory_controller_1_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then139_289)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then156_445)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then174_665)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else189_756)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then210_848)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_854)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then226_857)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_860)) begin
		memory_controller_1_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end322_972)) begin
		memory_controller_1_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_1_address_a = 0;
	if ((cur_state == LEGUP_F_main_BB_if_then139_289)) begin
		memory_controller_1_address_a = main_if_then139_arrayidx144_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then156_445)) begin
		memory_controller_1_address_a = main_if_then156_arrayidx161_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then174_665)) begin
		memory_controller_1_address_a = main_if_then174_arrayidx179;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else189_756)) begin
		memory_controller_1_address_a = main_if_else189_arrayidx194;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then210_848)) begin
		memory_controller_1_address_a = main_if_then210_arrayidx211;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_854)) begin
		memory_controller_1_address_a = main_if_then218_arrayidx219;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then226_857)) begin
		memory_controller_1_address_a = main_if_then226_arrayidx227;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_860)) begin
		memory_controller_1_address_a = main_if_else231_arrayidx232;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end322_972)) begin
		memory_controller_1_address_a = main_if_end322_pn_in_reg;
	end
end
always @(*) begin
	memory_controller_1_size_a = 2'd0;
	if ((cur_state == LEGUP_F_main_BB_if_then139_289)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then156_445)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then174_665)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else189_756)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then210_848)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_854)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then226_857)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_860)) begin
		memory_controller_1_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end322_972)) begin
		memory_controller_1_size_a = 2'd3;
	end
end
assign memory_controller_1_write_enable_b = 1'd0;
assign memory_controller_1_in_b = 64'd0;
assign memory_controller_1_enable_b = 1'd0;
assign memory_controller_1_address_b = 0;
assign memory_controller_1_size_b = 2'd0;
assign memory_controller_0_write_enable_a = 1'd0;
assign memory_controller_0_in_a = 64'd0;
always @(*) begin
	memory_controller_0_enable_a = 1'd0;
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_368)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_524)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_682)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_773)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then210_848)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_854)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then226_857)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_860)) begin
		memory_controller_0_enable_a = 1'd1;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end322_972)) begin
		memory_controller_0_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_0_address_a = 0;
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_368)) begin
		memory_controller_0_address_a = main_sum_exit98_arrayidx150_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_524)) begin
		memory_controller_0_address_a = main_sum_exit154_arrayidx168_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_682)) begin
		memory_controller_0_address_a = main_sum_exit112_arrayidx186_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_773)) begin
		memory_controller_0_address_a = main_sum_exit70_arrayidx201_reg;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then210_848)) begin
		memory_controller_0_address_a = main_if_then210_arrayidx213;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_854)) begin
		memory_controller_0_address_a = main_if_then218_arrayidx221;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then226_857)) begin
		memory_controller_0_address_a = main_if_then226_arrayidx229;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_860)) begin
		memory_controller_0_address_a = main_if_else231_arrayidx234;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end322_972)) begin
		memory_controller_0_address_a = main_if_end322_pn582_in_reg;
	end
end
always @(*) begin
	memory_controller_0_size_a = 2'd0;
	if ((cur_state == LEGUP_F_main_BB_sum_exit98_368)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit154_524)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit112_682)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_sum_exit70_773)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then210_848)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then218_854)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_then226_857)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_else231_860)) begin
		memory_controller_0_size_a = 2'd3;
	end
	if ((cur_state == LEGUP_F_main_BB_if_end322_972)) begin
		memory_controller_0_size_a = 2'd3;
	end
end
assign memory_controller_0_write_enable_b = 1'd0;
assign memory_controller_0_in_b = 64'd0;
assign memory_controller_0_enable_b = 1'd0;
assign memory_controller_0_address_b = 0;
assign memory_controller_0_size_b = 2'd0;

endmodule
`timescale 1 ns / 1 ns
module pow
(
	clk,
	reset,
	start,
	finish,
	return_val,
	y,
	copysign_start,
	copysign_finish,
	copysign_return_val,
	copysign__0,
	copysign__1
);

parameter [9:0] LEGUP_0 = 10'd0;
parameter [9:0] LEGUP_F_pow_BB_entry_1 = 10'd1;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_2 = 10'd2;
parameter [9:0] LEGUP_F_pow_BB_lor_lhs_false16_i_3 = 10'd3;
parameter [9:0] LEGUP_F_pow_BB_if_end24_i_4 = 10'd4;
parameter [9:0] LEGUP_F_pow_BB_if_then61_i_5 = 10'd5;
parameter [9:0] LEGUP_F_pow_BB_if_then63_i_6 = 10'd6;
parameter [9:0] LEGUP_F_pow_BB_if_end79_i_7 = 10'd7;
parameter [9:0] LEGUP_F_pow_BB_if_then81_i_8 = 10'd8;
parameter [9:0] LEGUP_F_pow_BB_NodeBlock_9 = 10'd9;
parameter [9:0] LEGUP_F_pow_BB_LeafBlock1_10 = 10'd10;
parameter [9:0] LEGUP_F_pow_BB_LeafBlock_11 = 10'd11;
parameter [9:0] LEGUP_F_pow_BB_while_body48_i_i_preheader_12 = 10'd12;
parameter [9:0] LEGUP_F_pow_BB_while_body48_i_i_13 = 10'd13;
parameter [9:0] LEGUP_F_pow_BB_if_then51_i_i_14 = 10'd14;
parameter [9:0] LEGUP_F_pow_BB_if_end55_i_i_15 = 10'd15;
parameter [9:0] LEGUP_F_pow_BB_while_body65_i_i_preheader_16 = 10'd16;
parameter [9:0] LEGUP_F_pow_BB_while_body65_i_i_17 = 10'd17;
parameter [9:0] LEGUP_F_pow_BB_lor_lhs_false_i_i_18 = 10'd18;
parameter [9:0] LEGUP_F_pow_BB_if_then70_i_i_19 = 10'd19;
parameter [9:0] LEGUP_F_pow_BB_if_then70_i_i_20 = 10'd20;
parameter [9:0] LEGUP_F_pow_BB_if_end87_i_i_21 = 10'd21;
parameter [9:0] LEGUP_F_pow_BB_while_end94_i_i_22 = 10'd22;
parameter [9:0] LEGUP_F_pow_BB_if_then99_i_i_23 = 10'd23;
parameter [9:0] LEGUP_F_pow_BB_if_then101_i_i_24 = 10'd24;
parameter [9:0] LEGUP_F_pow_BB_if_else111_i_i_25 = 10'd25;
parameter [9:0] LEGUP_F_pow_BB_ieee754_sqrt_exit_i_26 = 10'd26;
parameter [9:0] LEGUP_F_pow_BB_if_end96_i_27 = 10'd27;
parameter [9:0] LEGUP_F_pow_BB_if_then138_i_28 = 10'd28;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_29 = 10'd29;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_30 = 10'd30;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_31 = 10'd31;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_32 = 10'd32;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_33 = 10'd33;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_34 = 10'd34;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_35 = 10'd35;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_36 = 10'd36;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_37 = 10'd37;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_38 = 10'd38;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_39 = 10'd39;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_40 = 10'd40;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_41 = 10'd41;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_42 = 10'd42;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_43 = 10'd43;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_44 = 10'd44;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_45 = 10'd45;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_46 = 10'd46;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_47 = 10'd47;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_48 = 10'd48;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_49 = 10'd49;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_50 = 10'd50;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_51 = 10'd51;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_52 = 10'd52;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_53 = 10'd53;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_54 = 10'd54;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_55 = 10'd55;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_56 = 10'd56;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_57 = 10'd57;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_58 = 10'd58;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_59 = 10'd59;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_60 = 10'd60;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_61 = 10'd61;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_62 = 10'd62;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_63 = 10'd63;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_64 = 10'd64;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_65 = 10'd65;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_66 = 10'd66;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_67 = 10'd67;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_68 = 10'd68;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_69 = 10'd69;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_70 = 10'd70;
parameter [9:0] LEGUP_F_pow_BB_if_else181_i_71 = 10'd71;
parameter [9:0] LEGUP_F_pow_BB_if_then342_i_72 = 10'd72;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_73 = 10'd73;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_74 = 10'd74;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_75 = 10'd75;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_76 = 10'd76;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_77 = 10'd77;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_78 = 10'd78;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_79 = 10'd79;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_80 = 10'd80;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_81 = 10'd81;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_82 = 10'd82;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_83 = 10'd83;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_84 = 10'd84;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_85 = 10'd85;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_86 = 10'd86;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_87 = 10'd87;
parameter [9:0] LEGUP_F_pow_BB_if_else350_i_88 = 10'd88;
parameter [9:0] LEGUP_F_pow_BB_if_else360_i_89 = 10'd89;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_90 = 10'd90;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_91 = 10'd91;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_92 = 10'd92;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_93 = 10'd93;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_94 = 10'd94;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_95 = 10'd95;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_96 = 10'd96;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_97 = 10'd97;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_98 = 10'd98;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_99 = 10'd99;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_100 = 10'd100;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_101 = 10'd101;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_102 = 10'd102;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_103 = 10'd103;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_104 = 10'd104;
parameter [9:0] LEGUP_F_pow_BB_if_then364_i_105 = 10'd105;
parameter [9:0] LEGUP_F_pow_BB_if_end382_i_106 = 10'd106;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_107 = 10'd107;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_108 = 10'd108;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_109 = 10'd109;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_110 = 10'd110;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_111 = 10'd111;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_112 = 10'd112;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_113 = 10'd113;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_114 = 10'd114;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_115 = 10'd115;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_116 = 10'd116;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_117 = 10'd117;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_118 = 10'd118;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_119 = 10'd119;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_120 = 10'd120;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_121 = 10'd121;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_122 = 10'd122;
parameter [9:0] LEGUP_F_pow_BB_if_then388_i_123 = 10'd123;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_124 = 10'd124;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_125 = 10'd125;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_126 = 10'd126;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_127 = 10'd127;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_128 = 10'd128;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_129 = 10'd129;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_130 = 10'd130;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_131 = 10'd131;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_132 = 10'd132;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_133 = 10'd133;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_134 = 10'd134;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_135 = 10'd135;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_136 = 10'd136;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_137 = 10'd137;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_138 = 10'd138;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_139 = 10'd139;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_140 = 10'd140;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_141 = 10'd141;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_142 = 10'd142;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_143 = 10'd143;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_144 = 10'd144;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_145 = 10'd145;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_146 = 10'd146;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_147 = 10'd147;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_148 = 10'd148;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_149 = 10'd149;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_150 = 10'd150;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_151 = 10'd151;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_152 = 10'd152;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_153 = 10'd153;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_154 = 10'd154;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_155 = 10'd155;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_156 = 10'd156;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_157 = 10'd157;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_158 = 10'd158;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_159 = 10'd159;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_160 = 10'd160;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_161 = 10'd161;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_162 = 10'd162;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_163 = 10'd163;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_164 = 10'd164;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_165 = 10'd165;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_166 = 10'd166;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_167 = 10'd167;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_168 = 10'd168;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_169 = 10'd169;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_170 = 10'd170;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_171 = 10'd171;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_172 = 10'd172;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_173 = 10'd173;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_174 = 10'd174;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_175 = 10'd175;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_176 = 10'd176;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_177 = 10'd177;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_178 = 10'd178;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_179 = 10'd179;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_180 = 10'd180;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_181 = 10'd181;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_182 = 10'd182;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_183 = 10'd183;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_184 = 10'd184;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_185 = 10'd185;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_186 = 10'd186;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_187 = 10'd187;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_188 = 10'd188;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_189 = 10'd189;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_190 = 10'd190;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_191 = 10'd191;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_192 = 10'd192;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_193 = 10'd193;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_194 = 10'd194;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_195 = 10'd195;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_196 = 10'd196;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_197 = 10'd197;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_198 = 10'd198;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_199 = 10'd199;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_200 = 10'd200;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_201 = 10'd201;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_202 = 10'd202;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_203 = 10'd203;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_204 = 10'd204;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_205 = 10'd205;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_206 = 10'd206;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_207 = 10'd207;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_208 = 10'd208;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_209 = 10'd209;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_210 = 10'd210;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_211 = 10'd211;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_212 = 10'd212;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_213 = 10'd213;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_214 = 10'd214;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_215 = 10'd215;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_216 = 10'd216;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_217 = 10'd217;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_218 = 10'd218;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_219 = 10'd219;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_220 = 10'd220;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_221 = 10'd221;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_222 = 10'd222;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_223 = 10'd223;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_224 = 10'd224;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_225 = 10'd225;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_226 = 10'd226;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_227 = 10'd227;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_228 = 10'd228;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_229 = 10'd229;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_230 = 10'd230;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_231 = 10'd231;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_232 = 10'd232;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_233 = 10'd233;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_234 = 10'd234;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_235 = 10'd235;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_236 = 10'd236;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_237 = 10'd237;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_238 = 10'd238;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_239 = 10'd239;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_240 = 10'd240;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_241 = 10'd241;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_242 = 10'd242;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_243 = 10'd243;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_244 = 10'd244;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_245 = 10'd245;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_246 = 10'd246;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_247 = 10'd247;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_248 = 10'd248;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_249 = 10'd249;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_250 = 10'd250;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_251 = 10'd251;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_252 = 10'd252;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_253 = 10'd253;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_254 = 10'd254;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_255 = 10'd255;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_256 = 10'd256;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_257 = 10'd257;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_258 = 10'd258;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_259 = 10'd259;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_260 = 10'd260;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_261 = 10'd261;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_262 = 10'd262;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_263 = 10'd263;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_264 = 10'd264;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_265 = 10'd265;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_266 = 10'd266;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_267 = 10'd267;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_268 = 10'd268;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_269 = 10'd269;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_270 = 10'd270;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_271 = 10'd271;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_272 = 10'd272;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_273 = 10'd273;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_274 = 10'd274;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_275 = 10'd275;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_276 = 10'd276;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_277 = 10'd277;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_278 = 10'd278;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_279 = 10'd279;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_280 = 10'd280;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_281 = 10'd281;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_282 = 10'd282;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_283 = 10'd283;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_284 = 10'd284;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_285 = 10'd285;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_286 = 10'd286;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_287 = 10'd287;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_288 = 10'd288;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_289 = 10'd289;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_290 = 10'd290;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_291 = 10'd291;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_292 = 10'd292;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_293 = 10'd293;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_294 = 10'd294;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_295 = 10'd295;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_296 = 10'd296;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_297 = 10'd297;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_298 = 10'd298;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_299 = 10'd299;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_300 = 10'd300;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_301 = 10'd301;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_302 = 10'd302;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_303 = 10'd303;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_304 = 10'd304;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_305 = 10'd305;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_306 = 10'd306;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_307 = 10'd307;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_308 = 10'd308;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_309 = 10'd309;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_310 = 10'd310;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_311 = 10'd311;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_312 = 10'd312;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_313 = 10'd313;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_314 = 10'd314;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_315 = 10'd315;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_316 = 10'd316;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_317 = 10'd317;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_318 = 10'd318;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_319 = 10'd319;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_320 = 10'd320;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_321 = 10'd321;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_322 = 10'd322;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_323 = 10'd323;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_324 = 10'd324;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_325 = 10'd325;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_326 = 10'd326;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_327 = 10'd327;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_328 = 10'd328;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_329 = 10'd329;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_330 = 10'd330;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_331 = 10'd331;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_332 = 10'd332;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_333 = 10'd333;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_334 = 10'd334;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_335 = 10'd335;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_336 = 10'd336;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_337 = 10'd337;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_338 = 10'd338;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_339 = 10'd339;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_340 = 10'd340;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_341 = 10'd341;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_342 = 10'd342;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_343 = 10'd343;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_344 = 10'd344;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_345 = 10'd345;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_346 = 10'd346;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_347 = 10'd347;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_348 = 10'd348;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_349 = 10'd349;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_350 = 10'd350;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_351 = 10'd351;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_352 = 10'd352;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_353 = 10'd353;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_354 = 10'd354;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_355 = 10'd355;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_356 = 10'd356;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_357 = 10'd357;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_358 = 10'd358;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_359 = 10'd359;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_360 = 10'd360;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_361 = 10'd361;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_362 = 10'd362;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_363 = 10'd363;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_364 = 10'd364;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_365 = 10'd365;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_366 = 10'd366;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_367 = 10'd367;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_368 = 10'd368;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_369 = 10'd369;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_370 = 10'd370;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_371 = 10'd371;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_372 = 10'd372;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_373 = 10'd373;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_374 = 10'd374;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_375 = 10'd375;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_376 = 10'd376;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_377 = 10'd377;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_378 = 10'd378;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_379 = 10'd379;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_380 = 10'd380;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_381 = 10'd381;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_382 = 10'd382;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_383 = 10'd383;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_384 = 10'd384;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_385 = 10'd385;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_386 = 10'd386;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_387 = 10'd387;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_388 = 10'd388;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_389 = 10'd389;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_390 = 10'd390;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_391 = 10'd391;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_392 = 10'd392;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_393 = 10'd393;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_394 = 10'd394;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_395 = 10'd395;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_396 = 10'd396;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_397 = 10'd397;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_398 = 10'd398;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_399 = 10'd399;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_400 = 10'd400;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_401 = 10'd401;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_402 = 10'd402;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_403 = 10'd403;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_404 = 10'd404;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_405 = 10'd405;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_406 = 10'd406;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_407 = 10'd407;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_408 = 10'd408;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_409 = 10'd409;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_410 = 10'd410;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_411 = 10'd411;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_412 = 10'd412;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_413 = 10'd413;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_414 = 10'd414;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_415 = 10'd415;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_416 = 10'd416;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_417 = 10'd417;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_418 = 10'd418;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_419 = 10'd419;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_420 = 10'd420;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_421 = 10'd421;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_422 = 10'd422;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_423 = 10'd423;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_424 = 10'd424;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_425 = 10'd425;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_426 = 10'd426;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_427 = 10'd427;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_428 = 10'd428;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_429 = 10'd429;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_430 = 10'd430;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_431 = 10'd431;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_432 = 10'd432;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_433 = 10'd433;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_434 = 10'd434;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_435 = 10'd435;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_436 = 10'd436;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_437 = 10'd437;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_438 = 10'd438;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_439 = 10'd439;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_440 = 10'd440;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_441 = 10'd441;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_442 = 10'd442;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_443 = 10'd443;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_444 = 10'd444;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_445 = 10'd445;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_446 = 10'd446;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_447 = 10'd447;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_448 = 10'd448;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_449 = 10'd449;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_450 = 10'd450;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_451 = 10'd451;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_452 = 10'd452;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_453 = 10'd453;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_454 = 10'd454;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_455 = 10'd455;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_456 = 10'd456;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_457 = 10'd457;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_458 = 10'd458;
parameter [9:0] LEGUP_F_pow_BB_if_end414_i_459 = 10'd459;
parameter [9:0] LEGUP_F_pow_BB_if_then462_i_460 = 10'd460;
parameter [9:0] LEGUP_F_pow_BB_if_then_i_i_461 = 10'd461;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_462 = 10'd462;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_463 = 10'd463;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_464 = 10'd464;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_465 = 10'd465;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_466 = 10'd466;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_467 = 10'd467;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_468 = 10'd468;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_469 = 10'd469;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_470 = 10'd470;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_471 = 10'd471;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_472 = 10'd472;
parameter [9:0] LEGUP_F_pow_BB_if_end_i_i_473 = 10'd473;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_474 = 10'd474;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_475 = 10'd475;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_476 = 10'd476;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_477 = 10'd477;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_478 = 10'd478;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_479 = 10'd479;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_480 = 10'd480;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_481 = 10'd481;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_482 = 10'd482;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_483 = 10'd483;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_484 = 10'd484;
parameter [9:0] LEGUP_F_pow_BB_if_then13_i_i_485 = 10'd485;
parameter [9:0] LEGUP_F_pow_BB_if_end16_i_i_486 = 10'd486;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_487 = 10'd487;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_488 = 10'd488;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_489 = 10'd489;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_490 = 10'd490;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_491 = 10'd491;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_492 = 10'd492;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_493 = 10'd493;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_494 = 10'd494;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_495 = 10'd495;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_496 = 10'd496;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_497 = 10'd497;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_498 = 10'd498;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_499 = 10'd499;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_500 = 10'd500;
parameter [9:0] LEGUP_F_pow_BB_if_then18_i_i_501 = 10'd501;
parameter [9:0] LEGUP_F_pow_BB_if_end19_i_i_502 = 10'd502;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_503 = 10'd503;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_505 = 10'd505;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_506 = 10'd506;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_507 = 10'd507;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_508 = 10'd508;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_509 = 10'd509;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_510 = 10'd510;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_511 = 10'd511;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_512 = 10'd512;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_513 = 10'd513;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_514 = 10'd514;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_515 = 10'd515;
parameter [9:0] LEGUP_F_pow_BB_if_then22_i_i_516 = 10'd516;
parameter [9:0] LEGUP_F_pow_BB_if_end24_i_i_517 = 10'd517;
parameter [9:0] LEGUP_F_pow_BB_do_body27_i_i_518 = 10'd518;
parameter [9:0] LEGUP_F_pow_BB_if_end35_i_i_519 = 10'd519;
parameter [9:0] LEGUP_F_pow_BB_if_then37_i_i_520 = 10'd520;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_521 = 10'd521;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_523 = 10'd523;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_524 = 10'd524;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_525 = 10'd525;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_526 = 10'd526;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_527 = 10'd527;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_528 = 10'd528;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_529 = 10'd529;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_530 = 10'd530;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_531 = 10'd531;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_532 = 10'd532;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_533 = 10'd533;
parameter [9:0] LEGUP_F_pow_BB_if_then39_i_i_534 = 10'd534;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_535 = 10'd535;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_537 = 10'd537;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_538 = 10'd538;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_539 = 10'd539;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_540 = 10'd540;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_541 = 10'd541;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_542 = 10'd542;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_543 = 10'd543;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_544 = 10'd544;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_545 = 10'd545;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_546 = 10'd546;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_547 = 10'd547;
parameter [9:0] LEGUP_F_pow_BB_if_else_i_i_548 = 10'd548;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_549 = 10'd549;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_550 = 10'd550;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_551 = 10'd551;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_552 = 10'd552;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_553 = 10'd553;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_554 = 10'd554;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_555 = 10'd555;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_556 = 10'd556;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_557 = 10'd557;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_558 = 10'd558;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_559 = 10'd559;
parameter [9:0] LEGUP_F_pow_BB_if_end44_i_i_560 = 10'd560;
parameter [9:0] LEGUP_F_pow_BB_do_body465_i_561 = 10'd561;
parameter [9:0] LEGUP_F_pow_BB_UnifiedReturnBlock_562 = 10'd562;
parameter [9:0] LEGUP_function_call_504 = 10'd504;
parameter [9:0] LEGUP_function_call_522 = 10'd522;
parameter [9:0] LEGUP_function_call_536 = 10'd536;

input  clk;
input  reset;
input  start;
output reg  finish;
output reg [63:0] return_val;
input [63:0] y;
output reg  copysign_start;
input  copysign_finish;
input [63:0] copysign_return_val;
output reg [63:0] copysign__0;
output reg [63:0] copysign__1;
reg [9:0] cur_state/* synthesis syn_encoding="onehot" */;
reg [9:0] next_state;
reg [63:0] y_reg;
wire  fsm_stall;
reg [63:0] pow_entry_0;
reg [31:0] pow_entry_bit_select61;
reg [31:0] pow_entry_bit_select61_reg;
reg [30:0] pow_entry_bit_select59;
reg  pow_entry_bit_select58;
reg  pow_entry_bit_select58_reg;
reg [31:0] pow_entry_bit_select38;
reg [31:0] pow_entry_bit_select38_reg;
reg [31:0] pow_entry_bit_concat60;
reg [31:0] pow_entry_bit_concat60_reg;
reg [31:0] pow_entry_or_i;
reg  pow_entry_cmp_i;
reg  pow_if_end_i_cmp15_i;
reg  pow_lor_lhs_false16_i_cmp17_i;
reg  pow_lor_lhs_false16_i_cmp17_i_reg;
reg  pow_lor_lhs_false16_i_cmp19_i;
reg  pow_lor_lhs_false16_i_or_cond475_i;
reg  pow_if_end24_i_cmp60_i;
reg  pow_if_then63_i_cmp71_i;
reg [63:0] pow_if_then63_i_cond_i;
reg  pow_if_end79_i_cmp80_i;
reg [63:0] pow_if_then81_i_1;
reg  pow_NodeBlock_Pivot;
reg  pow_LeafBlock1_SwitchLeaf2;
reg  pow_LeafBlock_SwitchLeaf;
reg [4:0] pow_while_body48_i_i_indvar1;
reg [4:0] pow_while_body48_i_i_indvar1_reg;
reg [31:0] pow_while_body48_i_i_q_0258_i_i;
reg [31:0] pow_while_body48_i_i_q_0258_i_i_reg;
reg [31:0] pow_while_body48_i_i_s0_0257_i_i;
reg [31:0] pow_while_body48_i_i_s0_0257_i_i_reg;
reg [31:0] pow_while_body48_i_i_ix0_4256_i_i;
reg [31:0] pow_while_body48_i_i_ix0_4256_i_i_reg;
reg [31:0] pow_while_body48_i_i_r_0254_i_i;
reg [31:0] pow_while_body48_i_i_r_0254_i_i_reg;
reg [30:0] pow_while_body48_i_i_bit_select54;
reg [30:0] pow_while_body48_i_i_bit_select54_reg;
reg [31:0] pow_while_body48_i_i_add49_i_i;
reg [31:0] pow_while_body48_i_i_add49_i_i_reg;
reg  pow_while_body48_i_i_cmp50_i_i;
reg [31:0] pow_if_then51_i_i_add52_i_i;
reg [31:0] pow_if_then51_i_i_sub53_i_i;
reg [31:0] pow_if_then51_i_i_add54_i_i;
reg [31:0] pow_if_end55_i_i_ix0_5_i_i;
reg [31:0] pow_if_end55_i_i_ix0_5_i_i_reg;
reg [31:0] pow_if_end55_i_i_s0_1_i_i;
reg [31:0] pow_if_end55_i_i_s0_1_i_i_reg;
reg [31:0] pow_if_end55_i_i_q_1_i_i;
reg [31:0] pow_if_end55_i_i_q_1_i_i_reg;
reg [30:0] pow_if_end55_i_i_bit_select56;
reg [31:0] pow_if_end55_i_i_bit_concat57;
reg [31:0] pow_if_end55_i_i_bit_concat57_reg;
reg [31:0] pow_if_end55_i_i_bit_concat55;
reg [5:0] pow_if_end55_i_i_1;
reg  pow_if_end55_i_i_exitcond1;
reg [5:0] pow_while_body65_i_i_indvar;
reg [5:0] pow_while_body65_i_i_indvar_reg;
reg [31:0] pow_while_body65_i_i_s0_2252_i_i;
reg [31:0] pow_while_body65_i_i_s0_2252_i_i_reg;
reg [31:0] pow_while_body65_i_i_ix0_6251_i_i;
reg [31:0] pow_while_body65_i_i_ix0_6251_i_i_reg;
reg [31:0] pow_while_body65_i_i_q1_0250_i_i;
reg [31:0] pow_while_body65_i_i_q1_0250_i_i_reg;
reg [31:0] pow_while_body65_i_i_ix1_4249_i_i;
reg [31:0] pow_while_body65_i_i_ix1_4249_i_i_reg;
reg [31:0] pow_while_body65_i_i_s1_0248_i_i;
reg [31:0] pow_while_body65_i_i_s1_0248_i_i_reg;
reg [31:0] pow_while_body65_i_i_r_1247_i_i;
reg [31:0] pow_while_body65_i_i_r_1247_i_i_reg;
reg [30:0] pow_while_body65_i_i_bit_select45;
reg [30:0] pow_while_body65_i_i_bit_select45_reg;
reg [31:0] pow_while_body65_i_i_add66_i_i;
reg [31:0] pow_while_body65_i_i_add66_i_i_reg;
reg  pow_while_body65_i_i_bit_select53;
reg  pow_while_body65_i_i_bit_select53_reg;
reg  pow_while_body65_i_i_cmp67_i_i;
reg  pow_lor_lhs_false_i_i_cmp68_i_i;
reg  pow_lor_lhs_false_i_i_cmp69_i_i;
reg  pow_lor_lhs_false_i_i_or_cond_i_i;
reg [31:0] pow_if_then70_i_i_add71_i_i;
reg [31:0] pow_if_then70_i_i_add71_i_i_reg;
reg  pow_if_then70_i_i_cmp76_i_i;
reg  pow_if_then70_i_i_or_cond243_i_i;
reg [31:0] pow_if_then70_i_i_bit_concat52;
reg [31:0] pow_if_then70_i_i_bit_concat52_reg;
reg [31:0] pow_if_then70_i_i_s0_3_i_i;
reg  pow_if_then70_i_i_cmp81_i_i;
reg [1:0] pow_if_then70_i_i_sub83_i_i;
reg [31:0] pow_if_then70_i_i_sub80_i_i;
reg [31:0] pow_if_then70_i_i_sub80_i_i_reg;
reg [31:0] pow_if_then70_i_i_sub83_sub80_i_i;
reg [31:0] pow_if_then70_i_i_sub85_i_i;
reg [31:0] pow_if_then70_i_i_sub85_i_i_reg;
reg [31:0] pow_if_then70_i_i_add86_i_i;
reg [31:0] pow_if_then70_i_i_add86_i_i_reg;
reg [31:0] pow_if_end87_i_i_s1_1_i_i;
reg [31:0] pow_if_end87_i_i_s1_1_i_i_reg;
reg [31:0] pow_if_end87_i_i_ix1_5_i_i;
reg [31:0] pow_if_end87_i_i_ix1_5_i_i_reg;
reg [31:0] pow_if_end87_i_i_q1_1_i_i;
reg [31:0] pow_if_end87_i_i_q1_1_i_i_reg;
reg [31:0] pow_if_end87_i_i_ix0_8_i_i;
reg [31:0] pow_if_end87_i_i_ix0_8_i_i_reg;
reg [31:0] pow_if_end87_i_i_s0_4_i_i;
reg [31:0] pow_if_end87_i_i_s0_4_i_i_reg;
reg  pow_if_end87_i_i_bit_select50;
reg [30:0] pow_if_end87_i_i_bit_select49;
reg [30:0] pow_if_end87_i_i_bit_select47;
reg  pow_if_end87_i_i_bit_select43;
reg  pow_if_end87_i_i_bit_select43_reg;
reg [31:0] pow_if_end87_i_i_bit_concat51;
reg [31:0] pow_if_end87_i_i_bit_concat51_reg;
reg [31:0] pow_if_end87_i_i_bit_concat48;
reg [31:0] pow_if_end87_i_i_bit_concat48_reg;
reg [31:0] pow_if_end87_i_i_bit_concat46;
reg [6:0] pow_if_end87_i_i_2;
reg  pow_if_end87_i_i_exitcond;
reg [31:0] pow_while_end94_i_i_or95_i_i;
reg  pow_while_end94_i_i_cmp96_i_i;
reg  pow_if_then99_i_i_cmp100_i_i;
reg [31:0] pow_if_then101_i_i_add102_i_i;
reg [31:0] pow_if_else111_i_i_bit_concat44;
reg [31:0] pow_if_else111_i_i_add113_i_i;
reg [31:0] pow__ieee754_sqrt_exit_i_q1_2_i_i;
reg [31:0] pow__ieee754_sqrt_exit_i_q1_2_i_i_reg;
reg [31:0] pow__ieee754_sqrt_exit_i_q_3_i_i;
reg [31:0] pow__ieee754_sqrt_exit_i_q_3_i_i_reg;
reg [30:0] pow__ieee754_sqrt_exit_i_bit_select41;
reg  pow__ieee754_sqrt_exit_i_bit_select40;
reg [30:0] pow__ieee754_sqrt_exit_i_shr118_i_i;
reg [31:0] pow__ieee754_sqrt_exit_i_add127_i_i;
reg [63:0] pow__ieee754_sqrt_exit_i_bit_concat42;
reg [63:0] pow__ieee754_sqrt_exit_i_3;
reg  pow_if_end96_i_cmp137_i;
reg  pow_if_then138_i_cmp148_i;
reg [63:0] pow_if_then138_i_cond149_i;
reg [63:0] pow_if_else181_i_bit_concat39;
reg [63:0] pow_if_else181_i_4;
reg [63:0] pow_if_else181_i_4_reg;
reg [63:0] pow_if_else181_i_sub326_i;
reg [63:0] pow_if_else181_i_mul328_i;
reg [63:0] pow_if_else181_i_mul328_i_reg;
reg [63:0] pow_if_else181_i_add329_i;
reg [63:0] pow_if_else181_i_add329_i_reg;
reg [63:0] pow_if_else181_i_add331_i;
reg [63:0] pow_if_else181_i_add331_i_reg;
reg [63:0] pow_if_else181_i_5;
reg [31:0] pow_if_else181_i_bit_select37;
reg [31:0] pow_if_else181_i_bit_select37_reg;
reg [31:0] pow_if_else181_i_bit_select36;
reg [31:0] pow_if_else181_i_bit_select36_reg;
reg [20:0] pow_if_else181_i_bit_select34;
reg [20:0] pow_if_else181_i_bit_select34_reg;
reg [30:0] pow_if_else181_i_bit_select32;
reg [30:0] pow_if_else181_i_bit_select32_reg;
reg [10:0] pow_if_else181_i_bit_select30;
reg [10:0] pow_if_else181_i_bit_select30_reg;
reg  pow_if_else181_i_bit_select24;
reg  pow_if_else181_i_bit_select24_reg;
reg  pow_if_else181_i_cmp340_i;
reg [31:0] pow_if_then342_i_sub343_i;
reg [31:0] pow_if_then342_i_or344_i;
reg  pow_if_then342_i_cmp345_i;
reg [63:0] pow_if_else350_i_add351_i;
reg [63:0] pow_if_else350_i_sub352_i;
reg  pow_if_else350_i_cmp353_i;
reg [31:0] pow_if_else360_i_bit_concat35;
reg  pow_if_else360_i_cmp362_i;
reg [31:0] pow_if_then364_i_sub365_i;
reg [31:0] pow_if_then364_i_or366_i;
reg  pow_if_then364_i_cmp367_i;
reg  pow_if_then364_i_cmp367_i_reg;
reg [63:0] pow_if_then364_i_sub373_i;
reg  pow_if_then364_i_cmp374_i;
reg  pow_if_then364_i_or_cond;
reg [31:0] pow_if_end382_i_bit_concat33;
reg  pow_if_end382_i_cmp386_i;
reg [31:0] pow_if_then388_i_bit_concat31;
reg [31:0] pow_if_then388_i_add389_i;
reg [20:0] pow_if_then388_i_shr390_i;
reg [20:0] pow_if_then388_i_shr390_i_reg;
reg [31:0] pow_if_then388_i_add391_i;
reg [31:0] pow_if_then388_i_add391_i_reg;
reg [10:0] pow_if_then388_i_bit_select28;
reg [19:0] pow_if_then388_i_bit_select25;
reg [31:0] pow_if_then388_i_bit_concat29;
reg [31:0] pow_if_then388_i_sub394_i;
reg [31:0] pow_if_then388_i_sub394_i_reg;
reg [19:0] pow_if_then388_i_shr398_i;
reg [20:0] pow_if_then388_i_neg_i;
reg [31:0] pow_if_then388_i_and399_i;
reg [63:0] pow_if_then388_i_bit_concat27;
reg [63:0] pow_if_then388_i_6;
reg [31:0] pow_if_then388_i_bit_concat26;
reg [31:0] pow_if_then388_i_bit_concat26_reg;
reg [31:0] pow_if_then388_i_sub406_i;
reg [31:0] pow_if_then388_i_sub406_i_reg;
reg [31:0] pow_if_then388_i_shr407_i;
reg [31:0] pow_if_then388_i_shr407_i_reg;
reg [31:0] pow_if_then388_i_sub411_i;
reg [31:0] pow_if_then388_i_sub411_i_reg;
reg [31:0] pow_if_then388_i_sub411_shr407_i;
reg [31:0] pow_if_then388_i_sub411_shr407_i_reg;
reg [63:0] pow_if_then388_i_sub413_i;
reg [31:0] pow_if_end414_i_n_3_i;
reg [31:0] pow_if_end414_i_n_3_i_reg;
reg [63:0] pow_if_end414_i_p_h_0_i;
reg [63:0] pow_if_end414_i_p_h_0_i_reg;
reg [11:0] pow_if_end414_i_bit_select19;
reg [63:0] pow_if_end414_i_add415_i;
reg [63:0] pow_if_end414_i_7;
reg [31:0] pow_if_end414_i_bit_select22;
reg [63:0] pow_if_end414_i_bit_concat23;
reg [63:0] pow_if_end414_i_8;
reg [63:0] pow_if_end414_i_8_reg;
reg [63:0] pow_if_end414_i_mul423_i;
reg [63:0] pow_if_end414_i_mul423_i_reg;
reg [63:0] pow_if_end414_i_sub424_i;
reg [63:0] pow_if_end414_i_sub425_i;
reg [63:0] pow_if_end414_i_sub425_i_reg;
reg [63:0] pow_if_end414_i_mul426_i;
reg [63:0] pow_if_end414_i_mul426_i_reg;
reg [63:0] pow_if_end414_i_mul427_i;
reg [63:0] pow_if_end414_i_add428_i;
reg [63:0] pow_if_end414_i_add428_i_reg;
reg [63:0] pow_if_end414_i_add429_i;
reg [63:0] pow_if_end414_i_add429_i_reg;
reg [63:0] pow_if_end414_i_sub430_i;
reg [63:0] pow_if_end414_i_sub431_i;
reg [63:0] pow_if_end414_i_sub431_i_reg;
reg [63:0] pow_if_end414_i_mul432_i;
reg [63:0] pow_if_end414_i_mul432_i_reg;
reg [63:0] pow_if_end414_i_mul433_i;
reg [63:0] pow_if_end414_i_add434_i;
reg [63:0] pow_if_end414_i_mul435_i;
reg [63:0] pow_if_end414_i_add436_i;
reg [63:0] pow_if_end414_i_mul437_i;
reg [63:0] pow_if_end414_i_add438_i;
reg [63:0] pow_if_end414_i_mul439_i;
reg [63:0] pow_if_end414_i_add440_i;
reg [63:0] pow_if_end414_i_mul441_i;
reg [63:0] pow_if_end414_i_sub442_i;
reg [63:0] pow_if_end414_i_mul443_i;
reg [63:0] pow_if_end414_i_mul443_i_reg;
reg [63:0] pow_if_end414_i_sub444_i;
reg [63:0] pow_if_end414_i_div445_i;
reg [63:0] pow_if_end414_i_mul446_i;
reg [63:0] pow_if_end414_i_add447_i;
reg [63:0] pow_if_end414_i_add447_i_reg;
reg [63:0] pow_if_end414_i_sub448_i;
reg [63:0] pow_if_end414_i_sub449_i;
reg [63:0] pow_if_end414_i_sub450_i;
reg [63:0] pow_if_end414_i_sub450_i_reg;
reg [63:0] pow_if_end414_i_9;
reg [31:0] pow_if_end414_i_bit_select21;
reg [31:0] pow_if_end414_i_bit_select21_reg;
reg [10:0] pow_if_end414_i_bit_select17;
reg [10:0] pow_if_end414_i_bit_select17_reg;
reg [30:0] pow_if_end414_i_bit_select15;
reg [30:0] pow_if_end414_i_bit_select15_reg;
reg [31:0] pow_if_end414_i_bit_select;
reg [31:0] pow_if_end414_i_bit_select_reg;
reg [31:0] pow_if_end414_i_bit_concat20;
reg [31:0] pow_if_end414_i_bit_concat20_reg;
reg [31:0] pow_if_end414_i_add458_i;
reg [31:0] pow_if_end414_i_add458_i_reg;
reg [11:0] pow_if_end414_i_shr459_i;
reg  pow_if_end414_i_cmp460_i;
reg [31:0] pow_if_then462_i_bit_concat18;
reg  pow_if_then462_i_cmp_i_i;
reg [31:0] pow_if_then_i_i_bit_concat16;
reg [31:0] pow_if_then_i_i_or_i_i;
reg  pow_if_then_i_i_cmp3_i_i;
reg [63:0] pow_if_end_i_i_mul_i_i;
reg [63:0] pow_if_end_i_i_mul_i_i_reg;
reg [63:0] pow_if_end_i_i_10;
reg [31:0] pow_if_end_i_i_bit_select14;
reg [10:0] pow_if_end_i_i_bit_select12;
reg [31:0] pow_if_end_i_i_bit_concat13;
reg [31:0] pow_if_end_i_i_sub_i_i;
reg  pow_if_end_i_i_cmp12_i_i;
reg  pow_if_end_i_i_cmp12_i_i_reg;
reg [63:0] pow_if_then13_i_i_mul14_i_i;
reg [31:0] pow_if_end16_i_i_hx_0_i_i;
reg [31:0] pow_if_end16_i_i_hx_0_i_i_reg;
reg [31:0] pow_if_end16_i_i_k_0_i_i;
reg [31:0] pow_if_end16_i_i_k_0_i_i_reg;
reg [63:0] pow_if_end16_i_i_x_addr_0_i_i;
reg [63:0] pow_if_end16_i_i_x_addr_0_i_i_reg;
reg [19:0] pow_if_end16_i_i_bit_select6;
reg [19:0] pow_if_end16_i_i_bit_select6_reg;
reg  pow_if_end16_i_i_bit_select5;
reg  pow_if_end16_i_i_bit_select5_reg;
reg  pow_if_end16_i_i_cmp17_i_i;
reg [63:0] pow_if_then18_i_i_add_i_i;
reg [31:0] pow_if_end19_i_i_add20_i_i;
reg [31:0] pow_if_end19_i_i_add20_i_i_reg;
reg [11:0] pow_if_end19_i_i_bit_select3;
reg [11:0] pow_if_end19_i_i_bit_select3_reg;
reg  pow_if_end19_i_i_cmp21_i_i;
reg [63:0] pow_if_then22_i_i_call_i_i;
reg [63:0] pow_if_then22_i_i_call_i_i_reg;
reg [63:0] pow_if_then22_i_i_mul23_i_i;
reg  pow_if_end24_i_i_cmp25_i_i;
reg [31:0] pow_do_body27_i_i_bit_concat11;
reg [31:0] pow_do_body27_i_i_bit_concat10;
reg [31:0] pow_do_body27_i_i_or30_i_i;
reg [63:0] pow_do_body27_i_i_11;
reg [31:0] pow_do_body27_i_i_bit_select8;
reg [63:0] pow_do_body27_i_i_bit_concat9;
reg [63:0] pow_do_body27_i_i_12;
reg  pow_if_end35_i_i_cmp36_i_i;
reg  pow_if_then37_i_i_cmp38_i_i;
reg [63:0] pow_if_then39_i_i_call40_i_i;
reg [63:0] pow_if_then39_i_i_call40_i_i_reg;
reg [63:0] pow_if_then39_i_i_mul41_i_i;
reg [63:0] pow_if_else_i_i_call42_i_i;
reg [63:0] pow_if_else_i_i_call42_i_i_reg;
reg [63:0] pow_if_else_i_i_mul43_i_i;
reg [31:0] pow_if_end44_i_i_bit_concat7;
reg [31:0] pow_if_end44_i_i_bit_concat4;
reg [31:0] pow_if_end44_i_i_shl50_i_i;
reg [31:0] pow_if_end44_i_i_or51_i_i;
reg [63:0] pow_if_end44_i_i_13;
reg [31:0] pow_if_end44_i_i_bit_select1;
reg [63:0] pow_if_end44_i_i_bit_concat2;
reg [63:0] pow_if_end44_i_i_14;
reg [63:0] pow_if_end44_i_i_mul56_i_i;
reg [63:0] pow_do_body465_i_bit_concat;
reg [63:0] pow_do_body465_i_15;
reg [63:0] pow_UnifiedReturnBlock_UnifiedRetVal;
reg [63:0] pow_UnifiedReturnBlock_UnifiedRetVal_reg;
reg  legup_function_call;
reg [63:0] pow_altfp_subtract_64_0_op0;
reg [63:0] pow_altfp_subtract_64_0_op1;
reg  pow_altfp_subtract_64_0_inst_clock;
reg  pow_altfp_subtract_64_0_inst_clk_en;
reg [63:0] pow_altfp_subtract_64_0_inst_dataa;
reg [63:0] pow_altfp_subtract_64_0_inst_datab;
wire [63:0] pow_altfp_subtract_64_0_inst_result;
reg [63:0] pow_if_else181_i_sub326_i_out;
reg  altfp_pow_if_else181_i_sub326_i_en;
reg [63:0] pow_altfp_subtract_64_0;
reg [63:0] pow_altfp_multiply_64_0_op0;
reg [63:0] pow_altfp_multiply_64_0_op1;
reg  pow_altfp_multiply_64_0_inst_clock;
reg  pow_altfp_multiply_64_0_inst_clk_en;
reg [63:0] pow_altfp_multiply_64_0_inst_dataa;
reg [63:0] pow_altfp_multiply_64_0_inst_datab;
wire [63:0] pow_altfp_multiply_64_0_inst_result;
reg [63:0] pow_if_else181_i_mul328_i_out;
reg  altfp_pow_if_else181_i_mul328_i_en;
reg [63:0] pow_altfp_multiply_64_0;
reg [63:0] pow_altfp_add_64_0_op0;
reg [63:0] pow_altfp_add_64_0_op1;
reg  pow_altfp_add_64_0_inst_clock;
reg  pow_altfp_add_64_0_inst_clk_en;
reg [63:0] pow_altfp_add_64_0_inst_dataa;
reg [63:0] pow_altfp_add_64_0_inst_datab;
wire [63:0] pow_altfp_add_64_0_inst_result;
reg [63:0] pow_if_else181_i_add329_i_out;
reg  altfp_pow_if_else181_i_add329_i_en;
reg [63:0] pow_altfp_add_64_0;
reg [63:0] pow_altfp_divide_64_0_op0;
reg [63:0] pow_altfp_divide_64_0_op1;
reg  pow_altfp_divide_64_0_inst_clock;
reg  pow_altfp_divide_64_0_inst_clk_en;
reg [63:0] pow_altfp_divide_64_0_inst_dataa;
reg [63:0] pow_altfp_divide_64_0_inst_datab;
wire [63:0] pow_altfp_divide_64_0_inst_result;
reg [63:0] pow_if_end414_i_div445_i_out;
reg  altfp_pow_if_end414_i_div445_i_en;
reg [63:0] pow_altfp_divide_64_0;
wire  pow_entry_bit_concat60_bit_select_operand_0;
wire  pow_if_end55_i_i_bit_concat57_bit_select_operand_2;
wire  pow_if_end55_i_i_bit_concat55_bit_select_operand_0;
wire [30:0] pow_if_then70_i_i_bit_concat52_bit_select_operand_0;
wire  pow_if_end87_i_i_bit_concat48_bit_select_operand_2;
wire  pow_if_end87_i_i_bit_concat46_bit_select_operand_0;
wire [30:0] pow_if_else111_i_i_bit_concat44_bit_select_operand_0;
wire [1:0] pow_if_then138_i_cmp148_i_op1_temp;
wire [31:0] pow_if_else181_i_bit_concat39_bit_select_operand_2;
reg  altfp_compare64_1_inst_0_clock;
reg  altfp_compare64_1_inst_0_clk_en;
reg [63:0] altfp_compare64_1_inst_0_dataa;
reg [63:0] altfp_compare64_1_inst_0_datab;
wire  altfp_compare64_1_inst_0_aeb;
wire  altfp_compare64_1_inst_0_aneb;
wire  altfp_compare64_1_inst_0_alb;
wire  altfp_compare64_1_inst_0_aleb;
wire  altfp_compare64_1_inst_0_agb;
wire  altfp_compare64_1_inst_0_ageb;
wire  altfp_compare64_1_inst_0_unordered;
reg  pow_if_else350_i_cmp353_i_out;
reg  altfp_pow_if_else350_i_cmp353_i_en;
wire  pow_if_else360_i_bit_concat35_bit_select_operand_0;
wire [9:0] pow_if_else360_i_bit_concat35_bit_select_operand_4;
reg  altfp_compare64_1_inst_1_clock;
reg  altfp_compare64_1_inst_1_clk_en;
reg [63:0] altfp_compare64_1_inst_1_dataa;
reg [63:0] altfp_compare64_1_inst_1_datab;
wire  altfp_compare64_1_inst_1_aeb;
wire  altfp_compare64_1_inst_1_aneb;
wire  altfp_compare64_1_inst_1_alb;
wire  altfp_compare64_1_inst_1_aleb;
wire  altfp_compare64_1_inst_1_agb;
wire  altfp_compare64_1_inst_1_ageb;
wire  altfp_compare64_1_inst_1_unordered;
reg  pow_if_then364_i_cmp374_i_out;
reg  altfp_pow_if_then364_i_cmp374_i_en;
wire  pow_if_end382_i_bit_concat33_bit_select_operand_0;
wire [20:0] pow_if_then388_i_bit_concat31_bit_select_operand_0;
wire [20:0] pow_if_then388_i_bit_concat29_bit_select_operand_0;
wire [11:0] pow_if_then388_i_bit_concat26_bit_select_operand_0;
wire [31:0] pow_if_then388_i_bit_concat27_bit_select_operand_2;
wire [19:0] pow_if_end414_i_bit_concat20_bit_select_operand_2;
wire [31:0] pow_if_end414_i_bit_concat23_bit_select_operand_2;
wire [2:0] pow_if_end414_i_cmp460_i_op1_temp;
wire [20:0] pow_if_then462_i_bit_concat18_bit_select_operand_0;
wire  pow_if_then_i_i_bit_concat16_bit_select_operand_0;
wire [20:0] pow_if_end_i_i_bit_concat13_bit_select_operand_0;
wire [12:0] pow_if_end19_i_i_cmp21_i_i_op1_temp;
wire [1:0] pow_if_end24_i_i_cmp25_i_i_op1_temp;
wire [10:0] pow_do_body27_i_i_bit_concat11_bit_select_operand_2;
wire [19:0] pow_do_body27_i_i_bit_concat10_bit_select_operand_2;
wire [17:0] pow_if_then37_i_i_cmp38_i_i_op1_temp;
wire [10:0] pow_if_end44_i_i_bit_concat7_bit_select_operand_2;
wire [19:0] pow_if_end44_i_i_bit_concat4_bit_select_operand_2;


altfp_subtractor64_14 pow_altfp_subtract_64_0_inst (
	.clock (pow_altfp_subtract_64_0_inst_clock),
	.clk_en (pow_altfp_subtract_64_0_inst_clk_en),
	.dataa (pow_altfp_subtract_64_0_inst_dataa),
	.datab (pow_altfp_subtract_64_0_inst_datab),
	.result (pow_altfp_subtract_64_0_inst_result)
);



altfp_multiplier64_11 pow_altfp_multiply_64_0_inst (
	.clock (pow_altfp_multiply_64_0_inst_clock),
	.clk_en (pow_altfp_multiply_64_0_inst_clk_en),
	.dataa (pow_altfp_multiply_64_0_inst_dataa),
	.datab (pow_altfp_multiply_64_0_inst_datab),
	.result (pow_altfp_multiply_64_0_inst_result)
);



altfp_adder64_14 pow_altfp_add_64_0_inst (
	.clock (pow_altfp_add_64_0_inst_clock),
	.clk_en (pow_altfp_add_64_0_inst_clk_en),
	.dataa (pow_altfp_add_64_0_inst_dataa),
	.datab (pow_altfp_add_64_0_inst_datab),
	.result (pow_altfp_add_64_0_inst_result)
);



altfp_divider64_61 pow_altfp_divide_64_0_inst (
	.clock (pow_altfp_divide_64_0_inst_clock),
	.clk_en (pow_altfp_divide_64_0_inst_clk_en),
	.dataa (pow_altfp_divide_64_0_inst_dataa),
	.datab (pow_altfp_divide_64_0_inst_datab),
	.result (pow_altfp_divide_64_0_inst_result)
);



altfp_compare64_1 altfp_compare64_1_inst_0 (
	.clock (altfp_compare64_1_inst_0_clock),
	.clk_en (altfp_compare64_1_inst_0_clk_en),
	.dataa (altfp_compare64_1_inst_0_dataa),
	.datab (altfp_compare64_1_inst_0_datab),
	.aeb (altfp_compare64_1_inst_0_aeb),
	.aneb (altfp_compare64_1_inst_0_aneb),
	.alb (altfp_compare64_1_inst_0_alb),
	.aleb (altfp_compare64_1_inst_0_aleb),
	.agb (altfp_compare64_1_inst_0_agb),
	.ageb (altfp_compare64_1_inst_0_ageb),
	.unordered (altfp_compare64_1_inst_0_unordered)
);



altfp_compare64_1 altfp_compare64_1_inst_1 (
	.clock (altfp_compare64_1_inst_1_clock),
	.clk_en (altfp_compare64_1_inst_1_clk_en),
	.dataa (altfp_compare64_1_inst_1_dataa),
	.datab (altfp_compare64_1_inst_1_datab),
	.aeb (altfp_compare64_1_inst_1_aeb),
	.aneb (altfp_compare64_1_inst_1_aneb),
	.alb (altfp_compare64_1_inst_1_alb),
	.aleb (altfp_compare64_1_inst_1_aleb),
	.agb (altfp_compare64_1_inst_1_agb),
	.ageb (altfp_compare64_1_inst_1_ageb),
	.unordered (altfp_compare64_1_inst_1_unordered)
);



always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (!fsm_stall)
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  /* synthesis parallel_case */
LEGUP_0:
	if ((fsm_stall == 1'd0) && (start == 1'd1))
		next_state = LEGUP_F_pow_BB_entry_1;
LEGUP_F_pow_BB_LeafBlock1_10:
	if ((fsm_stall == 1'd0) && (pow_LeafBlock1_SwitchLeaf2 == 1'd1))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
	else if ((fsm_stall == 1'd0) && (pow_LeafBlock1_SwitchLeaf2 == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end96_i_27;
LEGUP_F_pow_BB_LeafBlock_11:
	if ((fsm_stall == 1'd0) && (pow_LeafBlock_SwitchLeaf == 1'd1))
		next_state = LEGUP_F_pow_BB_while_body48_i_i_preheader_12;
	else if ((fsm_stall == 1'd0) && (pow_LeafBlock_SwitchLeaf == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end96_i_27;
LEGUP_F_pow_BB_NodeBlock_9:
	if ((fsm_stall == 1'd0) && (pow_NodeBlock_Pivot == 1'd1))
		next_state = LEGUP_F_pow_BB_LeafBlock_11;
	else if ((fsm_stall == 1'd0) && (pow_NodeBlock_Pivot == 1'd0))
		next_state = LEGUP_F_pow_BB_LeafBlock1_10;
LEGUP_F_pow_BB_UnifiedReturnBlock_562:
		next_state = LEGUP_0;
LEGUP_F_pow_BB_do_body27_i_i_518:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_do_body465_i_561:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_entry_1:
	if ((fsm_stall == 1'd0) && (pow_entry_cmp_i == 1'd1))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
	else if ((fsm_stall == 1'd0) && (pow_entry_cmp_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end_i_2;
LEGUP_F_pow_BB_ieee754_sqrt_exit_i_26:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_else111_i_i_25:
		next_state = LEGUP_F_pow_BB_ieee754_sqrt_exit_i_26;
LEGUP_F_pow_BB_if_else181_i_29:
		next_state = LEGUP_F_pow_BB_if_else181_i_30;
LEGUP_F_pow_BB_if_else181_i_30:
		next_state = LEGUP_F_pow_BB_if_else181_i_31;
LEGUP_F_pow_BB_if_else181_i_31:
		next_state = LEGUP_F_pow_BB_if_else181_i_32;
LEGUP_F_pow_BB_if_else181_i_32:
		next_state = LEGUP_F_pow_BB_if_else181_i_33;
LEGUP_F_pow_BB_if_else181_i_33:
		next_state = LEGUP_F_pow_BB_if_else181_i_34;
LEGUP_F_pow_BB_if_else181_i_34:
		next_state = LEGUP_F_pow_BB_if_else181_i_35;
LEGUP_F_pow_BB_if_else181_i_35:
		next_state = LEGUP_F_pow_BB_if_else181_i_36;
LEGUP_F_pow_BB_if_else181_i_36:
		next_state = LEGUP_F_pow_BB_if_else181_i_37;
LEGUP_F_pow_BB_if_else181_i_37:
		next_state = LEGUP_F_pow_BB_if_else181_i_38;
LEGUP_F_pow_BB_if_else181_i_38:
		next_state = LEGUP_F_pow_BB_if_else181_i_39;
LEGUP_F_pow_BB_if_else181_i_39:
		next_state = LEGUP_F_pow_BB_if_else181_i_40;
LEGUP_F_pow_BB_if_else181_i_40:
		next_state = LEGUP_F_pow_BB_if_else181_i_41;
LEGUP_F_pow_BB_if_else181_i_41:
		next_state = LEGUP_F_pow_BB_if_else181_i_42;
LEGUP_F_pow_BB_if_else181_i_42:
		next_state = LEGUP_F_pow_BB_if_else181_i_43;
LEGUP_F_pow_BB_if_else181_i_43:
		next_state = LEGUP_F_pow_BB_if_else181_i_44;
LEGUP_F_pow_BB_if_else181_i_44:
		next_state = LEGUP_F_pow_BB_if_else181_i_45;
LEGUP_F_pow_BB_if_else181_i_45:
		next_state = LEGUP_F_pow_BB_if_else181_i_46;
LEGUP_F_pow_BB_if_else181_i_46:
		next_state = LEGUP_F_pow_BB_if_else181_i_47;
LEGUP_F_pow_BB_if_else181_i_47:
		next_state = LEGUP_F_pow_BB_if_else181_i_48;
LEGUP_F_pow_BB_if_else181_i_48:
		next_state = LEGUP_F_pow_BB_if_else181_i_49;
LEGUP_F_pow_BB_if_else181_i_49:
		next_state = LEGUP_F_pow_BB_if_else181_i_50;
LEGUP_F_pow_BB_if_else181_i_50:
		next_state = LEGUP_F_pow_BB_if_else181_i_51;
LEGUP_F_pow_BB_if_else181_i_51:
		next_state = LEGUP_F_pow_BB_if_else181_i_52;
LEGUP_F_pow_BB_if_else181_i_52:
		next_state = LEGUP_F_pow_BB_if_else181_i_53;
LEGUP_F_pow_BB_if_else181_i_53:
		next_state = LEGUP_F_pow_BB_if_else181_i_54;
LEGUP_F_pow_BB_if_else181_i_54:
		next_state = LEGUP_F_pow_BB_if_else181_i_55;
LEGUP_F_pow_BB_if_else181_i_55:
		next_state = LEGUP_F_pow_BB_if_else181_i_56;
LEGUP_F_pow_BB_if_else181_i_56:
		next_state = LEGUP_F_pow_BB_if_else181_i_57;
LEGUP_F_pow_BB_if_else181_i_57:
		next_state = LEGUP_F_pow_BB_if_else181_i_58;
LEGUP_F_pow_BB_if_else181_i_58:
		next_state = LEGUP_F_pow_BB_if_else181_i_59;
LEGUP_F_pow_BB_if_else181_i_59:
		next_state = LEGUP_F_pow_BB_if_else181_i_60;
LEGUP_F_pow_BB_if_else181_i_60:
		next_state = LEGUP_F_pow_BB_if_else181_i_61;
LEGUP_F_pow_BB_if_else181_i_61:
		next_state = LEGUP_F_pow_BB_if_else181_i_62;
LEGUP_F_pow_BB_if_else181_i_62:
		next_state = LEGUP_F_pow_BB_if_else181_i_63;
LEGUP_F_pow_BB_if_else181_i_63:
		next_state = LEGUP_F_pow_BB_if_else181_i_64;
LEGUP_F_pow_BB_if_else181_i_64:
		next_state = LEGUP_F_pow_BB_if_else181_i_65;
LEGUP_F_pow_BB_if_else181_i_65:
		next_state = LEGUP_F_pow_BB_if_else181_i_66;
LEGUP_F_pow_BB_if_else181_i_66:
		next_state = LEGUP_F_pow_BB_if_else181_i_67;
LEGUP_F_pow_BB_if_else181_i_67:
		next_state = LEGUP_F_pow_BB_if_else181_i_68;
LEGUP_F_pow_BB_if_else181_i_68:
		next_state = LEGUP_F_pow_BB_if_else181_i_69;
LEGUP_F_pow_BB_if_else181_i_69:
		next_state = LEGUP_F_pow_BB_if_else181_i_70;
LEGUP_F_pow_BB_if_else181_i_70:
		next_state = LEGUP_F_pow_BB_if_else181_i_71;
LEGUP_F_pow_BB_if_else181_i_71:
	if ((fsm_stall == 1'd0) && (pow_if_else181_i_cmp340_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then342_i_72;
	else if ((fsm_stall == 1'd0) && (pow_if_else181_i_cmp340_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_else360_i_89;
LEGUP_F_pow_BB_if_else350_i_73:
		next_state = LEGUP_F_pow_BB_if_else350_i_74;
LEGUP_F_pow_BB_if_else350_i_74:
		next_state = LEGUP_F_pow_BB_if_else350_i_75;
LEGUP_F_pow_BB_if_else350_i_75:
		next_state = LEGUP_F_pow_BB_if_else350_i_76;
LEGUP_F_pow_BB_if_else350_i_76:
		next_state = LEGUP_F_pow_BB_if_else350_i_77;
LEGUP_F_pow_BB_if_else350_i_77:
		next_state = LEGUP_F_pow_BB_if_else350_i_78;
LEGUP_F_pow_BB_if_else350_i_78:
		next_state = LEGUP_F_pow_BB_if_else350_i_79;
LEGUP_F_pow_BB_if_else350_i_79:
		next_state = LEGUP_F_pow_BB_if_else350_i_80;
LEGUP_F_pow_BB_if_else350_i_80:
		next_state = LEGUP_F_pow_BB_if_else350_i_81;
LEGUP_F_pow_BB_if_else350_i_81:
		next_state = LEGUP_F_pow_BB_if_else350_i_82;
LEGUP_F_pow_BB_if_else350_i_82:
		next_state = LEGUP_F_pow_BB_if_else350_i_83;
LEGUP_F_pow_BB_if_else350_i_83:
		next_state = LEGUP_F_pow_BB_if_else350_i_84;
LEGUP_F_pow_BB_if_else350_i_84:
		next_state = LEGUP_F_pow_BB_if_else350_i_85;
LEGUP_F_pow_BB_if_else350_i_85:
		next_state = LEGUP_F_pow_BB_if_else350_i_86;
LEGUP_F_pow_BB_if_else350_i_86:
		next_state = LEGUP_F_pow_BB_if_else350_i_87;
LEGUP_F_pow_BB_if_else350_i_87:
		next_state = LEGUP_F_pow_BB_if_else350_i_88;
LEGUP_F_pow_BB_if_else350_i_88:
	if ((fsm_stall == 1'd0) && (pow_if_else350_i_cmp353_i == 1'd1))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
	else if ((fsm_stall == 1'd0) && (pow_if_else350_i_cmp353_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end382_i_106;
LEGUP_F_pow_BB_if_else360_i_89:
	if ((fsm_stall == 1'd0) && (pow_if_else360_i_cmp362_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then364_i_90;
	else if ((fsm_stall == 1'd0) && (pow_if_else360_i_cmp362_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end382_i_106;
LEGUP_F_pow_BB_if_else_i_i_535:
		next_state = LEGUP_function_call_536;
LEGUP_F_pow_BB_if_else_i_i_537:
		next_state = LEGUP_F_pow_BB_if_else_i_i_538;
LEGUP_F_pow_BB_if_else_i_i_538:
		next_state = LEGUP_F_pow_BB_if_else_i_i_539;
LEGUP_F_pow_BB_if_else_i_i_539:
		next_state = LEGUP_F_pow_BB_if_else_i_i_540;
LEGUP_F_pow_BB_if_else_i_i_540:
		next_state = LEGUP_F_pow_BB_if_else_i_i_541;
LEGUP_F_pow_BB_if_else_i_i_541:
		next_state = LEGUP_F_pow_BB_if_else_i_i_542;
LEGUP_F_pow_BB_if_else_i_i_542:
		next_state = LEGUP_F_pow_BB_if_else_i_i_543;
LEGUP_F_pow_BB_if_else_i_i_543:
		next_state = LEGUP_F_pow_BB_if_else_i_i_544;
LEGUP_F_pow_BB_if_else_i_i_544:
		next_state = LEGUP_F_pow_BB_if_else_i_i_545;
LEGUP_F_pow_BB_if_else_i_i_545:
		next_state = LEGUP_F_pow_BB_if_else_i_i_546;
LEGUP_F_pow_BB_if_else_i_i_546:
		next_state = LEGUP_F_pow_BB_if_else_i_i_547;
LEGUP_F_pow_BB_if_else_i_i_547:
		next_state = LEGUP_F_pow_BB_if_else_i_i_548;
LEGUP_F_pow_BB_if_else_i_i_548:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_end16_i_i_486:
	if ((fsm_stall == 1'd0) && (pow_if_end16_i_i_cmp17_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then18_i_i_487;
	else if ((fsm_stall == 1'd0) && (pow_if_end16_i_i_cmp17_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end19_i_i_502;
LEGUP_F_pow_BB_if_end19_i_i_502:
	if ((fsm_stall == 1'd0) && (pow_if_end19_i_i_cmp21_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then22_i_i_503;
	else if ((fsm_stall == 1'd0) && (pow_if_end19_i_i_cmp21_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end24_i_i_517;
LEGUP_F_pow_BB_if_end24_i_4:
	if ((fsm_stall == 1'd0) && (pow_if_end24_i_cmp60_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then61_i_5;
	else if ((fsm_stall == 1'd0) && (pow_if_end24_i_cmp60_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end96_i_27;
LEGUP_F_pow_BB_if_end24_i_i_517:
	if ((fsm_stall == 1'd0) && (pow_if_end24_i_i_cmp25_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_do_body27_i_i_518;
	else if ((fsm_stall == 1'd0) && (pow_if_end24_i_i_cmp25_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end35_i_i_519;
LEGUP_F_pow_BB_if_end35_i_i_519:
	if ((fsm_stall == 1'd0) && (pow_if_end35_i_i_cmp36_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then37_i_i_520;
	else if ((fsm_stall == 1'd0) && (pow_if_end35_i_i_cmp36_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end44_i_i_549;
LEGUP_F_pow_BB_if_end382_i_106:
	if ((fsm_stall == 1'd0) && (pow_if_end382_i_cmp386_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then388_i_107;
	else if ((fsm_stall == 1'd0) && (pow_if_end382_i_cmp386_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end414_i_124;
LEGUP_F_pow_BB_if_end414_i_124:
		next_state = LEGUP_F_pow_BB_if_end414_i_125;
LEGUP_F_pow_BB_if_end414_i_125:
		next_state = LEGUP_F_pow_BB_if_end414_i_126;
LEGUP_F_pow_BB_if_end414_i_126:
		next_state = LEGUP_F_pow_BB_if_end414_i_127;
LEGUP_F_pow_BB_if_end414_i_127:
		next_state = LEGUP_F_pow_BB_if_end414_i_128;
LEGUP_F_pow_BB_if_end414_i_128:
		next_state = LEGUP_F_pow_BB_if_end414_i_129;
LEGUP_F_pow_BB_if_end414_i_129:
		next_state = LEGUP_F_pow_BB_if_end414_i_130;
LEGUP_F_pow_BB_if_end414_i_130:
		next_state = LEGUP_F_pow_BB_if_end414_i_131;
LEGUP_F_pow_BB_if_end414_i_131:
		next_state = LEGUP_F_pow_BB_if_end414_i_132;
LEGUP_F_pow_BB_if_end414_i_132:
		next_state = LEGUP_F_pow_BB_if_end414_i_133;
LEGUP_F_pow_BB_if_end414_i_133:
		next_state = LEGUP_F_pow_BB_if_end414_i_134;
LEGUP_F_pow_BB_if_end414_i_134:
		next_state = LEGUP_F_pow_BB_if_end414_i_135;
LEGUP_F_pow_BB_if_end414_i_135:
		next_state = LEGUP_F_pow_BB_if_end414_i_136;
LEGUP_F_pow_BB_if_end414_i_136:
		next_state = LEGUP_F_pow_BB_if_end414_i_137;
LEGUP_F_pow_BB_if_end414_i_137:
		next_state = LEGUP_F_pow_BB_if_end414_i_138;
LEGUP_F_pow_BB_if_end414_i_138:
		next_state = LEGUP_F_pow_BB_if_end414_i_139;
LEGUP_F_pow_BB_if_end414_i_139:
		next_state = LEGUP_F_pow_BB_if_end414_i_140;
LEGUP_F_pow_BB_if_end414_i_140:
		next_state = LEGUP_F_pow_BB_if_end414_i_141;
LEGUP_F_pow_BB_if_end414_i_141:
		next_state = LEGUP_F_pow_BB_if_end414_i_142;
LEGUP_F_pow_BB_if_end414_i_142:
		next_state = LEGUP_F_pow_BB_if_end414_i_143;
LEGUP_F_pow_BB_if_end414_i_143:
		next_state = LEGUP_F_pow_BB_if_end414_i_144;
LEGUP_F_pow_BB_if_end414_i_144:
		next_state = LEGUP_F_pow_BB_if_end414_i_145;
LEGUP_F_pow_BB_if_end414_i_145:
		next_state = LEGUP_F_pow_BB_if_end414_i_146;
LEGUP_F_pow_BB_if_end414_i_146:
		next_state = LEGUP_F_pow_BB_if_end414_i_147;
LEGUP_F_pow_BB_if_end414_i_147:
		next_state = LEGUP_F_pow_BB_if_end414_i_148;
LEGUP_F_pow_BB_if_end414_i_148:
		next_state = LEGUP_F_pow_BB_if_end414_i_149;
LEGUP_F_pow_BB_if_end414_i_149:
		next_state = LEGUP_F_pow_BB_if_end414_i_150;
LEGUP_F_pow_BB_if_end414_i_150:
		next_state = LEGUP_F_pow_BB_if_end414_i_151;
LEGUP_F_pow_BB_if_end414_i_151:
		next_state = LEGUP_F_pow_BB_if_end414_i_152;
LEGUP_F_pow_BB_if_end414_i_152:
		next_state = LEGUP_F_pow_BB_if_end414_i_153;
LEGUP_F_pow_BB_if_end414_i_153:
		next_state = LEGUP_F_pow_BB_if_end414_i_154;
LEGUP_F_pow_BB_if_end414_i_154:
		next_state = LEGUP_F_pow_BB_if_end414_i_155;
LEGUP_F_pow_BB_if_end414_i_155:
		next_state = LEGUP_F_pow_BB_if_end414_i_156;
LEGUP_F_pow_BB_if_end414_i_156:
		next_state = LEGUP_F_pow_BB_if_end414_i_157;
LEGUP_F_pow_BB_if_end414_i_157:
		next_state = LEGUP_F_pow_BB_if_end414_i_158;
LEGUP_F_pow_BB_if_end414_i_158:
		next_state = LEGUP_F_pow_BB_if_end414_i_159;
LEGUP_F_pow_BB_if_end414_i_159:
		next_state = LEGUP_F_pow_BB_if_end414_i_160;
LEGUP_F_pow_BB_if_end414_i_160:
		next_state = LEGUP_F_pow_BB_if_end414_i_161;
LEGUP_F_pow_BB_if_end414_i_161:
		next_state = LEGUP_F_pow_BB_if_end414_i_162;
LEGUP_F_pow_BB_if_end414_i_162:
		next_state = LEGUP_F_pow_BB_if_end414_i_163;
LEGUP_F_pow_BB_if_end414_i_163:
		next_state = LEGUP_F_pow_BB_if_end414_i_164;
LEGUP_F_pow_BB_if_end414_i_164:
		next_state = LEGUP_F_pow_BB_if_end414_i_165;
LEGUP_F_pow_BB_if_end414_i_165:
		next_state = LEGUP_F_pow_BB_if_end414_i_166;
LEGUP_F_pow_BB_if_end414_i_166:
		next_state = LEGUP_F_pow_BB_if_end414_i_167;
LEGUP_F_pow_BB_if_end414_i_167:
		next_state = LEGUP_F_pow_BB_if_end414_i_168;
LEGUP_F_pow_BB_if_end414_i_168:
		next_state = LEGUP_F_pow_BB_if_end414_i_169;
LEGUP_F_pow_BB_if_end414_i_169:
		next_state = LEGUP_F_pow_BB_if_end414_i_170;
LEGUP_F_pow_BB_if_end414_i_170:
		next_state = LEGUP_F_pow_BB_if_end414_i_171;
LEGUP_F_pow_BB_if_end414_i_171:
		next_state = LEGUP_F_pow_BB_if_end414_i_172;
LEGUP_F_pow_BB_if_end414_i_172:
		next_state = LEGUP_F_pow_BB_if_end414_i_173;
LEGUP_F_pow_BB_if_end414_i_173:
		next_state = LEGUP_F_pow_BB_if_end414_i_174;
LEGUP_F_pow_BB_if_end414_i_174:
		next_state = LEGUP_F_pow_BB_if_end414_i_175;
LEGUP_F_pow_BB_if_end414_i_175:
		next_state = LEGUP_F_pow_BB_if_end414_i_176;
LEGUP_F_pow_BB_if_end414_i_176:
		next_state = LEGUP_F_pow_BB_if_end414_i_177;
LEGUP_F_pow_BB_if_end414_i_177:
		next_state = LEGUP_F_pow_BB_if_end414_i_178;
LEGUP_F_pow_BB_if_end414_i_178:
		next_state = LEGUP_F_pow_BB_if_end414_i_179;
LEGUP_F_pow_BB_if_end414_i_179:
		next_state = LEGUP_F_pow_BB_if_end414_i_180;
LEGUP_F_pow_BB_if_end414_i_180:
		next_state = LEGUP_F_pow_BB_if_end414_i_181;
LEGUP_F_pow_BB_if_end414_i_181:
		next_state = LEGUP_F_pow_BB_if_end414_i_182;
LEGUP_F_pow_BB_if_end414_i_182:
		next_state = LEGUP_F_pow_BB_if_end414_i_183;
LEGUP_F_pow_BB_if_end414_i_183:
		next_state = LEGUP_F_pow_BB_if_end414_i_184;
LEGUP_F_pow_BB_if_end414_i_184:
		next_state = LEGUP_F_pow_BB_if_end414_i_185;
LEGUP_F_pow_BB_if_end414_i_185:
		next_state = LEGUP_F_pow_BB_if_end414_i_186;
LEGUP_F_pow_BB_if_end414_i_186:
		next_state = LEGUP_F_pow_BB_if_end414_i_187;
LEGUP_F_pow_BB_if_end414_i_187:
		next_state = LEGUP_F_pow_BB_if_end414_i_188;
LEGUP_F_pow_BB_if_end414_i_188:
		next_state = LEGUP_F_pow_BB_if_end414_i_189;
LEGUP_F_pow_BB_if_end414_i_189:
		next_state = LEGUP_F_pow_BB_if_end414_i_190;
LEGUP_F_pow_BB_if_end414_i_190:
		next_state = LEGUP_F_pow_BB_if_end414_i_191;
LEGUP_F_pow_BB_if_end414_i_191:
		next_state = LEGUP_F_pow_BB_if_end414_i_192;
LEGUP_F_pow_BB_if_end414_i_192:
		next_state = LEGUP_F_pow_BB_if_end414_i_193;
LEGUP_F_pow_BB_if_end414_i_193:
		next_state = LEGUP_F_pow_BB_if_end414_i_194;
LEGUP_F_pow_BB_if_end414_i_194:
		next_state = LEGUP_F_pow_BB_if_end414_i_195;
LEGUP_F_pow_BB_if_end414_i_195:
		next_state = LEGUP_F_pow_BB_if_end414_i_196;
LEGUP_F_pow_BB_if_end414_i_196:
		next_state = LEGUP_F_pow_BB_if_end414_i_197;
LEGUP_F_pow_BB_if_end414_i_197:
		next_state = LEGUP_F_pow_BB_if_end414_i_198;
LEGUP_F_pow_BB_if_end414_i_198:
		next_state = LEGUP_F_pow_BB_if_end414_i_199;
LEGUP_F_pow_BB_if_end414_i_199:
		next_state = LEGUP_F_pow_BB_if_end414_i_200;
LEGUP_F_pow_BB_if_end414_i_200:
		next_state = LEGUP_F_pow_BB_if_end414_i_201;
LEGUP_F_pow_BB_if_end414_i_201:
		next_state = LEGUP_F_pow_BB_if_end414_i_202;
LEGUP_F_pow_BB_if_end414_i_202:
		next_state = LEGUP_F_pow_BB_if_end414_i_203;
LEGUP_F_pow_BB_if_end414_i_203:
		next_state = LEGUP_F_pow_BB_if_end414_i_204;
LEGUP_F_pow_BB_if_end414_i_204:
		next_state = LEGUP_F_pow_BB_if_end414_i_205;
LEGUP_F_pow_BB_if_end414_i_205:
		next_state = LEGUP_F_pow_BB_if_end414_i_206;
LEGUP_F_pow_BB_if_end414_i_206:
		next_state = LEGUP_F_pow_BB_if_end414_i_207;
LEGUP_F_pow_BB_if_end414_i_207:
		next_state = LEGUP_F_pow_BB_if_end414_i_208;
LEGUP_F_pow_BB_if_end414_i_208:
		next_state = LEGUP_F_pow_BB_if_end414_i_209;
LEGUP_F_pow_BB_if_end414_i_209:
		next_state = LEGUP_F_pow_BB_if_end414_i_210;
LEGUP_F_pow_BB_if_end414_i_210:
		next_state = LEGUP_F_pow_BB_if_end414_i_211;
LEGUP_F_pow_BB_if_end414_i_211:
		next_state = LEGUP_F_pow_BB_if_end414_i_212;
LEGUP_F_pow_BB_if_end414_i_212:
		next_state = LEGUP_F_pow_BB_if_end414_i_213;
LEGUP_F_pow_BB_if_end414_i_213:
		next_state = LEGUP_F_pow_BB_if_end414_i_214;
LEGUP_F_pow_BB_if_end414_i_214:
		next_state = LEGUP_F_pow_BB_if_end414_i_215;
LEGUP_F_pow_BB_if_end414_i_215:
		next_state = LEGUP_F_pow_BB_if_end414_i_216;
LEGUP_F_pow_BB_if_end414_i_216:
		next_state = LEGUP_F_pow_BB_if_end414_i_217;
LEGUP_F_pow_BB_if_end414_i_217:
		next_state = LEGUP_F_pow_BB_if_end414_i_218;
LEGUP_F_pow_BB_if_end414_i_218:
		next_state = LEGUP_F_pow_BB_if_end414_i_219;
LEGUP_F_pow_BB_if_end414_i_219:
		next_state = LEGUP_F_pow_BB_if_end414_i_220;
LEGUP_F_pow_BB_if_end414_i_220:
		next_state = LEGUP_F_pow_BB_if_end414_i_221;
LEGUP_F_pow_BB_if_end414_i_221:
		next_state = LEGUP_F_pow_BB_if_end414_i_222;
LEGUP_F_pow_BB_if_end414_i_222:
		next_state = LEGUP_F_pow_BB_if_end414_i_223;
LEGUP_F_pow_BB_if_end414_i_223:
		next_state = LEGUP_F_pow_BB_if_end414_i_224;
LEGUP_F_pow_BB_if_end414_i_224:
		next_state = LEGUP_F_pow_BB_if_end414_i_225;
LEGUP_F_pow_BB_if_end414_i_225:
		next_state = LEGUP_F_pow_BB_if_end414_i_226;
LEGUP_F_pow_BB_if_end414_i_226:
		next_state = LEGUP_F_pow_BB_if_end414_i_227;
LEGUP_F_pow_BB_if_end414_i_227:
		next_state = LEGUP_F_pow_BB_if_end414_i_228;
LEGUP_F_pow_BB_if_end414_i_228:
		next_state = LEGUP_F_pow_BB_if_end414_i_229;
LEGUP_F_pow_BB_if_end414_i_229:
		next_state = LEGUP_F_pow_BB_if_end414_i_230;
LEGUP_F_pow_BB_if_end414_i_230:
		next_state = LEGUP_F_pow_BB_if_end414_i_231;
LEGUP_F_pow_BB_if_end414_i_231:
		next_state = LEGUP_F_pow_BB_if_end414_i_232;
LEGUP_F_pow_BB_if_end414_i_232:
		next_state = LEGUP_F_pow_BB_if_end414_i_233;
LEGUP_F_pow_BB_if_end414_i_233:
		next_state = LEGUP_F_pow_BB_if_end414_i_234;
LEGUP_F_pow_BB_if_end414_i_234:
		next_state = LEGUP_F_pow_BB_if_end414_i_235;
LEGUP_F_pow_BB_if_end414_i_235:
		next_state = LEGUP_F_pow_BB_if_end414_i_236;
LEGUP_F_pow_BB_if_end414_i_236:
		next_state = LEGUP_F_pow_BB_if_end414_i_237;
LEGUP_F_pow_BB_if_end414_i_237:
		next_state = LEGUP_F_pow_BB_if_end414_i_238;
LEGUP_F_pow_BB_if_end414_i_238:
		next_state = LEGUP_F_pow_BB_if_end414_i_239;
LEGUP_F_pow_BB_if_end414_i_239:
		next_state = LEGUP_F_pow_BB_if_end414_i_240;
LEGUP_F_pow_BB_if_end414_i_240:
		next_state = LEGUP_F_pow_BB_if_end414_i_241;
LEGUP_F_pow_BB_if_end414_i_241:
		next_state = LEGUP_F_pow_BB_if_end414_i_242;
LEGUP_F_pow_BB_if_end414_i_242:
		next_state = LEGUP_F_pow_BB_if_end414_i_243;
LEGUP_F_pow_BB_if_end414_i_243:
		next_state = LEGUP_F_pow_BB_if_end414_i_244;
LEGUP_F_pow_BB_if_end414_i_244:
		next_state = LEGUP_F_pow_BB_if_end414_i_245;
LEGUP_F_pow_BB_if_end414_i_245:
		next_state = LEGUP_F_pow_BB_if_end414_i_246;
LEGUP_F_pow_BB_if_end414_i_246:
		next_state = LEGUP_F_pow_BB_if_end414_i_247;
LEGUP_F_pow_BB_if_end414_i_247:
		next_state = LEGUP_F_pow_BB_if_end414_i_248;
LEGUP_F_pow_BB_if_end414_i_248:
		next_state = LEGUP_F_pow_BB_if_end414_i_249;
LEGUP_F_pow_BB_if_end414_i_249:
		next_state = LEGUP_F_pow_BB_if_end414_i_250;
LEGUP_F_pow_BB_if_end414_i_250:
		next_state = LEGUP_F_pow_BB_if_end414_i_251;
LEGUP_F_pow_BB_if_end414_i_251:
		next_state = LEGUP_F_pow_BB_if_end414_i_252;
LEGUP_F_pow_BB_if_end414_i_252:
		next_state = LEGUP_F_pow_BB_if_end414_i_253;
LEGUP_F_pow_BB_if_end414_i_253:
		next_state = LEGUP_F_pow_BB_if_end414_i_254;
LEGUP_F_pow_BB_if_end414_i_254:
		next_state = LEGUP_F_pow_BB_if_end414_i_255;
LEGUP_F_pow_BB_if_end414_i_255:
		next_state = LEGUP_F_pow_BB_if_end414_i_256;
LEGUP_F_pow_BB_if_end414_i_256:
		next_state = LEGUP_F_pow_BB_if_end414_i_257;
LEGUP_F_pow_BB_if_end414_i_257:
		next_state = LEGUP_F_pow_BB_if_end414_i_258;
LEGUP_F_pow_BB_if_end414_i_258:
		next_state = LEGUP_F_pow_BB_if_end414_i_259;
LEGUP_F_pow_BB_if_end414_i_259:
		next_state = LEGUP_F_pow_BB_if_end414_i_260;
LEGUP_F_pow_BB_if_end414_i_260:
		next_state = LEGUP_F_pow_BB_if_end414_i_261;
LEGUP_F_pow_BB_if_end414_i_261:
		next_state = LEGUP_F_pow_BB_if_end414_i_262;
LEGUP_F_pow_BB_if_end414_i_262:
		next_state = LEGUP_F_pow_BB_if_end414_i_263;
LEGUP_F_pow_BB_if_end414_i_263:
		next_state = LEGUP_F_pow_BB_if_end414_i_264;
LEGUP_F_pow_BB_if_end414_i_264:
		next_state = LEGUP_F_pow_BB_if_end414_i_265;
LEGUP_F_pow_BB_if_end414_i_265:
		next_state = LEGUP_F_pow_BB_if_end414_i_266;
LEGUP_F_pow_BB_if_end414_i_266:
		next_state = LEGUP_F_pow_BB_if_end414_i_267;
LEGUP_F_pow_BB_if_end414_i_267:
		next_state = LEGUP_F_pow_BB_if_end414_i_268;
LEGUP_F_pow_BB_if_end414_i_268:
		next_state = LEGUP_F_pow_BB_if_end414_i_269;
LEGUP_F_pow_BB_if_end414_i_269:
		next_state = LEGUP_F_pow_BB_if_end414_i_270;
LEGUP_F_pow_BB_if_end414_i_270:
		next_state = LEGUP_F_pow_BB_if_end414_i_271;
LEGUP_F_pow_BB_if_end414_i_271:
		next_state = LEGUP_F_pow_BB_if_end414_i_272;
LEGUP_F_pow_BB_if_end414_i_272:
		next_state = LEGUP_F_pow_BB_if_end414_i_273;
LEGUP_F_pow_BB_if_end414_i_273:
		next_state = LEGUP_F_pow_BB_if_end414_i_274;
LEGUP_F_pow_BB_if_end414_i_274:
		next_state = LEGUP_F_pow_BB_if_end414_i_275;
LEGUP_F_pow_BB_if_end414_i_275:
		next_state = LEGUP_F_pow_BB_if_end414_i_276;
LEGUP_F_pow_BB_if_end414_i_276:
		next_state = LEGUP_F_pow_BB_if_end414_i_277;
LEGUP_F_pow_BB_if_end414_i_277:
		next_state = LEGUP_F_pow_BB_if_end414_i_278;
LEGUP_F_pow_BB_if_end414_i_278:
		next_state = LEGUP_F_pow_BB_if_end414_i_279;
LEGUP_F_pow_BB_if_end414_i_279:
		next_state = LEGUP_F_pow_BB_if_end414_i_280;
LEGUP_F_pow_BB_if_end414_i_280:
		next_state = LEGUP_F_pow_BB_if_end414_i_281;
LEGUP_F_pow_BB_if_end414_i_281:
		next_state = LEGUP_F_pow_BB_if_end414_i_282;
LEGUP_F_pow_BB_if_end414_i_282:
		next_state = LEGUP_F_pow_BB_if_end414_i_283;
LEGUP_F_pow_BB_if_end414_i_283:
		next_state = LEGUP_F_pow_BB_if_end414_i_284;
LEGUP_F_pow_BB_if_end414_i_284:
		next_state = LEGUP_F_pow_BB_if_end414_i_285;
LEGUP_F_pow_BB_if_end414_i_285:
		next_state = LEGUP_F_pow_BB_if_end414_i_286;
LEGUP_F_pow_BB_if_end414_i_286:
		next_state = LEGUP_F_pow_BB_if_end414_i_287;
LEGUP_F_pow_BB_if_end414_i_287:
		next_state = LEGUP_F_pow_BB_if_end414_i_288;
LEGUP_F_pow_BB_if_end414_i_288:
		next_state = LEGUP_F_pow_BB_if_end414_i_289;
LEGUP_F_pow_BB_if_end414_i_289:
		next_state = LEGUP_F_pow_BB_if_end414_i_290;
LEGUP_F_pow_BB_if_end414_i_290:
		next_state = LEGUP_F_pow_BB_if_end414_i_291;
LEGUP_F_pow_BB_if_end414_i_291:
		next_state = LEGUP_F_pow_BB_if_end414_i_292;
LEGUP_F_pow_BB_if_end414_i_292:
		next_state = LEGUP_F_pow_BB_if_end414_i_293;
LEGUP_F_pow_BB_if_end414_i_293:
		next_state = LEGUP_F_pow_BB_if_end414_i_294;
LEGUP_F_pow_BB_if_end414_i_294:
		next_state = LEGUP_F_pow_BB_if_end414_i_295;
LEGUP_F_pow_BB_if_end414_i_295:
		next_state = LEGUP_F_pow_BB_if_end414_i_296;
LEGUP_F_pow_BB_if_end414_i_296:
		next_state = LEGUP_F_pow_BB_if_end414_i_297;
LEGUP_F_pow_BB_if_end414_i_297:
		next_state = LEGUP_F_pow_BB_if_end414_i_298;
LEGUP_F_pow_BB_if_end414_i_298:
		next_state = LEGUP_F_pow_BB_if_end414_i_299;
LEGUP_F_pow_BB_if_end414_i_299:
		next_state = LEGUP_F_pow_BB_if_end414_i_300;
LEGUP_F_pow_BB_if_end414_i_300:
		next_state = LEGUP_F_pow_BB_if_end414_i_301;
LEGUP_F_pow_BB_if_end414_i_301:
		next_state = LEGUP_F_pow_BB_if_end414_i_302;
LEGUP_F_pow_BB_if_end414_i_302:
		next_state = LEGUP_F_pow_BB_if_end414_i_303;
LEGUP_F_pow_BB_if_end414_i_303:
		next_state = LEGUP_F_pow_BB_if_end414_i_304;
LEGUP_F_pow_BB_if_end414_i_304:
		next_state = LEGUP_F_pow_BB_if_end414_i_305;
LEGUP_F_pow_BB_if_end414_i_305:
		next_state = LEGUP_F_pow_BB_if_end414_i_306;
LEGUP_F_pow_BB_if_end414_i_306:
		next_state = LEGUP_F_pow_BB_if_end414_i_307;
LEGUP_F_pow_BB_if_end414_i_307:
		next_state = LEGUP_F_pow_BB_if_end414_i_308;
LEGUP_F_pow_BB_if_end414_i_308:
		next_state = LEGUP_F_pow_BB_if_end414_i_309;
LEGUP_F_pow_BB_if_end414_i_309:
		next_state = LEGUP_F_pow_BB_if_end414_i_310;
LEGUP_F_pow_BB_if_end414_i_310:
		next_state = LEGUP_F_pow_BB_if_end414_i_311;
LEGUP_F_pow_BB_if_end414_i_311:
		next_state = LEGUP_F_pow_BB_if_end414_i_312;
LEGUP_F_pow_BB_if_end414_i_312:
		next_state = LEGUP_F_pow_BB_if_end414_i_313;
LEGUP_F_pow_BB_if_end414_i_313:
		next_state = LEGUP_F_pow_BB_if_end414_i_314;
LEGUP_F_pow_BB_if_end414_i_314:
		next_state = LEGUP_F_pow_BB_if_end414_i_315;
LEGUP_F_pow_BB_if_end414_i_315:
		next_state = LEGUP_F_pow_BB_if_end414_i_316;
LEGUP_F_pow_BB_if_end414_i_316:
		next_state = LEGUP_F_pow_BB_if_end414_i_317;
LEGUP_F_pow_BB_if_end414_i_317:
		next_state = LEGUP_F_pow_BB_if_end414_i_318;
LEGUP_F_pow_BB_if_end414_i_318:
		next_state = LEGUP_F_pow_BB_if_end414_i_319;
LEGUP_F_pow_BB_if_end414_i_319:
		next_state = LEGUP_F_pow_BB_if_end414_i_320;
LEGUP_F_pow_BB_if_end414_i_320:
		next_state = LEGUP_F_pow_BB_if_end414_i_321;
LEGUP_F_pow_BB_if_end414_i_321:
		next_state = LEGUP_F_pow_BB_if_end414_i_322;
LEGUP_F_pow_BB_if_end414_i_322:
		next_state = LEGUP_F_pow_BB_if_end414_i_323;
LEGUP_F_pow_BB_if_end414_i_323:
		next_state = LEGUP_F_pow_BB_if_end414_i_324;
LEGUP_F_pow_BB_if_end414_i_324:
		next_state = LEGUP_F_pow_BB_if_end414_i_325;
LEGUP_F_pow_BB_if_end414_i_325:
		next_state = LEGUP_F_pow_BB_if_end414_i_326;
LEGUP_F_pow_BB_if_end414_i_326:
		next_state = LEGUP_F_pow_BB_if_end414_i_327;
LEGUP_F_pow_BB_if_end414_i_327:
		next_state = LEGUP_F_pow_BB_if_end414_i_328;
LEGUP_F_pow_BB_if_end414_i_328:
		next_state = LEGUP_F_pow_BB_if_end414_i_329;
LEGUP_F_pow_BB_if_end414_i_329:
		next_state = LEGUP_F_pow_BB_if_end414_i_330;
LEGUP_F_pow_BB_if_end414_i_330:
		next_state = LEGUP_F_pow_BB_if_end414_i_331;
LEGUP_F_pow_BB_if_end414_i_331:
		next_state = LEGUP_F_pow_BB_if_end414_i_332;
LEGUP_F_pow_BB_if_end414_i_332:
		next_state = LEGUP_F_pow_BB_if_end414_i_333;
LEGUP_F_pow_BB_if_end414_i_333:
		next_state = LEGUP_F_pow_BB_if_end414_i_334;
LEGUP_F_pow_BB_if_end414_i_334:
		next_state = LEGUP_F_pow_BB_if_end414_i_335;
LEGUP_F_pow_BB_if_end414_i_335:
		next_state = LEGUP_F_pow_BB_if_end414_i_336;
LEGUP_F_pow_BB_if_end414_i_336:
		next_state = LEGUP_F_pow_BB_if_end414_i_337;
LEGUP_F_pow_BB_if_end414_i_337:
		next_state = LEGUP_F_pow_BB_if_end414_i_338;
LEGUP_F_pow_BB_if_end414_i_338:
		next_state = LEGUP_F_pow_BB_if_end414_i_339;
LEGUP_F_pow_BB_if_end414_i_339:
		next_state = LEGUP_F_pow_BB_if_end414_i_340;
LEGUP_F_pow_BB_if_end414_i_340:
		next_state = LEGUP_F_pow_BB_if_end414_i_341;
LEGUP_F_pow_BB_if_end414_i_341:
		next_state = LEGUP_F_pow_BB_if_end414_i_342;
LEGUP_F_pow_BB_if_end414_i_342:
		next_state = LEGUP_F_pow_BB_if_end414_i_343;
LEGUP_F_pow_BB_if_end414_i_343:
		next_state = LEGUP_F_pow_BB_if_end414_i_344;
LEGUP_F_pow_BB_if_end414_i_344:
		next_state = LEGUP_F_pow_BB_if_end414_i_345;
LEGUP_F_pow_BB_if_end414_i_345:
		next_state = LEGUP_F_pow_BB_if_end414_i_346;
LEGUP_F_pow_BB_if_end414_i_346:
		next_state = LEGUP_F_pow_BB_if_end414_i_347;
LEGUP_F_pow_BB_if_end414_i_347:
		next_state = LEGUP_F_pow_BB_if_end414_i_348;
LEGUP_F_pow_BB_if_end414_i_348:
		next_state = LEGUP_F_pow_BB_if_end414_i_349;
LEGUP_F_pow_BB_if_end414_i_349:
		next_state = LEGUP_F_pow_BB_if_end414_i_350;
LEGUP_F_pow_BB_if_end414_i_350:
		next_state = LEGUP_F_pow_BB_if_end414_i_351;
LEGUP_F_pow_BB_if_end414_i_351:
		next_state = LEGUP_F_pow_BB_if_end414_i_352;
LEGUP_F_pow_BB_if_end414_i_352:
		next_state = LEGUP_F_pow_BB_if_end414_i_353;
LEGUP_F_pow_BB_if_end414_i_353:
		next_state = LEGUP_F_pow_BB_if_end414_i_354;
LEGUP_F_pow_BB_if_end414_i_354:
		next_state = LEGUP_F_pow_BB_if_end414_i_355;
LEGUP_F_pow_BB_if_end414_i_355:
		next_state = LEGUP_F_pow_BB_if_end414_i_356;
LEGUP_F_pow_BB_if_end414_i_356:
		next_state = LEGUP_F_pow_BB_if_end414_i_357;
LEGUP_F_pow_BB_if_end414_i_357:
		next_state = LEGUP_F_pow_BB_if_end414_i_358;
LEGUP_F_pow_BB_if_end414_i_358:
		next_state = LEGUP_F_pow_BB_if_end414_i_359;
LEGUP_F_pow_BB_if_end414_i_359:
		next_state = LEGUP_F_pow_BB_if_end414_i_360;
LEGUP_F_pow_BB_if_end414_i_360:
		next_state = LEGUP_F_pow_BB_if_end414_i_361;
LEGUP_F_pow_BB_if_end414_i_361:
		next_state = LEGUP_F_pow_BB_if_end414_i_362;
LEGUP_F_pow_BB_if_end414_i_362:
		next_state = LEGUP_F_pow_BB_if_end414_i_363;
LEGUP_F_pow_BB_if_end414_i_363:
		next_state = LEGUP_F_pow_BB_if_end414_i_364;
LEGUP_F_pow_BB_if_end414_i_364:
		next_state = LEGUP_F_pow_BB_if_end414_i_365;
LEGUP_F_pow_BB_if_end414_i_365:
		next_state = LEGUP_F_pow_BB_if_end414_i_366;
LEGUP_F_pow_BB_if_end414_i_366:
		next_state = LEGUP_F_pow_BB_if_end414_i_367;
LEGUP_F_pow_BB_if_end414_i_367:
		next_state = LEGUP_F_pow_BB_if_end414_i_368;
LEGUP_F_pow_BB_if_end414_i_368:
		next_state = LEGUP_F_pow_BB_if_end414_i_369;
LEGUP_F_pow_BB_if_end414_i_369:
		next_state = LEGUP_F_pow_BB_if_end414_i_370;
LEGUP_F_pow_BB_if_end414_i_370:
		next_state = LEGUP_F_pow_BB_if_end414_i_371;
LEGUP_F_pow_BB_if_end414_i_371:
		next_state = LEGUP_F_pow_BB_if_end414_i_372;
LEGUP_F_pow_BB_if_end414_i_372:
		next_state = LEGUP_F_pow_BB_if_end414_i_373;
LEGUP_F_pow_BB_if_end414_i_373:
		next_state = LEGUP_F_pow_BB_if_end414_i_374;
LEGUP_F_pow_BB_if_end414_i_374:
		next_state = LEGUP_F_pow_BB_if_end414_i_375;
LEGUP_F_pow_BB_if_end414_i_375:
		next_state = LEGUP_F_pow_BB_if_end414_i_376;
LEGUP_F_pow_BB_if_end414_i_376:
		next_state = LEGUP_F_pow_BB_if_end414_i_377;
LEGUP_F_pow_BB_if_end414_i_377:
		next_state = LEGUP_F_pow_BB_if_end414_i_378;
LEGUP_F_pow_BB_if_end414_i_378:
		next_state = LEGUP_F_pow_BB_if_end414_i_379;
LEGUP_F_pow_BB_if_end414_i_379:
		next_state = LEGUP_F_pow_BB_if_end414_i_380;
LEGUP_F_pow_BB_if_end414_i_380:
		next_state = LEGUP_F_pow_BB_if_end414_i_381;
LEGUP_F_pow_BB_if_end414_i_381:
		next_state = LEGUP_F_pow_BB_if_end414_i_382;
LEGUP_F_pow_BB_if_end414_i_382:
		next_state = LEGUP_F_pow_BB_if_end414_i_383;
LEGUP_F_pow_BB_if_end414_i_383:
		next_state = LEGUP_F_pow_BB_if_end414_i_384;
LEGUP_F_pow_BB_if_end414_i_384:
		next_state = LEGUP_F_pow_BB_if_end414_i_385;
LEGUP_F_pow_BB_if_end414_i_385:
		next_state = LEGUP_F_pow_BB_if_end414_i_386;
LEGUP_F_pow_BB_if_end414_i_386:
		next_state = LEGUP_F_pow_BB_if_end414_i_387;
LEGUP_F_pow_BB_if_end414_i_387:
		next_state = LEGUP_F_pow_BB_if_end414_i_388;
LEGUP_F_pow_BB_if_end414_i_388:
		next_state = LEGUP_F_pow_BB_if_end414_i_389;
LEGUP_F_pow_BB_if_end414_i_389:
		next_state = LEGUP_F_pow_BB_if_end414_i_390;
LEGUP_F_pow_BB_if_end414_i_390:
		next_state = LEGUP_F_pow_BB_if_end414_i_391;
LEGUP_F_pow_BB_if_end414_i_391:
		next_state = LEGUP_F_pow_BB_if_end414_i_392;
LEGUP_F_pow_BB_if_end414_i_392:
		next_state = LEGUP_F_pow_BB_if_end414_i_393;
LEGUP_F_pow_BB_if_end414_i_393:
		next_state = LEGUP_F_pow_BB_if_end414_i_394;
LEGUP_F_pow_BB_if_end414_i_394:
		next_state = LEGUP_F_pow_BB_if_end414_i_395;
LEGUP_F_pow_BB_if_end414_i_395:
		next_state = LEGUP_F_pow_BB_if_end414_i_396;
LEGUP_F_pow_BB_if_end414_i_396:
		next_state = LEGUP_F_pow_BB_if_end414_i_397;
LEGUP_F_pow_BB_if_end414_i_397:
		next_state = LEGUP_F_pow_BB_if_end414_i_398;
LEGUP_F_pow_BB_if_end414_i_398:
		next_state = LEGUP_F_pow_BB_if_end414_i_399;
LEGUP_F_pow_BB_if_end414_i_399:
		next_state = LEGUP_F_pow_BB_if_end414_i_400;
LEGUP_F_pow_BB_if_end414_i_400:
		next_state = LEGUP_F_pow_BB_if_end414_i_401;
LEGUP_F_pow_BB_if_end414_i_401:
		next_state = LEGUP_F_pow_BB_if_end414_i_402;
LEGUP_F_pow_BB_if_end414_i_402:
		next_state = LEGUP_F_pow_BB_if_end414_i_403;
LEGUP_F_pow_BB_if_end414_i_403:
		next_state = LEGUP_F_pow_BB_if_end414_i_404;
LEGUP_F_pow_BB_if_end414_i_404:
		next_state = LEGUP_F_pow_BB_if_end414_i_405;
LEGUP_F_pow_BB_if_end414_i_405:
		next_state = LEGUP_F_pow_BB_if_end414_i_406;
LEGUP_F_pow_BB_if_end414_i_406:
		next_state = LEGUP_F_pow_BB_if_end414_i_407;
LEGUP_F_pow_BB_if_end414_i_407:
		next_state = LEGUP_F_pow_BB_if_end414_i_408;
LEGUP_F_pow_BB_if_end414_i_408:
		next_state = LEGUP_F_pow_BB_if_end414_i_409;
LEGUP_F_pow_BB_if_end414_i_409:
		next_state = LEGUP_F_pow_BB_if_end414_i_410;
LEGUP_F_pow_BB_if_end414_i_410:
		next_state = LEGUP_F_pow_BB_if_end414_i_411;
LEGUP_F_pow_BB_if_end414_i_411:
		next_state = LEGUP_F_pow_BB_if_end414_i_412;
LEGUP_F_pow_BB_if_end414_i_412:
		next_state = LEGUP_F_pow_BB_if_end414_i_413;
LEGUP_F_pow_BB_if_end414_i_413:
		next_state = LEGUP_F_pow_BB_if_end414_i_414;
LEGUP_F_pow_BB_if_end414_i_414:
		next_state = LEGUP_F_pow_BB_if_end414_i_415;
LEGUP_F_pow_BB_if_end414_i_415:
		next_state = LEGUP_F_pow_BB_if_end414_i_416;
LEGUP_F_pow_BB_if_end414_i_416:
		next_state = LEGUP_F_pow_BB_if_end414_i_417;
LEGUP_F_pow_BB_if_end414_i_417:
		next_state = LEGUP_F_pow_BB_if_end414_i_418;
LEGUP_F_pow_BB_if_end414_i_418:
		next_state = LEGUP_F_pow_BB_if_end414_i_419;
LEGUP_F_pow_BB_if_end414_i_419:
		next_state = LEGUP_F_pow_BB_if_end414_i_420;
LEGUP_F_pow_BB_if_end414_i_420:
		next_state = LEGUP_F_pow_BB_if_end414_i_421;
LEGUP_F_pow_BB_if_end414_i_421:
		next_state = LEGUP_F_pow_BB_if_end414_i_422;
LEGUP_F_pow_BB_if_end414_i_422:
		next_state = LEGUP_F_pow_BB_if_end414_i_423;
LEGUP_F_pow_BB_if_end414_i_423:
		next_state = LEGUP_F_pow_BB_if_end414_i_424;
LEGUP_F_pow_BB_if_end414_i_424:
		next_state = LEGUP_F_pow_BB_if_end414_i_425;
LEGUP_F_pow_BB_if_end414_i_425:
		next_state = LEGUP_F_pow_BB_if_end414_i_426;
LEGUP_F_pow_BB_if_end414_i_426:
		next_state = LEGUP_F_pow_BB_if_end414_i_427;
LEGUP_F_pow_BB_if_end414_i_427:
		next_state = LEGUP_F_pow_BB_if_end414_i_428;
LEGUP_F_pow_BB_if_end414_i_428:
		next_state = LEGUP_F_pow_BB_if_end414_i_429;
LEGUP_F_pow_BB_if_end414_i_429:
		next_state = LEGUP_F_pow_BB_if_end414_i_430;
LEGUP_F_pow_BB_if_end414_i_430:
		next_state = LEGUP_F_pow_BB_if_end414_i_431;
LEGUP_F_pow_BB_if_end414_i_431:
		next_state = LEGUP_F_pow_BB_if_end414_i_432;
LEGUP_F_pow_BB_if_end414_i_432:
		next_state = LEGUP_F_pow_BB_if_end414_i_433;
LEGUP_F_pow_BB_if_end414_i_433:
		next_state = LEGUP_F_pow_BB_if_end414_i_434;
LEGUP_F_pow_BB_if_end414_i_434:
		next_state = LEGUP_F_pow_BB_if_end414_i_435;
LEGUP_F_pow_BB_if_end414_i_435:
		next_state = LEGUP_F_pow_BB_if_end414_i_436;
LEGUP_F_pow_BB_if_end414_i_436:
		next_state = LEGUP_F_pow_BB_if_end414_i_437;
LEGUP_F_pow_BB_if_end414_i_437:
		next_state = LEGUP_F_pow_BB_if_end414_i_438;
LEGUP_F_pow_BB_if_end414_i_438:
		next_state = LEGUP_F_pow_BB_if_end414_i_439;
LEGUP_F_pow_BB_if_end414_i_439:
		next_state = LEGUP_F_pow_BB_if_end414_i_440;
LEGUP_F_pow_BB_if_end414_i_440:
		next_state = LEGUP_F_pow_BB_if_end414_i_441;
LEGUP_F_pow_BB_if_end414_i_441:
		next_state = LEGUP_F_pow_BB_if_end414_i_442;
LEGUP_F_pow_BB_if_end414_i_442:
		next_state = LEGUP_F_pow_BB_if_end414_i_443;
LEGUP_F_pow_BB_if_end414_i_443:
		next_state = LEGUP_F_pow_BB_if_end414_i_444;
LEGUP_F_pow_BB_if_end414_i_444:
		next_state = LEGUP_F_pow_BB_if_end414_i_445;
LEGUP_F_pow_BB_if_end414_i_445:
		next_state = LEGUP_F_pow_BB_if_end414_i_446;
LEGUP_F_pow_BB_if_end414_i_446:
		next_state = LEGUP_F_pow_BB_if_end414_i_447;
LEGUP_F_pow_BB_if_end414_i_447:
		next_state = LEGUP_F_pow_BB_if_end414_i_448;
LEGUP_F_pow_BB_if_end414_i_448:
		next_state = LEGUP_F_pow_BB_if_end414_i_449;
LEGUP_F_pow_BB_if_end414_i_449:
		next_state = LEGUP_F_pow_BB_if_end414_i_450;
LEGUP_F_pow_BB_if_end414_i_450:
		next_state = LEGUP_F_pow_BB_if_end414_i_451;
LEGUP_F_pow_BB_if_end414_i_451:
		next_state = LEGUP_F_pow_BB_if_end414_i_452;
LEGUP_F_pow_BB_if_end414_i_452:
		next_state = LEGUP_F_pow_BB_if_end414_i_453;
LEGUP_F_pow_BB_if_end414_i_453:
		next_state = LEGUP_F_pow_BB_if_end414_i_454;
LEGUP_F_pow_BB_if_end414_i_454:
		next_state = LEGUP_F_pow_BB_if_end414_i_455;
LEGUP_F_pow_BB_if_end414_i_455:
		next_state = LEGUP_F_pow_BB_if_end414_i_456;
LEGUP_F_pow_BB_if_end414_i_456:
		next_state = LEGUP_F_pow_BB_if_end414_i_457;
LEGUP_F_pow_BB_if_end414_i_457:
		next_state = LEGUP_F_pow_BB_if_end414_i_458;
LEGUP_F_pow_BB_if_end414_i_458:
		next_state = LEGUP_F_pow_BB_if_end414_i_459;
LEGUP_F_pow_BB_if_end414_i_459:
	if ((fsm_stall == 1'd0) && (pow_if_end414_i_cmp460_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then462_i_460;
	else if ((fsm_stall == 1'd0) && (pow_if_end414_i_cmp460_i == 1'd0))
		next_state = LEGUP_F_pow_BB_do_body465_i_561;
LEGUP_F_pow_BB_if_end44_i_i_549:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_550;
LEGUP_F_pow_BB_if_end44_i_i_550:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_551;
LEGUP_F_pow_BB_if_end44_i_i_551:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_552;
LEGUP_F_pow_BB_if_end44_i_i_552:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_553;
LEGUP_F_pow_BB_if_end44_i_i_553:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_554;
LEGUP_F_pow_BB_if_end44_i_i_554:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_555;
LEGUP_F_pow_BB_if_end44_i_i_555:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_556;
LEGUP_F_pow_BB_if_end44_i_i_556:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_557;
LEGUP_F_pow_BB_if_end44_i_i_557:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_558;
LEGUP_F_pow_BB_if_end44_i_i_558:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_559;
LEGUP_F_pow_BB_if_end44_i_i_559:
		next_state = LEGUP_F_pow_BB_if_end44_i_i_560;
LEGUP_F_pow_BB_if_end44_i_i_560:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_end55_i_i_15:
	if ((fsm_stall == 1'd0) && (pow_if_end55_i_i_exitcond1 == 1'd1))
		next_state = LEGUP_F_pow_BB_while_body65_i_i_preheader_16;
	else if ((fsm_stall == 1'd0) && (pow_if_end55_i_i_exitcond1 == 1'd0))
		next_state = LEGUP_F_pow_BB_while_body48_i_i_13;
LEGUP_F_pow_BB_if_end79_i_7:
	if ((fsm_stall == 1'd0) && (pow_if_end79_i_cmp80_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then81_i_8;
	else if ((fsm_stall == 1'd0) && (pow_if_end79_i_cmp80_i == 1'd0))
		next_state = LEGUP_F_pow_BB_NodeBlock_9;
LEGUP_F_pow_BB_if_end87_i_i_21:
	if ((fsm_stall == 1'd0) && (pow_if_end87_i_i_exitcond == 1'd1))
		next_state = LEGUP_F_pow_BB_while_end94_i_i_22;
	else if ((fsm_stall == 1'd0) && (pow_if_end87_i_i_exitcond == 1'd0))
		next_state = LEGUP_F_pow_BB_while_body65_i_i_17;
LEGUP_F_pow_BB_if_end96_i_27:
	if ((fsm_stall == 1'd0) && (pow_if_end96_i_cmp137_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then138_i_28;
	else if ((fsm_stall == 1'd0) && (pow_if_end96_i_cmp137_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_else181_i_29;
LEGUP_F_pow_BB_if_end_i_2:
	if ((fsm_stall == 1'd0) && (pow_if_end_i_cmp15_i == 1'd1))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
	else if ((fsm_stall == 1'd0) && (pow_if_end_i_cmp15_i == 1'd0))
		next_state = LEGUP_F_pow_BB_lor_lhs_false16_i_3;
LEGUP_F_pow_BB_if_end_i_i_462:
		next_state = LEGUP_F_pow_BB_if_end_i_i_463;
LEGUP_F_pow_BB_if_end_i_i_463:
		next_state = LEGUP_F_pow_BB_if_end_i_i_464;
LEGUP_F_pow_BB_if_end_i_i_464:
		next_state = LEGUP_F_pow_BB_if_end_i_i_465;
LEGUP_F_pow_BB_if_end_i_i_465:
		next_state = LEGUP_F_pow_BB_if_end_i_i_466;
LEGUP_F_pow_BB_if_end_i_i_466:
		next_state = LEGUP_F_pow_BB_if_end_i_i_467;
LEGUP_F_pow_BB_if_end_i_i_467:
		next_state = LEGUP_F_pow_BB_if_end_i_i_468;
LEGUP_F_pow_BB_if_end_i_i_468:
		next_state = LEGUP_F_pow_BB_if_end_i_i_469;
LEGUP_F_pow_BB_if_end_i_i_469:
		next_state = LEGUP_F_pow_BB_if_end_i_i_470;
LEGUP_F_pow_BB_if_end_i_i_470:
		next_state = LEGUP_F_pow_BB_if_end_i_i_471;
LEGUP_F_pow_BB_if_end_i_i_471:
		next_state = LEGUP_F_pow_BB_if_end_i_i_472;
LEGUP_F_pow_BB_if_end_i_i_472:
		next_state = LEGUP_F_pow_BB_if_end_i_i_473;
LEGUP_F_pow_BB_if_end_i_i_473:
	if ((fsm_stall == 1'd0) && (pow_if_end_i_i_cmp12_i_i_reg == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then13_i_i_474;
	else if ((fsm_stall == 1'd0) && (pow_if_end_i_i_cmp12_i_i_reg == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end16_i_i_486;
LEGUP_F_pow_BB_if_then101_i_i_24:
		next_state = LEGUP_F_pow_BB_ieee754_sqrt_exit_i_26;
LEGUP_F_pow_BB_if_then138_i_28:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then13_i_i_474:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_475;
LEGUP_F_pow_BB_if_then13_i_i_475:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_476;
LEGUP_F_pow_BB_if_then13_i_i_476:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_477;
LEGUP_F_pow_BB_if_then13_i_i_477:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_478;
LEGUP_F_pow_BB_if_then13_i_i_478:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_479;
LEGUP_F_pow_BB_if_then13_i_i_479:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_480;
LEGUP_F_pow_BB_if_then13_i_i_480:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_481;
LEGUP_F_pow_BB_if_then13_i_i_481:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_482;
LEGUP_F_pow_BB_if_then13_i_i_482:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_483;
LEGUP_F_pow_BB_if_then13_i_i_483:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_484;
LEGUP_F_pow_BB_if_then13_i_i_484:
		next_state = LEGUP_F_pow_BB_if_then13_i_i_485;
LEGUP_F_pow_BB_if_then13_i_i_485:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then18_i_i_487:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_488;
LEGUP_F_pow_BB_if_then18_i_i_488:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_489;
LEGUP_F_pow_BB_if_then18_i_i_489:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_490;
LEGUP_F_pow_BB_if_then18_i_i_490:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_491;
LEGUP_F_pow_BB_if_then18_i_i_491:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_492;
LEGUP_F_pow_BB_if_then18_i_i_492:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_493;
LEGUP_F_pow_BB_if_then18_i_i_493:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_494;
LEGUP_F_pow_BB_if_then18_i_i_494:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_495;
LEGUP_F_pow_BB_if_then18_i_i_495:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_496;
LEGUP_F_pow_BB_if_then18_i_i_496:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_497;
LEGUP_F_pow_BB_if_then18_i_i_497:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_498;
LEGUP_F_pow_BB_if_then18_i_i_498:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_499;
LEGUP_F_pow_BB_if_then18_i_i_499:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_500;
LEGUP_F_pow_BB_if_then18_i_i_500:
		next_state = LEGUP_F_pow_BB_if_then18_i_i_501;
LEGUP_F_pow_BB_if_then18_i_i_501:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then22_i_i_503:
		next_state = LEGUP_function_call_504;
LEGUP_F_pow_BB_if_then22_i_i_505:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_506;
LEGUP_F_pow_BB_if_then22_i_i_506:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_507;
LEGUP_F_pow_BB_if_then22_i_i_507:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_508;
LEGUP_F_pow_BB_if_then22_i_i_508:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_509;
LEGUP_F_pow_BB_if_then22_i_i_509:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_510;
LEGUP_F_pow_BB_if_then22_i_i_510:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_511;
LEGUP_F_pow_BB_if_then22_i_i_511:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_512;
LEGUP_F_pow_BB_if_then22_i_i_512:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_513;
LEGUP_F_pow_BB_if_then22_i_i_513:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_514;
LEGUP_F_pow_BB_if_then22_i_i_514:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_515;
LEGUP_F_pow_BB_if_then22_i_i_515:
		next_state = LEGUP_F_pow_BB_if_then22_i_i_516;
LEGUP_F_pow_BB_if_then22_i_i_516:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then342_i_72:
	if ((fsm_stall == 1'd0) && (pow_if_then342_i_cmp345_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_else350_i_73;
	else if ((fsm_stall == 1'd0) && (pow_if_then342_i_cmp345_i == 1'd0))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then364_i_100:
		next_state = LEGUP_F_pow_BB_if_then364_i_101;
LEGUP_F_pow_BB_if_then364_i_101:
		next_state = LEGUP_F_pow_BB_if_then364_i_102;
LEGUP_F_pow_BB_if_then364_i_102:
		next_state = LEGUP_F_pow_BB_if_then364_i_103;
LEGUP_F_pow_BB_if_then364_i_103:
		next_state = LEGUP_F_pow_BB_if_then364_i_104;
LEGUP_F_pow_BB_if_then364_i_104:
		next_state = LEGUP_F_pow_BB_if_then364_i_105;
LEGUP_F_pow_BB_if_then364_i_105:
	if ((fsm_stall == 1'd0) && (pow_if_then364_i_or_cond == 1'd1))
		next_state = LEGUP_F_pow_BB_if_end382_i_106;
	else if ((fsm_stall == 1'd0) && (pow_if_then364_i_or_cond == 1'd0))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then364_i_90:
		next_state = LEGUP_F_pow_BB_if_then364_i_91;
LEGUP_F_pow_BB_if_then364_i_91:
		next_state = LEGUP_F_pow_BB_if_then364_i_92;
LEGUP_F_pow_BB_if_then364_i_92:
		next_state = LEGUP_F_pow_BB_if_then364_i_93;
LEGUP_F_pow_BB_if_then364_i_93:
		next_state = LEGUP_F_pow_BB_if_then364_i_94;
LEGUP_F_pow_BB_if_then364_i_94:
		next_state = LEGUP_F_pow_BB_if_then364_i_95;
LEGUP_F_pow_BB_if_then364_i_95:
		next_state = LEGUP_F_pow_BB_if_then364_i_96;
LEGUP_F_pow_BB_if_then364_i_96:
		next_state = LEGUP_F_pow_BB_if_then364_i_97;
LEGUP_F_pow_BB_if_then364_i_97:
		next_state = LEGUP_F_pow_BB_if_then364_i_98;
LEGUP_F_pow_BB_if_then364_i_98:
		next_state = LEGUP_F_pow_BB_if_then364_i_99;
LEGUP_F_pow_BB_if_then364_i_99:
		next_state = LEGUP_F_pow_BB_if_then364_i_100;
LEGUP_F_pow_BB_if_then37_i_i_520:
	if ((fsm_stall == 1'd0) && (pow_if_then37_i_i_cmp38_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then39_i_i_521;
	else if ((fsm_stall == 1'd0) && (pow_if_then37_i_i_cmp38_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_else_i_i_535;
LEGUP_F_pow_BB_if_then388_i_107:
		next_state = LEGUP_F_pow_BB_if_then388_i_108;
LEGUP_F_pow_BB_if_then388_i_108:
		next_state = LEGUP_F_pow_BB_if_then388_i_109;
LEGUP_F_pow_BB_if_then388_i_109:
		next_state = LEGUP_F_pow_BB_if_then388_i_110;
LEGUP_F_pow_BB_if_then388_i_110:
		next_state = LEGUP_F_pow_BB_if_then388_i_111;
LEGUP_F_pow_BB_if_then388_i_111:
		next_state = LEGUP_F_pow_BB_if_then388_i_112;
LEGUP_F_pow_BB_if_then388_i_112:
		next_state = LEGUP_F_pow_BB_if_then388_i_113;
LEGUP_F_pow_BB_if_then388_i_113:
		next_state = LEGUP_F_pow_BB_if_then388_i_114;
LEGUP_F_pow_BB_if_then388_i_114:
		next_state = LEGUP_F_pow_BB_if_then388_i_115;
LEGUP_F_pow_BB_if_then388_i_115:
		next_state = LEGUP_F_pow_BB_if_then388_i_116;
LEGUP_F_pow_BB_if_then388_i_116:
		next_state = LEGUP_F_pow_BB_if_then388_i_117;
LEGUP_F_pow_BB_if_then388_i_117:
		next_state = LEGUP_F_pow_BB_if_then388_i_118;
LEGUP_F_pow_BB_if_then388_i_118:
		next_state = LEGUP_F_pow_BB_if_then388_i_119;
LEGUP_F_pow_BB_if_then388_i_119:
		next_state = LEGUP_F_pow_BB_if_then388_i_120;
LEGUP_F_pow_BB_if_then388_i_120:
		next_state = LEGUP_F_pow_BB_if_then388_i_121;
LEGUP_F_pow_BB_if_then388_i_121:
		next_state = LEGUP_F_pow_BB_if_then388_i_122;
LEGUP_F_pow_BB_if_then388_i_122:
		next_state = LEGUP_F_pow_BB_if_then388_i_123;
LEGUP_F_pow_BB_if_then388_i_123:
		next_state = LEGUP_F_pow_BB_if_end414_i_124;
LEGUP_F_pow_BB_if_then39_i_i_521:
		next_state = LEGUP_function_call_522;
LEGUP_F_pow_BB_if_then39_i_i_523:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_524;
LEGUP_F_pow_BB_if_then39_i_i_524:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_525;
LEGUP_F_pow_BB_if_then39_i_i_525:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_526;
LEGUP_F_pow_BB_if_then39_i_i_526:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_527;
LEGUP_F_pow_BB_if_then39_i_i_527:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_528;
LEGUP_F_pow_BB_if_then39_i_i_528:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_529;
LEGUP_F_pow_BB_if_then39_i_i_529:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_530;
LEGUP_F_pow_BB_if_then39_i_i_530:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_531;
LEGUP_F_pow_BB_if_then39_i_i_531:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_532;
LEGUP_F_pow_BB_if_then39_i_i_532:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_533;
LEGUP_F_pow_BB_if_then39_i_i_533:
		next_state = LEGUP_F_pow_BB_if_then39_i_i_534;
LEGUP_F_pow_BB_if_then39_i_i_534:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then462_i_460:
	if ((fsm_stall == 1'd0) && (pow_if_then462_i_cmp_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then_i_i_461;
	else if ((fsm_stall == 1'd0) && (pow_if_then462_i_cmp_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end16_i_i_486;
LEGUP_F_pow_BB_if_then51_i_i_14:
		next_state = LEGUP_F_pow_BB_if_end55_i_i_15;
LEGUP_F_pow_BB_if_then61_i_5:
	if ((fsm_stall == 1'd0) && (pow_lor_lhs_false16_i_cmp17_i_reg == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then63_i_6;
	else if ((fsm_stall == 1'd0) && (pow_lor_lhs_false16_i_cmp17_i_reg == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end79_i_7;
LEGUP_F_pow_BB_if_then63_i_6:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then70_i_i_19:
		next_state = LEGUP_F_pow_BB_if_then70_i_i_20;
LEGUP_F_pow_BB_if_then70_i_i_20:
		next_state = LEGUP_F_pow_BB_if_end87_i_i_21;
LEGUP_F_pow_BB_if_then81_i_8:
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
LEGUP_F_pow_BB_if_then99_i_i_23:
	if ((fsm_stall == 1'd0) && (pow_if_then99_i_i_cmp100_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then101_i_i_24;
	else if ((fsm_stall == 1'd0) && (pow_if_then99_i_i_cmp100_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_else111_i_i_25;
LEGUP_F_pow_BB_if_then_i_i_461:
	if ((fsm_stall == 1'd0) && (pow_if_then_i_i_cmp3_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
	else if ((fsm_stall == 1'd0) && (pow_if_then_i_i_cmp3_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end_i_i_462;
LEGUP_F_pow_BB_lor_lhs_false16_i_3:
	if ((fsm_stall == 1'd0) && (pow_lor_lhs_false16_i_or_cond475_i == 1'd1))
		next_state = LEGUP_F_pow_BB_UnifiedReturnBlock_562;
	else if ((fsm_stall == 1'd0) && (pow_lor_lhs_false16_i_or_cond475_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_end24_i_4;
LEGUP_F_pow_BB_lor_lhs_false_i_i_18:
	if ((fsm_stall == 1'd0) && (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_end87_i_i_21;
	else if ((fsm_stall == 1'd0) && (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_then70_i_i_19;
LEGUP_F_pow_BB_while_body48_i_i_13:
	if ((fsm_stall == 1'd0) && (pow_while_body48_i_i_cmp50_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_end55_i_i_15;
	else if ((fsm_stall == 1'd0) && (pow_while_body48_i_i_cmp50_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_then51_i_i_14;
LEGUP_F_pow_BB_while_body48_i_i_preheader_12:
		next_state = LEGUP_F_pow_BB_while_body48_i_i_13;
LEGUP_F_pow_BB_while_body65_i_i_17:
	if ((fsm_stall == 1'd0) && (pow_while_body65_i_i_cmp67_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then70_i_i_19;
	else if ((fsm_stall == 1'd0) && (pow_while_body65_i_i_cmp67_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_lor_lhs_false_i_i_18;
LEGUP_F_pow_BB_while_body65_i_i_preheader_16:
		next_state = LEGUP_F_pow_BB_while_body65_i_i_17;
LEGUP_F_pow_BB_while_end94_i_i_22:
	if ((fsm_stall == 1'd0) && (pow_while_end94_i_i_cmp96_i_i == 1'd1))
		next_state = LEGUP_F_pow_BB_ieee754_sqrt_exit_i_26;
	else if ((fsm_stall == 1'd0) && (pow_while_end94_i_i_cmp96_i_i == 1'd0))
		next_state = LEGUP_F_pow_BB_if_then99_i_i_23;
LEGUP_function_call_504:
	if ((fsm_stall == 1'd0) && (copysign_finish == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then22_i_i_505;
LEGUP_function_call_522:
	if ((fsm_stall == 1'd0) && (copysign_finish == 1'd1))
		next_state = LEGUP_F_pow_BB_if_then39_i_i_523;
LEGUP_function_call_536:
	if ((fsm_stall == 1'd0) && (copysign_finish == 1'd1))
		next_state = LEGUP_F_pow_BB_if_else_i_i_537;
default:
	next_state = cur_state;
endcase

end
always @(posedge clk) begin
	if (start) begin
		y_reg <= y;
	end
end
assign fsm_stall = 1'd0;
always @(*) begin
		pow_entry_0 = y_reg;
end
always @(*) begin
		pow_entry_bit_select61 = pow_entry_0[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_entry_1)) begin
		pow_entry_bit_select61_reg <= pow_entry_bit_select61;
	end
end
always @(*) begin
		pow_entry_bit_select59 = pow_entry_0[62:32];
end
always @(*) begin
		pow_entry_bit_select58 = pow_entry_0[63];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_entry_1)) begin
		pow_entry_bit_select58_reg <= pow_entry_bit_select58;
	end
end
always @(*) begin
		pow_entry_bit_select38 = pow_entry_0[63:32];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_entry_1)) begin
		pow_entry_bit_select38_reg <= pow_entry_bit_select38;
	end
end
always @(*) begin
		pow_entry_bit_concat60 = {pow_entry_bit_concat60_bit_select_operand_0, pow_entry_bit_select59[30:0]};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_entry_1)) begin
		pow_entry_bit_concat60_reg <= pow_entry_bit_concat60;
	end
end
always @(*) begin
		pow_entry_or_i = (pow_entry_bit_concat60 | pow_entry_bit_select61);
end
always @(*) begin
		pow_entry_cmp_i = (pow_entry_or_i == 32'd0);
end
always @(*) begin
		pow_if_end_i_cmp15_i = (pow_entry_bit_concat60_reg > 32'd2146435072);
end
always @(*) begin
		pow_lor_lhs_false16_i_cmp17_i = (pow_entry_bit_concat60_reg == 32'd2146435072);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_lor_lhs_false16_i_3)) begin
		pow_lor_lhs_false16_i_cmp17_i_reg <= pow_lor_lhs_false16_i_cmp17_i;
	end
end
always @(*) begin
		pow_lor_lhs_false16_i_cmp19_i = (pow_entry_bit_select61_reg != 32'd0);
end
always @(*) begin
		pow_lor_lhs_false16_i_or_cond475_i = (pow_lor_lhs_false16_i_cmp17_i & pow_lor_lhs_false16_i_cmp19_i);
end
always @(*) begin
		pow_if_end24_i_cmp60_i = (pow_entry_bit_select61_reg == 32'd0);
end
always @(*) begin
		pow_if_then63_i_cmp71_i = ($signed(pow_entry_bit_select38_reg) > $signed($signed(-32'd1)));
end
always @(*) begin
		pow_if_then63_i_cond_i = (pow_if_then63_i_cmp71_i ? y_reg : 64'h0);
end
always @(*) begin
		pow_if_end79_i_cmp80_i = (pow_entry_bit_concat60_reg == 32'd1072693248);
end
always @(*) begin
		pow_if_then81_i_1 = (pow_entry_bit_select58_reg ? 64'h3FE0000000000000 : 64'h4000000000000000);
end
always @(*) begin
		pow_NodeBlock_Pivot = ($signed(pow_entry_bit_select38_reg) < $signed(32'd1073741824));
end
always @(*) begin
		pow_LeafBlock1_SwitchLeaf2 = (pow_entry_bit_select38_reg == 32'd1073741824);
end
always @(*) begin
		pow_LeafBlock_SwitchLeaf = (pow_entry_bit_select38_reg == 32'd1071644672);
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_indvar1 = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) */ begin
		pow_while_body48_i_i_indvar1 = pow_if_end55_i_i_1;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_indvar1_reg <= pow_while_body48_i_i_indvar1;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) begin
		pow_while_body48_i_i_indvar1_reg <= pow_while_body48_i_i_indvar1;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_q_0258_i_i = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) */ begin
		pow_while_body48_i_i_q_0258_i_i = pow_if_end55_i_i_q_1_i_i_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_q_0258_i_i_reg <= pow_while_body48_i_i_q_0258_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) begin
		pow_while_body48_i_i_q_0258_i_i_reg <= pow_while_body48_i_i_q_0258_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_s0_0257_i_i = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) */ begin
		pow_while_body48_i_i_s0_0257_i_i = pow_if_end55_i_i_s0_1_i_i_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_s0_0257_i_i_reg <= pow_while_body48_i_i_s0_0257_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) begin
		pow_while_body48_i_i_s0_0257_i_i_reg <= pow_while_body48_i_i_s0_0257_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_ix0_4256_i_i = 32'd4194304;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) */ begin
		pow_while_body48_i_i_ix0_4256_i_i = pow_if_end55_i_i_bit_concat57;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_ix0_4256_i_i_reg <= pow_while_body48_i_i_ix0_4256_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) begin
		pow_while_body48_i_i_ix0_4256_i_i_reg <= pow_while_body48_i_i_ix0_4256_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_r_0254_i_i = 32'd2097152;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) */ begin
		pow_while_body48_i_i_r_0254_i_i = pow_if_end55_i_i_bit_concat55;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body48_i_i_preheader_12) & (fsm_stall == 1'd0))) begin
		pow_while_body48_i_i_r_0254_i_i_reg <= pow_while_body48_i_i_r_0254_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15) & (fsm_stall == 1'd0)) & (pow_if_end55_i_i_exitcond1 == 1'd0))) begin
		pow_while_body48_i_i_r_0254_i_i_reg <= pow_while_body48_i_i_r_0254_i_i;
	end
end
always @(*) begin
		pow_while_body48_i_i_bit_select54 = pow_while_body48_i_i_r_0254_i_i_reg[31:1];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13)) begin
		pow_while_body48_i_i_bit_select54_reg <= pow_while_body48_i_i_bit_select54;
	end
end
always @(*) begin
		pow_while_body48_i_i_add49_i_i = (pow_while_body48_i_i_s0_0257_i_i_reg + pow_while_body48_i_i_r_0254_i_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13)) begin
		pow_while_body48_i_i_add49_i_i_reg <= pow_while_body48_i_i_add49_i_i;
	end
end
always @(*) begin
		pow_while_body48_i_i_cmp50_i_i = ($signed(pow_while_body48_i_i_ix0_4256_i_i_reg) < $signed(pow_while_body48_i_i_add49_i_i));
end
always @(*) begin
		pow_if_then51_i_i_add52_i_i = (pow_while_body48_i_i_add49_i_i_reg + pow_while_body48_i_i_r_0254_i_i_reg);
end
always @(*) begin
		pow_if_then51_i_i_sub53_i_i = (pow_while_body48_i_i_ix0_4256_i_i_reg - pow_while_body48_i_i_add49_i_i_reg);
end
always @(*) begin
		pow_if_then51_i_i_add54_i_i = (pow_while_body48_i_i_q_0258_i_i_reg + pow_while_body48_i_i_r_0254_i_i_reg);
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13) & (fsm_stall == 1'd0)) & (pow_while_body48_i_i_cmp50_i_i == 1'd1))) begin
		pow_if_end55_i_i_ix0_5_i_i = pow_while_body48_i_i_ix0_4256_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then51_i_i_14) & (fsm_stall == 1'd0))) */ begin
		pow_if_end55_i_i_ix0_5_i_i = pow_if_then51_i_i_sub53_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13) & (fsm_stall == 1'd0)) & (pow_while_body48_i_i_cmp50_i_i == 1'd1))) begin
		pow_if_end55_i_i_ix0_5_i_i_reg <= pow_if_end55_i_i_ix0_5_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then51_i_i_14) & (fsm_stall == 1'd0))) begin
		pow_if_end55_i_i_ix0_5_i_i_reg <= pow_if_end55_i_i_ix0_5_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13) & (fsm_stall == 1'd0)) & (pow_while_body48_i_i_cmp50_i_i == 1'd1))) begin
		pow_if_end55_i_i_s0_1_i_i = pow_while_body48_i_i_s0_0257_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then51_i_i_14) & (fsm_stall == 1'd0))) */ begin
		pow_if_end55_i_i_s0_1_i_i = pow_if_then51_i_i_add52_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13) & (fsm_stall == 1'd0)) & (pow_while_body48_i_i_cmp50_i_i == 1'd1))) begin
		pow_if_end55_i_i_s0_1_i_i_reg <= pow_if_end55_i_i_s0_1_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then51_i_i_14) & (fsm_stall == 1'd0))) begin
		pow_if_end55_i_i_s0_1_i_i_reg <= pow_if_end55_i_i_s0_1_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13) & (fsm_stall == 1'd0)) & (pow_while_body48_i_i_cmp50_i_i == 1'd1))) begin
		pow_if_end55_i_i_q_1_i_i = pow_while_body48_i_i_q_0258_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then51_i_i_14) & (fsm_stall == 1'd0))) */ begin
		pow_if_end55_i_i_q_1_i_i = pow_if_then51_i_i_add54_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_body48_i_i_13) & (fsm_stall == 1'd0)) & (pow_while_body48_i_i_cmp50_i_i == 1'd1))) begin
		pow_if_end55_i_i_q_1_i_i_reg <= pow_if_end55_i_i_q_1_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then51_i_i_14) & (fsm_stall == 1'd0))) begin
		pow_if_end55_i_i_q_1_i_i_reg <= pow_if_end55_i_i_q_1_i_i;
	end
end
always @(*) begin
		pow_if_end55_i_i_bit_select56 = pow_if_end55_i_i_ix0_5_i_i_reg[30:0];
end
always @(*) begin
		pow_if_end55_i_i_bit_concat57 = {pow_if_end55_i_i_bit_select56[30:0], pow_if_end55_i_i_bit_concat57_bit_select_operand_2};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end55_i_i_15)) begin
		pow_if_end55_i_i_bit_concat57_reg <= pow_if_end55_i_i_bit_concat57;
	end
end
always @(*) begin
		pow_if_end55_i_i_bit_concat55 = {pow_if_end55_i_i_bit_concat55_bit_select_operand_0, pow_while_body48_i_i_bit_select54_reg[30:0]};
end
always @(*) begin
		pow_if_end55_i_i_1 = ({1'd0,pow_while_body48_i_i_indvar1_reg} + 32'd1);
end
always @(*) begin
		pow_if_end55_i_i_exitcond1 = (pow_if_end55_i_i_1 == 32'd22);
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_indvar = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) */ begin
		pow_while_body65_i_i_indvar = pow_if_end87_i_i_2;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_indvar_reg <= pow_while_body65_i_i_indvar;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) begin
		pow_while_body65_i_i_indvar_reg <= pow_while_body65_i_i_indvar;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_s0_2252_i_i = pow_if_end55_i_i_s0_1_i_i_reg;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) */ begin
		pow_while_body65_i_i_s0_2252_i_i = pow_if_end87_i_i_s0_4_i_i_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_s0_2252_i_i_reg <= pow_while_body65_i_i_s0_2252_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) begin
		pow_while_body65_i_i_s0_2252_i_i_reg <= pow_while_body65_i_i_s0_2252_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_ix0_6251_i_i = pow_if_end55_i_i_bit_concat57_reg;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) */ begin
		pow_while_body65_i_i_ix0_6251_i_i = pow_if_end87_i_i_bit_concat51;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_ix0_6251_i_i_reg <= pow_while_body65_i_i_ix0_6251_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) begin
		pow_while_body65_i_i_ix0_6251_i_i_reg <= pow_while_body65_i_i_ix0_6251_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_q1_0250_i_i = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) */ begin
		pow_while_body65_i_i_q1_0250_i_i = pow_if_end87_i_i_q1_1_i_i_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_q1_0250_i_i_reg <= pow_while_body65_i_i_q1_0250_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) begin
		pow_while_body65_i_i_q1_0250_i_i_reg <= pow_while_body65_i_i_q1_0250_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_ix1_4249_i_i = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) */ begin
		pow_while_body65_i_i_ix1_4249_i_i = pow_if_end87_i_i_bit_concat48;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_ix1_4249_i_i_reg <= pow_while_body65_i_i_ix1_4249_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) begin
		pow_while_body65_i_i_ix1_4249_i_i_reg <= pow_while_body65_i_i_ix1_4249_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_s1_0248_i_i = 32'd0;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) */ begin
		pow_while_body65_i_i_s1_0248_i_i = pow_if_end87_i_i_s1_1_i_i_reg;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_s1_0248_i_i_reg <= pow_while_body65_i_i_s1_0248_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) begin
		pow_while_body65_i_i_s1_0248_i_i_reg <= pow_while_body65_i_i_s1_0248_i_i;
	end
end
always @(*) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_r_1247_i_i = -32'd2147483648;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) */ begin
		pow_while_body65_i_i_r_1247_i_i = pow_if_end87_i_i_bit_concat46;
	end
end
always @(posedge clk) begin
	if (((cur_state == LEGUP_F_pow_BB_while_body65_i_i_preheader_16) & (fsm_stall == 1'd0))) begin
		pow_while_body65_i_i_r_1247_i_i_reg <= pow_while_body65_i_i_r_1247_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21) & (fsm_stall == 1'd0)) & (pow_if_end87_i_i_exitcond == 1'd0))) begin
		pow_while_body65_i_i_r_1247_i_i_reg <= pow_while_body65_i_i_r_1247_i_i;
	end
end
always @(*) begin
		pow_while_body65_i_i_bit_select45 = pow_while_body65_i_i_r_1247_i_i_reg[31:1];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_while_body65_i_i_17)) begin
		pow_while_body65_i_i_bit_select45_reg <= pow_while_body65_i_i_bit_select45;
	end
end
always @(*) begin
		pow_while_body65_i_i_add66_i_i = (pow_while_body65_i_i_s1_0248_i_i_reg + pow_while_body65_i_i_r_1247_i_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_while_body65_i_i_17)) begin
		pow_while_body65_i_i_add66_i_i_reg <= pow_while_body65_i_i_add66_i_i;
	end
end
always @(*) begin
		pow_while_body65_i_i_bit_select53 = pow_while_body65_i_i_add66_i_i[31];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_while_body65_i_i_17)) begin
		pow_while_body65_i_i_bit_select53_reg <= pow_while_body65_i_i_bit_select53;
	end
end
always @(*) begin
		pow_while_body65_i_i_cmp67_i_i = ($signed(pow_while_body65_i_i_ix0_6251_i_i_reg) > $signed(pow_while_body65_i_i_s0_2252_i_i_reg));
end
always @(*) begin
		pow_lor_lhs_false_i_i_cmp68_i_i = (pow_while_body65_i_i_ix0_6251_i_i_reg != pow_while_body65_i_i_s0_2252_i_i_reg);
end
always @(*) begin
		pow_lor_lhs_false_i_i_cmp69_i_i = (pow_while_body65_i_i_ix1_4249_i_i_reg < pow_while_body65_i_i_add66_i_i_reg);
end
always @(*) begin
		pow_lor_lhs_false_i_i_or_cond_i_i = (pow_lor_lhs_false_i_i_cmp68_i_i | pow_lor_lhs_false_i_i_cmp69_i_i);
end
always @(*) begin
		pow_if_then70_i_i_add71_i_i = (pow_while_body65_i_i_add66_i_i_reg + pow_while_body65_i_i_r_1247_i_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then70_i_i_19)) begin
		pow_if_then70_i_i_add71_i_i_reg <= pow_if_then70_i_i_add71_i_i;
	end
end
always @(*) begin
		pow_if_then70_i_i_cmp76_i_i = ($signed(pow_if_then70_i_i_add71_i_i) > $signed($signed(-32'd1)));
end
always @(*) begin
		pow_if_then70_i_i_or_cond243_i_i = (pow_while_body65_i_i_bit_select53_reg & pow_if_then70_i_i_cmp76_i_i);
end
always @(*) begin
		pow_if_then70_i_i_bit_concat52 = {pow_if_then70_i_i_bit_concat52_bit_select_operand_0[30:0], pow_if_then70_i_i_or_cond243_i_i};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then70_i_i_19)) begin
		pow_if_then70_i_i_bit_concat52_reg <= pow_if_then70_i_i_bit_concat52;
	end
end
always @(*) begin
		pow_if_then70_i_i_s0_3_i_i = (pow_if_then70_i_i_bit_concat52_reg + pow_while_body65_i_i_s0_2252_i_i_reg);
end
always @(*) begin
		pow_if_then70_i_i_cmp81_i_i = (pow_while_body65_i_i_ix1_4249_i_i_reg < pow_while_body65_i_i_add66_i_i_reg);
end
always @(*) begin
		pow_if_then70_i_i_sub83_i_i = $signed(pow_if_then70_i_i_cmp81_i_i);
end
always @(*) begin
		pow_if_then70_i_i_sub80_i_i = ($signed({{30{pow_if_then70_i_i_sub83_i_i[1]}},pow_if_then70_i_i_sub83_i_i}) + pow_while_body65_i_i_ix0_6251_i_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then70_i_i_19)) begin
		pow_if_then70_i_i_sub80_i_i_reg <= pow_if_then70_i_i_sub80_i_i;
	end
end
always @(*) begin
		pow_if_then70_i_i_sub83_sub80_i_i = (pow_if_then70_i_i_sub80_i_i_reg - pow_while_body65_i_i_s0_2252_i_i_reg);
end
always @(*) begin
		pow_if_then70_i_i_sub85_i_i = (pow_while_body65_i_i_ix1_4249_i_i_reg - pow_while_body65_i_i_add66_i_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then70_i_i_19)) begin
		pow_if_then70_i_i_sub85_i_i_reg <= pow_if_then70_i_i_sub85_i_i;
	end
end
always @(*) begin
		pow_if_then70_i_i_add86_i_i = (pow_while_body65_i_i_q1_0250_i_i_reg + pow_while_body65_i_i_r_1247_i_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then70_i_i_19)) begin
		pow_if_then70_i_i_add86_i_i_reg <= pow_if_then70_i_i_add86_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_s1_1_i_i = pow_while_body65_i_i_s1_0248_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) */ begin
		pow_if_end87_i_i_s1_1_i_i = pow_if_then70_i_i_add71_i_i_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_s1_1_i_i_reg <= pow_if_end87_i_i_s1_1_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) begin
		pow_if_end87_i_i_s1_1_i_i_reg <= pow_if_end87_i_i_s1_1_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_ix1_5_i_i = pow_while_body65_i_i_ix1_4249_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) */ begin
		pow_if_end87_i_i_ix1_5_i_i = pow_if_then70_i_i_sub85_i_i_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_ix1_5_i_i_reg <= pow_if_end87_i_i_ix1_5_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) begin
		pow_if_end87_i_i_ix1_5_i_i_reg <= pow_if_end87_i_i_ix1_5_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_q1_1_i_i = pow_while_body65_i_i_q1_0250_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) */ begin
		pow_if_end87_i_i_q1_1_i_i = pow_if_then70_i_i_add86_i_i_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_q1_1_i_i_reg <= pow_if_end87_i_i_q1_1_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) begin
		pow_if_end87_i_i_q1_1_i_i_reg <= pow_if_end87_i_i_q1_1_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_ix0_8_i_i = pow_while_body65_i_i_ix0_6251_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) */ begin
		pow_if_end87_i_i_ix0_8_i_i = pow_if_then70_i_i_sub83_sub80_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_ix0_8_i_i_reg <= pow_if_end87_i_i_ix0_8_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) begin
		pow_if_end87_i_i_ix0_8_i_i_reg <= pow_if_end87_i_i_ix0_8_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_s0_4_i_i = pow_while_body65_i_i_s0_2252_i_i_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) */ begin
		pow_if_end87_i_i_s0_4_i_i = pow_if_then70_i_i_s0_3_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false_i_i_18) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false_i_i_or_cond_i_i == 1'd1))) begin
		pow_if_end87_i_i_s0_4_i_i_reg <= pow_if_end87_i_i_s0_4_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then70_i_i_20) & (fsm_stall == 1'd0))) begin
		pow_if_end87_i_i_s0_4_i_i_reg <= pow_if_end87_i_i_s0_4_i_i;
	end
end
always @(*) begin
		pow_if_end87_i_i_bit_select50 = pow_if_end87_i_i_ix1_5_i_i_reg[31];
end
always @(*) begin
		pow_if_end87_i_i_bit_select49 = pow_if_end87_i_i_ix0_8_i_i_reg[30:0];
end
always @(*) begin
		pow_if_end87_i_i_bit_select47 = pow_if_end87_i_i_ix1_5_i_i_reg[30:0];
end
always @(*) begin
		pow_if_end87_i_i_bit_select43 = pow_if_end87_i_i_q1_1_i_i_reg[0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21)) begin
		pow_if_end87_i_i_bit_select43_reg <= pow_if_end87_i_i_bit_select43;
	end
end
always @(*) begin
		pow_if_end87_i_i_bit_concat51 = {pow_if_end87_i_i_bit_select49[30:0], pow_if_end87_i_i_bit_select50};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21)) begin
		pow_if_end87_i_i_bit_concat51_reg <= pow_if_end87_i_i_bit_concat51;
	end
end
always @(*) begin
		pow_if_end87_i_i_bit_concat48 = {pow_if_end87_i_i_bit_select47[30:0], pow_if_end87_i_i_bit_concat48_bit_select_operand_2};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end87_i_i_21)) begin
		pow_if_end87_i_i_bit_concat48_reg <= pow_if_end87_i_i_bit_concat48;
	end
end
always @(*) begin
		pow_if_end87_i_i_bit_concat46 = {pow_if_end87_i_i_bit_concat46_bit_select_operand_0, pow_while_body65_i_i_bit_select45_reg[30:0]};
end
always @(*) begin
		pow_if_end87_i_i_2 = ({1'd0,pow_while_body65_i_i_indvar_reg} + 32'd1);
end
always @(*) begin
		pow_if_end87_i_i_exitcond = (pow_if_end87_i_i_2 == 32'd32);
end
always @(*) begin
		pow_while_end94_i_i_or95_i_i = (pow_if_end87_i_i_bit_concat51_reg | pow_if_end87_i_i_bit_concat48_reg);
end
always @(*) begin
		pow_while_end94_i_i_cmp96_i_i = (pow_while_end94_i_i_or95_i_i == 32'd0);
end
always @(*) begin
		pow_if_then99_i_i_cmp100_i_i = (pow_if_end87_i_i_q1_1_i_i_reg == $signed(-32'd1));
end
always @(*) begin
		pow_if_then101_i_i_add102_i_i = (pow_if_end55_i_i_q_1_i_i_reg + 32'd1);
end
always @(*) begin
		pow_if_else111_i_i_bit_concat44 = {pow_if_else111_i_i_bit_concat44_bit_select_operand_0[30:0], pow_if_end87_i_i_bit_select43_reg};
end
always @(*) begin
		pow_if_else111_i_i_add113_i_i = (pow_if_else111_i_i_bit_concat44 + pow_if_end87_i_i_q1_1_i_i_reg);
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_end94_i_i_22) & (fsm_stall == 1'd0)) & (pow_while_end94_i_i_cmp96_i_i == 1'd1))) begin
		pow__ieee754_sqrt_exit_i_q1_2_i_i = pow_if_end87_i_i_q1_1_i_i_reg;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then101_i_i_24) & (fsm_stall == 1'd0))) begin
		pow__ieee754_sqrt_exit_i_q1_2_i_i = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_else111_i_i_25) & (fsm_stall == 1'd0))) */ begin
		pow__ieee754_sqrt_exit_i_q1_2_i_i = pow_if_else111_i_i_add113_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_end94_i_i_22) & (fsm_stall == 1'd0)) & (pow_while_end94_i_i_cmp96_i_i == 1'd1))) begin
		pow__ieee754_sqrt_exit_i_q1_2_i_i_reg <= pow__ieee754_sqrt_exit_i_q1_2_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then101_i_i_24) & (fsm_stall == 1'd0))) begin
		pow__ieee754_sqrt_exit_i_q1_2_i_i_reg <= pow__ieee754_sqrt_exit_i_q1_2_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_else111_i_i_25) & (fsm_stall == 1'd0))) begin
		pow__ieee754_sqrt_exit_i_q1_2_i_i_reg <= pow__ieee754_sqrt_exit_i_q1_2_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_end94_i_i_22) & (fsm_stall == 1'd0)) & (pow_while_end94_i_i_cmp96_i_i == 1'd1))) begin
		pow__ieee754_sqrt_exit_i_q_3_i_i = pow_if_end55_i_i_q_1_i_i_reg;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then101_i_i_24) & (fsm_stall == 1'd0))) begin
		pow__ieee754_sqrt_exit_i_q_3_i_i = pow_if_then101_i_i_add102_i_i;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_else111_i_i_25) & (fsm_stall == 1'd0))) */ begin
		pow__ieee754_sqrt_exit_i_q_3_i_i = pow_if_end55_i_i_q_1_i_i_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_while_end94_i_i_22) & (fsm_stall == 1'd0)) & (pow_while_end94_i_i_cmp96_i_i == 1'd1))) begin
		pow__ieee754_sqrt_exit_i_q_3_i_i_reg <= pow__ieee754_sqrt_exit_i_q_3_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then101_i_i_24) & (fsm_stall == 1'd0))) begin
		pow__ieee754_sqrt_exit_i_q_3_i_i_reg <= pow__ieee754_sqrt_exit_i_q_3_i_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_else111_i_i_25) & (fsm_stall == 1'd0))) begin
		pow__ieee754_sqrt_exit_i_q_3_i_i_reg <= pow__ieee754_sqrt_exit_i_q_3_i_i;
	end
end
always @(*) begin
		pow__ieee754_sqrt_exit_i_bit_select41 = pow__ieee754_sqrt_exit_i_q1_2_i_i_reg[31:1];
end
always @(*) begin
		pow__ieee754_sqrt_exit_i_bit_select40 = pow__ieee754_sqrt_exit_i_q_3_i_i_reg[0];
end
always @(*) begin
		pow__ieee754_sqrt_exit_i_shr118_i_i = ($signed(pow__ieee754_sqrt_exit_i_q_3_i_i_reg) >>> 32'd1);
end
always @(*) begin
		pow__ieee754_sqrt_exit_i_add127_i_i = ($signed({{1{pow__ieee754_sqrt_exit_i_shr118_i_i[30]}},pow__ieee754_sqrt_exit_i_shr118_i_i}) + 32'd1071644672);
end
always @(*) begin
		pow__ieee754_sqrt_exit_i_bit_concat42 = {{pow__ieee754_sqrt_exit_i_add127_i_i[31:0], pow__ieee754_sqrt_exit_i_bit_select40}, pow__ieee754_sqrt_exit_i_bit_select41[30:0]};
end
always @(*) begin
		pow__ieee754_sqrt_exit_i_3 = pow__ieee754_sqrt_exit_i_bit_concat42;
end
always @(*) begin
		pow_if_end96_i_cmp137_i = (pow_entry_bit_concat60_reg > 32'd1105199104);
end
always @(*) begin
		pow_if_then138_i_cmp148_i = ($signed(pow_entry_bit_select38_reg) > $signed({30'd0,pow_if_then138_i_cmp148_i_op1_temp}));
end
always @(*) begin
		pow_if_then138_i_cond149_i = (pow_if_then138_i_cmp148_i ? 64'h7FF0000000000000 : 64'h0);
end
always @(*) begin
		pow_if_else181_i_bit_concat39 = {pow_entry_bit_select38_reg[31:0], pow_if_else181_i_bit_concat39_bit_select_operand_2[31:0]};
end
always @(*) begin
		pow_if_else181_i_4 = pow_if_else181_i_bit_concat39;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_29)) begin
		pow_if_else181_i_4_reg <= pow_if_else181_i_4;
	end
end
always @(*) begin
	pow_if_else181_i_sub326_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_else181_i_mul328_i = pow_altfp_multiply_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_40)) begin
		pow_if_else181_i_mul328_i_reg <= pow_if_else181_i_mul328_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_179)) begin
		pow_if_else181_i_mul328_i_reg <= pow_if_end414_i_mul423_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_353)) begin
		pow_if_else181_i_mul328_i_reg <= pow_if_end414_i_mul443_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end_i_i_473)) begin
		pow_if_else181_i_mul328_i_reg <= pow_if_end_i_i_mul_i_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_then22_i_i_516)) begin
		pow_if_else181_i_mul328_i_reg <= pow_if_then22_i_i_mul23_i_i;
	end
end
always @(*) begin
	pow_if_else181_i_add329_i = pow_altfp_add_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_57)) begin
		pow_if_else181_i_add329_i_reg <= pow_if_else181_i_add329_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_192)) begin
		pow_if_else181_i_add329_i_reg <= pow_if_end414_i_add428_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_382)) begin
		pow_if_else181_i_add329_i_reg <= pow_if_end414_i_add447_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_then18_i_i_501)) begin
		pow_if_else181_i_add329_i_reg <= pow_if_then18_i_i_add_i_i;
	end
end
always @(*) begin
	pow_if_else181_i_add331_i = pow_altfp_add_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_71)) begin
		pow_if_else181_i_add331_i_reg <= pow_if_else181_i_add331_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_138)) begin
		pow_if_else181_i_add331_i_reg <= pow_if_end414_i_add415_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_206)) begin
		pow_if_else181_i_add331_i_reg <= pow_if_end414_i_add429_i;
	end
end
always @(*) begin
		pow_if_else181_i_5 = pow_if_else181_i_add331_i;
end
always @(*) begin
		pow_if_else181_i_bit_select37 = pow_if_else181_i_5[63:32];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_71)) begin
		pow_if_else181_i_bit_select37_reg <= pow_if_else181_i_bit_select37;
	end
end
always @(*) begin
		pow_if_else181_i_bit_select36 = pow_if_else181_i_5[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_71)) begin
		pow_if_else181_i_bit_select36_reg <= pow_if_else181_i_bit_select36;
	end
end
always @(*) begin
		pow_if_else181_i_bit_select34 = pow_if_else181_i_5[62:42];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_71)) begin
		pow_if_else181_i_bit_select34_reg <= pow_if_else181_i_bit_select34;
	end
end
always @(*) begin
		pow_if_else181_i_bit_select32 = pow_if_else181_i_5[62:32];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_71)) begin
		pow_if_else181_i_bit_select32_reg <= pow_if_else181_i_bit_select32;
	end
end
always @(*) begin
		pow_if_else181_i_bit_select30 = pow_if_else181_i_5[62:52];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_71)) begin
		pow_if_else181_i_bit_select30_reg <= pow_if_else181_i_bit_select30;
	end
end
always @(*) begin
		pow_if_else181_i_bit_select24 = pow_if_else181_i_5[63];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_71)) begin
		pow_if_else181_i_bit_select24_reg <= pow_if_else181_i_bit_select24;
	end
end
always @(*) begin
		pow_if_else181_i_cmp340_i = ($signed(pow_if_else181_i_bit_select37) > $signed(32'd1083179007));
end
always @(*) begin
		pow_if_then342_i_sub343_i = (pow_if_else181_i_bit_select37_reg + -32'd1083179008);
end
always @(*) begin
		pow_if_then342_i_or344_i = (pow_if_then342_i_sub343_i | pow_if_else181_i_bit_select36_reg);
end
always @(*) begin
		pow_if_then342_i_cmp345_i = (pow_if_then342_i_or344_i == 32'd0);
end
always @(*) begin
	pow_if_else350_i_add351_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_else350_i_sub352_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_else350_i_cmp353_i = pow_if_else350_i_cmp353_i_out;
end
always @(*) begin
		pow_if_else360_i_bit_concat35 = {{pow_if_else360_i_bit_concat35_bit_select_operand_0, pow_if_else181_i_bit_select34_reg[20:0]}, pow_if_else360_i_bit_concat35_bit_select_operand_4[9:0]};
end
always @(*) begin
		pow_if_else360_i_cmp362_i = (pow_if_else360_i_bit_concat35 > 32'd1083231231);
end
always @(*) begin
		pow_if_then364_i_sub365_i = (pow_if_else181_i_bit_select37_reg + 32'd1064252416);
end
always @(*) begin
		pow_if_then364_i_or366_i = (pow_if_then364_i_sub365_i | pow_if_else181_i_bit_select36_reg);
end
always @(*) begin
		pow_if_then364_i_cmp367_i = (pow_if_then364_i_or366_i == 32'd0);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then364_i_90)) begin
		pow_if_then364_i_cmp367_i_reg <= pow_if_then364_i_cmp367_i;
	end
end
always @(*) begin
	pow_if_then364_i_sub373_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_then364_i_cmp374_i = pow_if_then364_i_cmp374_i_out;
end
always @(*) begin
		pow_if_then364_i_or_cond = (pow_if_then364_i_cmp367_i_reg & pow_if_then364_i_cmp374_i);
end
always @(*) begin
		pow_if_end382_i_bit_concat33 = {pow_if_end382_i_bit_concat33_bit_select_operand_0, pow_if_else181_i_bit_select32_reg[30:0]};
end
always @(*) begin
		pow_if_end382_i_cmp386_i = (pow_if_end382_i_bit_concat33 > 32'd1071644672);
end
always @(*) begin
		pow_if_then388_i_bit_concat31 = {pow_if_then388_i_bit_concat31_bit_select_operand_0[20:0], pow_if_else181_i_bit_select30_reg[10:0]};
end
always @(*) begin
		pow_if_then388_i_add389_i = (pow_if_then388_i_bit_concat31 + $signed(-32'd1022));
end
always @(*) begin
		pow_if_then388_i_shr390_i = (32'd1048576 >>> (pow_if_then388_i_add389_i % 32));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_107)) begin
		pow_if_then388_i_shr390_i_reg <= pow_if_then388_i_shr390_i;
	end
end
always @(*) begin
		pow_if_then388_i_add391_i = ({11'd0,pow_if_then388_i_shr390_i_reg} + pow_if_else181_i_bit_select37_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_108)) begin
		pow_if_then388_i_add391_i_reg <= pow_if_then388_i_add391_i;
	end
end
always @(*) begin
		pow_if_then388_i_bit_select28 = pow_if_then388_i_add391_i[30:20];
end
always @(*) begin
		pow_if_then388_i_bit_select25 = pow_if_then388_i_add391_i[19:0];
end
always @(*) begin
		pow_if_then388_i_bit_concat29 = {pow_if_then388_i_bit_concat29_bit_select_operand_0[20:0], pow_if_then388_i_bit_select28[10:0]};
end
always @(*) begin
		pow_if_then388_i_sub394_i = (pow_if_then388_i_bit_concat29 + $signed(-32'd1023));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_108)) begin
		pow_if_then388_i_sub394_i_reg <= pow_if_then388_i_sub394_i;
	end
end
always @(*) begin
		pow_if_then388_i_shr398_i = (32'd1048575 >>> (pow_if_then388_i_sub394_i_reg % 32));
end
always @(*) begin
		pow_if_then388_i_neg_i = ({1'd0,pow_if_then388_i_shr398_i} ^ $signed(-32'd1));
end
always @(*) begin
		pow_if_then388_i_and399_i = (pow_if_then388_i_add391_i_reg & $signed({{11{pow_if_then388_i_neg_i[20]}},pow_if_then388_i_neg_i}));
end
always @(*) begin
		pow_if_then388_i_bit_concat27 = {pow_if_then388_i_and399_i[31:0], pow_if_then388_i_bit_concat27_bit_select_operand_2[31:0]};
end
always @(*) begin
		pow_if_then388_i_6 = pow_if_then388_i_bit_concat27;
end
always @(*) begin
		pow_if_then388_i_bit_concat26 = {pow_if_then388_i_bit_concat26_bit_select_operand_0[11:0], pow_if_then388_i_bit_select25[19:0]};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_108)) begin
		pow_if_then388_i_bit_concat26_reg <= pow_if_then388_i_bit_concat26;
	end
end
always @(*) begin
		pow_if_then388_i_sub406_i = (32'd1043 - pow_if_then388_i_bit_concat29);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_108)) begin
		pow_if_then388_i_sub406_i_reg <= pow_if_then388_i_sub406_i;
	end
end
always @(*) begin
		pow_if_then388_i_shr407_i = (pow_if_then388_i_bit_concat26_reg >>> (pow_if_then388_i_sub406_i_reg % 32));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_109)) begin
		pow_if_then388_i_shr407_i_reg <= pow_if_then388_i_shr407_i;
	end
end
always @(*) begin
		pow_if_then388_i_sub411_i = (32'd0 - pow_if_then388_i_shr407_i);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_109)) begin
		pow_if_then388_i_sub411_i_reg <= pow_if_then388_i_sub411_i;
	end
end
always @(*) begin
		pow_if_then388_i_sub411_shr407_i = (pow_if_else181_i_bit_select24_reg ? pow_if_then388_i_sub411_i_reg : pow_if_then388_i_shr407_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_then388_i_110)) begin
		pow_if_then388_i_sub411_shr407_i_reg <= pow_if_then388_i_sub411_shr407_i;
	end
end
always @(*) begin
	pow_if_then388_i_sub413_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_end382_i_106) & (fsm_stall == 1'd0)) & (pow_if_end382_i_cmp386_i == 1'd0))) begin
		pow_if_end414_i_n_3_i = 32'd0;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then388_i_123) & (fsm_stall == 1'd0))) */ begin
		pow_if_end414_i_n_3_i = pow_if_then388_i_sub411_shr407_i_reg;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_end382_i_106) & (fsm_stall == 1'd0)) & (pow_if_end382_i_cmp386_i == 1'd0))) begin
		pow_if_end414_i_n_3_i_reg <= pow_if_end414_i_n_3_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then388_i_123) & (fsm_stall == 1'd0))) begin
		pow_if_end414_i_n_3_i_reg <= pow_if_end414_i_n_3_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_end382_i_106) & (fsm_stall == 1'd0)) & (pow_if_end382_i_cmp386_i == 1'd0))) begin
		pow_if_end414_i_p_h_0_i = pow_if_else181_i_4_reg;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_if_then388_i_123) & (fsm_stall == 1'd0))) */ begin
		pow_if_end414_i_p_h_0_i = pow_if_then388_i_sub413_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_end382_i_106) & (fsm_stall == 1'd0)) & (pow_if_end382_i_cmp386_i == 1'd0))) begin
		pow_if_end414_i_p_h_0_i_reg <= pow_if_end414_i_p_h_0_i;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then388_i_123) & (fsm_stall == 1'd0))) begin
		pow_if_end414_i_p_h_0_i_reg <= pow_if_end414_i_p_h_0_i;
	end
end
always @(*) begin
		pow_if_end414_i_bit_select19 = pow_if_end414_i_n_3_i_reg[11:0];
end
always @(*) begin
	pow_if_end414_i_add415_i = pow_altfp_add_64_0;
end
always @(*) begin
		pow_if_end414_i_7 = pow_if_end414_i_add415_i;
end
always @(*) begin
		pow_if_end414_i_bit_select22 = pow_if_end414_i_7[63:32];
end
always @(*) begin
		pow_if_end414_i_bit_concat23 = {pow_if_end414_i_bit_select22[31:0], pow_if_end414_i_bit_concat23_bit_select_operand_2[31:0]};
end
always @(*) begin
		pow_if_end414_i_8 = pow_if_end414_i_bit_concat23;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_138)) begin
		pow_if_end414_i_8_reg <= pow_if_end414_i_8;
	end
end
always @(*) begin
	pow_if_end414_i_mul423_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_mul423_i_reg = pow_if_else181_i_mul328_i_reg;
end
always @(*) begin
	pow_if_end414_i_sub424_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_end414_i_sub425_i = pow_altfp_subtract_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_166)) begin
		pow_if_end414_i_sub425_i_reg <= pow_if_end414_i_sub425_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_357)) begin
		pow_if_end414_i_sub425_i_reg <= pow_if_end414_i_sub431_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_342)) begin
		pow_if_end414_i_sub425_i_reg <= pow_if_end414_i_sub442_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_445)) begin
		pow_if_end414_i_sub425_i_reg <= pow_if_end414_i_sub449_i;
	end
end
always @(*) begin
	pow_if_end414_i_mul426_i = pow_altfp_multiply_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_177)) begin
		pow_if_end414_i_mul426_i_reg <= pow_if_end414_i_mul426_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_217)) begin
		pow_if_end414_i_mul426_i_reg <= pow_if_end414_i_mul432_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_368)) begin
		pow_if_end414_i_mul426_i_reg <= pow_if_end414_i_mul446_i;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_then13_i_i_485)) begin
		pow_if_end414_i_mul426_i_reg <= pow_if_then13_i_i_mul14_i_i;
	end
end
always @(*) begin
	pow_if_end414_i_mul427_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_add428_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_add428_i_reg = pow_if_else181_i_add329_i_reg;
end
always @(*) begin
	pow_if_end414_i_add429_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_add429_i_reg = pow_if_else181_i_add331_i_reg;
end
always @(*) begin
	pow_if_end414_i_sub430_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_end414_i_sub431_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_end414_i_sub431_i_reg = pow_if_end414_i_sub425_i_reg;
end
always @(*) begin
	pow_if_end414_i_mul432_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_mul432_i_reg = pow_if_end414_i_mul426_i_reg;
end
always @(*) begin
	pow_if_end414_i_mul433_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_add434_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_mul435_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_add436_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_mul437_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_add438_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_mul439_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_add440_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_mul441_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_sub442_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_end414_i_mul443_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_mul443_i_reg = pow_if_else181_i_mul328_i_reg;
end
always @(*) begin
	pow_if_end414_i_sub444_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_div445_i = pow_altfp_divide_64_0;
end
always @(*) begin
	pow_if_end414_i_mul446_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end414_i_add447_i = pow_altfp_add_64_0;
end
always @(*) begin
	pow_if_end414_i_add447_i_reg = pow_if_else181_i_add329_i_reg;
end
always @(*) begin
	pow_if_end414_i_sub448_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_end414_i_sub449_i = pow_altfp_subtract_64_0;
end
always @(*) begin
	pow_if_end414_i_sub450_i = pow_altfp_subtract_64_0;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_459)) begin
		pow_if_end414_i_sub450_i_reg <= pow_if_end414_i_sub450_i;
	end
end
always @(*) begin
		pow_if_end414_i_9 = pow_if_end414_i_sub450_i;
end
always @(*) begin
		pow_if_end414_i_bit_select21 = pow_if_end414_i_9[63:32];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_459)) begin
		pow_if_end414_i_bit_select21_reg <= pow_if_end414_i_bit_select21;
	end
end
always @(*) begin
		pow_if_end414_i_bit_select17 = pow_if_end414_i_9[62:52];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_459)) begin
		pow_if_end414_i_bit_select17_reg <= pow_if_end414_i_bit_select17;
	end
end
always @(*) begin
		pow_if_end414_i_bit_select15 = pow_if_end414_i_9[62:32];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_459)) begin
		pow_if_end414_i_bit_select15_reg <= pow_if_end414_i_bit_select15;
	end
end
always @(*) begin
		pow_if_end414_i_bit_select = pow_if_end414_i_9[31:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_459)) begin
		pow_if_end414_i_bit_select_reg <= pow_if_end414_i_bit_select;
	end
end
always @(*) begin
		pow_if_end414_i_bit_concat20 = {pow_if_end414_i_bit_select19[11:0], pow_if_end414_i_bit_concat20_bit_select_operand_2[19:0]};
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_124)) begin
		pow_if_end414_i_bit_concat20_reg <= pow_if_end414_i_bit_concat20;
	end
end
always @(*) begin
		pow_if_end414_i_add458_i = (pow_if_end414_i_bit_select21 + pow_if_end414_i_bit_concat20_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end414_i_459)) begin
		pow_if_end414_i_add458_i_reg <= pow_if_end414_i_add458_i;
	end
end
always @(*) begin
		pow_if_end414_i_shr459_i = ($signed(pow_if_end414_i_add458_i) >>> 32'd20);
end
always @(*) begin
		pow_if_end414_i_cmp460_i = ($signed($signed({{20{pow_if_end414_i_shr459_i[11]}},pow_if_end414_i_shr459_i})) < $signed({29'd0,pow_if_end414_i_cmp460_i_op1_temp}));
end
always @(*) begin
		pow_if_then462_i_bit_concat18 = {pow_if_then462_i_bit_concat18_bit_select_operand_0[20:0], pow_if_end414_i_bit_select17_reg[10:0]};
end
always @(*) begin
		pow_if_then462_i_cmp_i_i = (pow_if_then462_i_bit_concat18 == 32'd0);
end
always @(*) begin
		pow_if_then_i_i_bit_concat16 = {pow_if_then_i_i_bit_concat16_bit_select_operand_0, pow_if_end414_i_bit_select15_reg[30:0]};
end
always @(*) begin
		pow_if_then_i_i_or_i_i = (pow_if_then_i_i_bit_concat16 | pow_if_end414_i_bit_select_reg);
end
always @(*) begin
		pow_if_then_i_i_cmp3_i_i = (pow_if_then_i_i_or_i_i == 32'd0);
end
always @(*) begin
	pow_if_end_i_i_mul_i_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	pow_if_end_i_i_mul_i_i_reg = pow_if_else181_i_mul328_i_reg;
end
always @(*) begin
		pow_if_end_i_i_10 = pow_if_end_i_i_mul_i_i;
end
always @(*) begin
		pow_if_end_i_i_bit_select14 = pow_if_end_i_i_10[63:32];
end
always @(*) begin
		pow_if_end_i_i_bit_select12 = pow_if_end_i_i_10[62:52];
end
always @(*) begin
		pow_if_end_i_i_bit_concat13 = {pow_if_end_i_i_bit_concat13_bit_select_operand_0[20:0], pow_if_end_i_i_bit_select12[10:0]};
end
always @(*) begin
		pow_if_end_i_i_sub_i_i = (pow_if_end_i_i_bit_concat13 + $signed(-32'd54));
end
always @(*) begin
		pow_if_end_i_i_cmp12_i_i = ($signed(pow_if_end414_i_n_3_i_reg) < $signed($signed(-32'd50000)));
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end_i_i_462)) begin
		pow_if_end_i_i_cmp12_i_i_reg <= pow_if_end_i_i_cmp12_i_i;
	end
end
always @(*) begin
	pow_if_then13_i_i_mul14_i_i = pow_altfp_multiply_64_0;
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_then462_i_460) & (fsm_stall == 1'd0)) & (pow_if_then462_i_cmp_i_i == 1'd0))) begin
		pow_if_end16_i_i_hx_0_i_i = pow_if_end414_i_bit_select21_reg;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end_i_i_473) & (fsm_stall == 1'd0)) & (pow_if_end_i_i_cmp12_i_i_reg == 1'd0))) */ begin
		pow_if_end16_i_i_hx_0_i_i = pow_if_end_i_i_bit_select14;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_then462_i_460) & (fsm_stall == 1'd0)) & (pow_if_then462_i_cmp_i_i == 1'd0))) begin
		pow_if_end16_i_i_hx_0_i_i_reg <= pow_if_end16_i_i_hx_0_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end_i_i_473) & (fsm_stall == 1'd0)) & (pow_if_end_i_i_cmp12_i_i_reg == 1'd0))) begin
		pow_if_end16_i_i_hx_0_i_i_reg <= pow_if_end16_i_i_hx_0_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_then462_i_460) & (fsm_stall == 1'd0)) & (pow_if_then462_i_cmp_i_i == 1'd0))) begin
		pow_if_end16_i_i_k_0_i_i = pow_if_then462_i_bit_concat18;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end_i_i_473) & (fsm_stall == 1'd0)) & (pow_if_end_i_i_cmp12_i_i_reg == 1'd0))) */ begin
		pow_if_end16_i_i_k_0_i_i = pow_if_end_i_i_sub_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_then462_i_460) & (fsm_stall == 1'd0)) & (pow_if_then462_i_cmp_i_i == 1'd0))) begin
		pow_if_end16_i_i_k_0_i_i_reg <= pow_if_end16_i_i_k_0_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end_i_i_473) & (fsm_stall == 1'd0)) & (pow_if_end_i_i_cmp12_i_i_reg == 1'd0))) begin
		pow_if_end16_i_i_k_0_i_i_reg <= pow_if_end16_i_i_k_0_i_i;
	end
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_then462_i_460) & (fsm_stall == 1'd0)) & (pow_if_then462_i_cmp_i_i == 1'd0))) begin
		pow_if_end16_i_i_x_addr_0_i_i = pow_if_end414_i_sub450_i_reg;
	end
	else /* if ((((cur_state == LEGUP_F_pow_BB_if_end_i_i_473) & (fsm_stall == 1'd0)) & (pow_if_end_i_i_cmp12_i_i_reg == 1'd0))) */ begin
		pow_if_end16_i_i_x_addr_0_i_i = pow_if_end_i_i_mul_i_i;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_if_then462_i_460) & (fsm_stall == 1'd0)) & (pow_if_then462_i_cmp_i_i == 1'd0))) begin
		pow_if_end16_i_i_x_addr_0_i_i_reg <= pow_if_end16_i_i_x_addr_0_i_i;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end_i_i_473) & (fsm_stall == 1'd0)) & (pow_if_end_i_i_cmp12_i_i_reg == 1'd0))) begin
		pow_if_end16_i_i_x_addr_0_i_i_reg <= pow_if_end16_i_i_x_addr_0_i_i;
	end
end
always @(*) begin
		pow_if_end16_i_i_bit_select6 = pow_if_end16_i_i_hx_0_i_i_reg[19:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end16_i_i_486)) begin
		pow_if_end16_i_i_bit_select6_reg <= pow_if_end16_i_i_bit_select6;
	end
end
always @(*) begin
		pow_if_end16_i_i_bit_select5 = pow_if_end16_i_i_hx_0_i_i_reg[31];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end16_i_i_486)) begin
		pow_if_end16_i_i_bit_select5_reg <= pow_if_end16_i_i_bit_select5;
	end
end
always @(*) begin
		pow_if_end16_i_i_cmp17_i_i = (pow_if_end16_i_i_k_0_i_i_reg == 32'd2047);
end
always @(*) begin
	pow_if_then18_i_i_add_i_i = pow_altfp_add_64_0;
end
always @(*) begin
		pow_if_end19_i_i_add20_i_i = (pow_if_end16_i_i_k_0_i_i_reg + pow_if_end414_i_n_3_i_reg);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end19_i_i_502)) begin
		pow_if_end19_i_i_add20_i_i_reg <= pow_if_end19_i_i_add20_i_i;
	end
end
always @(*) begin
		pow_if_end19_i_i_bit_select3 = pow_if_end19_i_i_add20_i_i[11:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_F_pow_BB_if_end19_i_i_502)) begin
		pow_if_end19_i_i_bit_select3_reg <= pow_if_end19_i_i_bit_select3;
	end
end
always @(*) begin
		pow_if_end19_i_i_cmp21_i_i = ($signed(pow_if_end19_i_i_add20_i_i) > $signed({19'd0,pow_if_end19_i_i_cmp21_i_i_op1_temp}));
end
always @(*) begin
		pow_if_then22_i_i_call_i_i = copysign_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_504)) begin
		pow_if_then22_i_i_call_i_i_reg <= pow_if_then22_i_i_call_i_i;
	end
end
always @(*) begin
	pow_if_then22_i_i_mul23_i_i = pow_altfp_multiply_64_0;
end
always @(*) begin
		pow_if_end24_i_i_cmp25_i_i = ($signed(pow_if_end19_i_i_add20_i_i_reg) > $signed({30'd0,pow_if_end24_i_i_cmp25_i_i_op1_temp}));
end
always @(*) begin
		pow_do_body27_i_i_bit_concat11 = {{pow_if_end16_i_i_bit_select5_reg, pow_do_body27_i_i_bit_concat11_bit_select_operand_2[10:0]}, pow_if_end16_i_i_bit_select6_reg[19:0]};
end
always @(*) begin
		pow_do_body27_i_i_bit_concat10 = {pow_if_end19_i_i_bit_select3_reg[11:0], pow_do_body27_i_i_bit_concat10_bit_select_operand_2[19:0]};
end
always @(*) begin
		pow_do_body27_i_i_or30_i_i = (pow_do_body27_i_i_bit_concat10 | pow_do_body27_i_i_bit_concat11);
end
always @(*) begin
		pow_do_body27_i_i_11 = pow_if_end16_i_i_x_addr_0_i_i_reg;
end
always @(*) begin
		pow_do_body27_i_i_bit_select8 = pow_do_body27_i_i_11[31:0];
end
always @(*) begin
		pow_do_body27_i_i_bit_concat9 = {pow_do_body27_i_i_or30_i_i[31:0], pow_do_body27_i_i_bit_select8[31:0]};
end
always @(*) begin
		pow_do_body27_i_i_12 = pow_do_body27_i_i_bit_concat9;
end
always @(*) begin
		pow_if_end35_i_i_cmp36_i_i = ($signed(pow_if_end19_i_i_add20_i_i_reg) < $signed($signed(-32'd53)));
end
always @(*) begin
		pow_if_then37_i_i_cmp38_i_i = ($signed(pow_if_end414_i_n_3_i_reg) > $signed({14'd0,pow_if_then37_i_i_cmp38_i_i_op1_temp}));
end
always @(*) begin
		pow_if_then39_i_i_call40_i_i = copysign_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_522)) begin
		pow_if_then39_i_i_call40_i_i_reg <= pow_if_then39_i_i_call40_i_i;
	end
end
always @(*) begin
	pow_if_then39_i_i_mul41_i_i = pow_altfp_multiply_64_0;
end
always @(*) begin
		pow_if_else_i_i_call42_i_i = copysign_return_val;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_function_call_536)) begin
		pow_if_else_i_i_call42_i_i_reg <= pow_if_else_i_i_call42_i_i;
	end
end
always @(*) begin
	pow_if_else_i_i_mul43_i_i = pow_altfp_multiply_64_0;
end
always @(*) begin
		pow_if_end44_i_i_bit_concat7 = {{pow_if_end16_i_i_bit_select5_reg, pow_if_end44_i_i_bit_concat7_bit_select_operand_2[10:0]}, pow_if_end16_i_i_bit_select6_reg[19:0]};
end
always @(*) begin
		pow_if_end44_i_i_bit_concat4 = {pow_if_end19_i_i_bit_select3_reg[11:0], pow_if_end44_i_i_bit_concat4_bit_select_operand_2[19:0]};
end
always @(*) begin
		pow_if_end44_i_i_shl50_i_i = (pow_if_end44_i_i_bit_concat4 + 32'd56623104);
end
always @(*) begin
		pow_if_end44_i_i_or51_i_i = (pow_if_end44_i_i_shl50_i_i | pow_if_end44_i_i_bit_concat7);
end
always @(*) begin
		pow_if_end44_i_i_13 = pow_if_end16_i_i_x_addr_0_i_i_reg;
end
always @(*) begin
		pow_if_end44_i_i_bit_select1 = pow_if_end44_i_i_13[31:0];
end
always @(*) begin
		pow_if_end44_i_i_bit_concat2 = {pow_if_end44_i_i_or51_i_i[31:0], pow_if_end44_i_i_bit_select1[31:0]};
end
always @(*) begin
		pow_if_end44_i_i_14 = pow_if_end44_i_i_bit_concat2;
end
always @(*) begin
	pow_if_end44_i_i_mul56_i_i = pow_altfp_multiply_64_0;
end
always @(*) begin
		pow_do_body465_i_bit_concat = {pow_if_end414_i_add458_i_reg[31:0], pow_if_end414_i_bit_select_reg[31:0]};
end
always @(*) begin
		pow_do_body465_i_15 = pow_do_body465_i_bit_concat;
end
always @(*) begin
	if ((((cur_state == LEGUP_F_pow_BB_entry_1) & (fsm_stall == 1'd0)) & (pow_entry_cmp_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = 64'h3FF0000000000000;
	end
	else if ((((cur_state == LEGUP_F_pow_BB_if_end_i_2) & (fsm_stall == 1'd0)) & (pow_if_end_i_cmp15_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = 64'h7FF8000000000000;
	end
	else if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false16_i_3) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false16_i_or_cond475_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = 64'h7FF8000000000000;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then63_i_6) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_then63_i_cond_i;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then81_i_8) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_then81_i_1;
	end
	else if ((((cur_state == LEGUP_F_pow_BB_LeafBlock1_10) & (fsm_stall == 1'd0)) & (pow_LeafBlock1_SwitchLeaf2 == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = 64'h4010000000000000;
	end
	else if (((cur_state == LEGUP_F_pow_BB_ieee754_sqrt_exit_i_26) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow__ieee754_sqrt_exit_i_3;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then138_i_28) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_then138_i_cond149_i;
	end
	else if ((((cur_state == LEGUP_F_pow_BB_if_then342_i_72) & (fsm_stall == 1'd0)) & (pow_if_then342_i_cmp345_i == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = 64'h7FF0000000000000;
	end
	else if ((((cur_state == LEGUP_F_pow_BB_if_else350_i_88) & (fsm_stall == 1'd0)) & (pow_if_else350_i_cmp353_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = 64'h7FF0000000000000;
	end
	else if ((((cur_state == LEGUP_F_pow_BB_if_then364_i_105) & (fsm_stall == 1'd0)) & (pow_if_then364_i_or_cond == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = 64'h0;
	end
	else if ((((cur_state == LEGUP_F_pow_BB_if_then_i_i_461) & (fsm_stall == 1'd0)) & (pow_if_then_i_i_cmp3_i_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_end414_i_sub450_i_reg;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then13_i_i_485) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_then13_i_i_mul14_i_i;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then18_i_i_501) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_then18_i_i_add_i_i;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then22_i_i_516) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_then22_i_i_mul23_i_i;
	end
	else if (((cur_state == LEGUP_F_pow_BB_do_body27_i_i_518) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_do_body27_i_i_12;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_then39_i_i_534) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_then39_i_i_mul41_i_i;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_else_i_i_548) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_else_i_i_mul43_i_i;
	end
	else if (((cur_state == LEGUP_F_pow_BB_if_end44_i_i_560) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_if_end44_i_i_mul56_i_i;
	end
	else /* if (((cur_state == LEGUP_F_pow_BB_do_body465_i_561) & (fsm_stall == 1'd0))) */ begin
		pow_UnifiedReturnBlock_UnifiedRetVal = pow_do_body465_i_15;
	end
end
always @(posedge clk) begin
	if ((((cur_state == LEGUP_F_pow_BB_entry_1) & (fsm_stall == 1'd0)) & (pow_entry_cmp_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_end_i_2) & (fsm_stall == 1'd0)) & (pow_if_end_i_cmp15_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if ((((cur_state == LEGUP_F_pow_BB_lor_lhs_false16_i_3) & (fsm_stall == 1'd0)) & (pow_lor_lhs_false16_i_or_cond475_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then63_i_6) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then81_i_8) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if ((((cur_state == LEGUP_F_pow_BB_LeafBlock1_10) & (fsm_stall == 1'd0)) & (pow_LeafBlock1_SwitchLeaf2 == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_ieee754_sqrt_exit_i_26) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then138_i_28) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_then342_i_72) & (fsm_stall == 1'd0)) & (pow_if_then342_i_cmp345_i == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_else350_i_88) & (fsm_stall == 1'd0)) & (pow_if_else350_i_cmp353_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_then364_i_105) & (fsm_stall == 1'd0)) & (pow_if_then364_i_or_cond == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if ((((cur_state == LEGUP_F_pow_BB_if_then_i_i_461) & (fsm_stall == 1'd0)) & (pow_if_then_i_i_cmp3_i_i == 1'd1))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then13_i_i_485) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then18_i_i_501) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then22_i_i_516) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_do_body27_i_i_518) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_then39_i_i_534) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_else_i_i_548) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_if_end44_i_i_560) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
	if (((cur_state == LEGUP_F_pow_BB_do_body465_i_561) & (fsm_stall == 1'd0))) begin
		pow_UnifiedReturnBlock_UnifiedRetVal_reg <= pow_UnifiedReturnBlock_UnifiedRetVal;
	end
end
always @(*) begin
	legup_function_call = 1'd0;
	if ((cur_state == LEGUP_function_call_504)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_522)) begin
		legup_function_call = 1'd1;
	end
	if ((cur_state == LEGUP_function_call_536)) begin
		legup_function_call = 1'd1;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_29)) begin
		pow_altfp_subtract_64_0_op0 = y_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else350_i_73)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_else181_i_add331_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then364_i_90)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_else181_i_add331_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then388_i_109)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_else181_i_4_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_138)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_end414_i_8;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_152)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_else181_i_add329_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_328)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_end414_i_add429_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_329)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_end414_i_add429_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_343)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_end414_i_add428_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_417)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_end414_i_div445_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_431)) begin
		pow_altfp_subtract_64_0_op0 = pow_if_end414_i_sub448_i;
	end
	else /* if ((cur_state == LEGUP_F_pow_BB_if_end414_i_445)) */ begin
		pow_altfp_subtract_64_0_op0 = 64'h3FF0000000000000;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_29)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_else181_i_4;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else350_i_73)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_else181_i_4_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then364_i_90)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_else181_i_4_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then388_i_109)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_then388_i_6;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_138)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_p_h_0_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_152)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_sub424_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_328)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_mul441_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_329)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_mul423_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_343)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_sub430_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_417)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_add447_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_431)) begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_add429_i_reg;
	end
	else /* if ((cur_state == LEGUP_F_pow_BB_if_end414_i_445)) */ begin
		pow_altfp_subtract_64_0_op1 = pow_if_end414_i_sub449_i;
	end
end
always @(*) begin
	pow_altfp_subtract_64_0_inst_clock = clk;
end
always @(*) begin
	pow_altfp_subtract_64_0_inst_clk_en = altfp_pow_if_else181_i_sub326_i_en;
end
always @(*) begin
	pow_altfp_subtract_64_0_inst_dataa = pow_altfp_subtract_64_0_op0;
end
always @(*) begin
	pow_altfp_subtract_64_0_inst_datab = pow_altfp_subtract_64_0_op1;
end
always @(*) begin
	pow_if_else181_i_sub326_i_out = pow_altfp_subtract_64_0_inst_result;
end
always @(*) begin
	altfp_pow_if_else181_i_sub326_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	pow_altfp_subtract_64_0 = pow_if_else181_i_sub326_i_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_29)) begin
		pow_altfp_multiply_64_0_op0 = y_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_166)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_sub425_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_167)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_8_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_168)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_8_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_206)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_add429_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_217)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_mul432_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_242)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_mul432_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_267)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_mul432_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_292)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_mul432_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_317)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_mul432_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_342)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_add429_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_357)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_add429_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end_i_i_462)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end414_i_sub450_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then13_i_i_474)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_end_i_i_mul_i_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then22_i_i_505)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_then22_i_i_call_i_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then39_i_i_523)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_then39_i_i_call40_i_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else_i_i_537)) begin
		pow_altfp_multiply_64_0_op0 = pow_if_else_i_i_call42_i_i_reg;
	end
	else /* if ((cur_state == LEGUP_F_pow_BB_if_end44_i_i_549)) */ begin
		pow_altfp_multiply_64_0_op0 = pow_if_end44_i_i_14;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_29)) begin
		pow_altfp_multiply_64_0_op1 = 64'h0;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_166)) begin
		pow_altfp_multiply_64_0_op1 = 64'h3FE62E42FEFA39EF;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_167)) begin
		pow_altfp_multiply_64_0_op1 = 64'hBE205C610CA86C39;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_168)) begin
		pow_altfp_multiply_64_0_op1 = 64'h3FE62E4300000000;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_206)) begin
		pow_altfp_multiply_64_0_op1 = pow_if_end414_i_add429_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_217)) begin
		pow_altfp_multiply_64_0_op1 = 64'h3E66376972BEA4D0;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_242)) begin
		pow_altfp_multiply_64_0_op1 = pow_if_end414_i_add434_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_267)) begin
		pow_altfp_multiply_64_0_op1 = pow_if_end414_i_add436_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_292)) begin
		pow_altfp_multiply_64_0_op1 = pow_if_end414_i_add438_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_317)) begin
		pow_altfp_multiply_64_0_op1 = pow_if_end414_i_add440_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_342)) begin
		pow_altfp_multiply_64_0_op1 = pow_if_end414_i_sub442_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_357)) begin
		pow_altfp_multiply_64_0_op1 = pow_if_end414_i_sub431_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end_i_i_462)) begin
		pow_altfp_multiply_64_0_op1 = 64'h4350000000000000;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then13_i_i_474)) begin
		pow_altfp_multiply_64_0_op1 = 64'h1A56E1FC2F8F359;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then22_i_i_505)) begin
		pow_altfp_multiply_64_0_op1 = 64'h7E37E43C8800759C;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_then39_i_i_523)) begin
		pow_altfp_multiply_64_0_op1 = 64'h7E37E43C8800759C;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else_i_i_537)) begin
		pow_altfp_multiply_64_0_op1 = 64'h1A56E1FC2F8F359;
	end
	else /* if ((cur_state == LEGUP_F_pow_BB_if_end44_i_i_549)) */ begin
		pow_altfp_multiply_64_0_op1 = 64'h3C90000000000000;
	end
end
always @(*) begin
	pow_altfp_multiply_64_0_inst_clock = clk;
end
always @(*) begin
	pow_altfp_multiply_64_0_inst_clk_en = altfp_pow_if_else181_i_mul328_i_en;
end
always @(*) begin
	pow_altfp_multiply_64_0_inst_dataa = pow_altfp_multiply_64_0_op0;
end
always @(*) begin
	pow_altfp_multiply_64_0_inst_datab = pow_altfp_multiply_64_0_op1;
end
always @(*) begin
	pow_if_else181_i_mul328_i_out = pow_altfp_multiply_64_0_inst_result;
end
always @(*) begin
	altfp_pow_if_else181_i_mul328_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	pow_altfp_multiply_64_0 = pow_if_else181_i_mul328_i_out;
end
always @(*) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_43)) begin
		pow_altfp_add_64_0_op0 = pow_if_else181_i_mul328_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else181_i_57)) begin
		pow_altfp_add_64_0_op0 = pow_if_else181_i_4_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else350_i_73)) begin
		pow_altfp_add_64_0_op0 = pow_if_else181_i_add329_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_124)) begin
		pow_altfp_add_64_0_op0 = pow_if_else181_i_add329_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_178)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_mul427_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_192)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_mul423_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_228)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_mul433_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_253)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_mul435_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_278)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_mul437_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_303)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_mul439_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_342)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_sub442_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_368)) begin
		pow_altfp_add_64_0_op0 = pow_if_end414_i_sub431_i_reg;
	end
	else /* if ((cur_state == LEGUP_F_pow_BB_if_then18_i_i_487)) */ begin
		pow_altfp_add_64_0_op0 = pow_if_end16_i_i_x_addr_0_i_i_reg;
	end
end
always @(*) begin
	if ((cur_state == LEGUP_F_pow_BB_if_else181_i_43)) begin
		pow_altfp_add_64_0_op1 = pow_if_else181_i_sub326_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else181_i_57)) begin
		pow_altfp_add_64_0_op1 = pow_if_else181_i_add329_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_else350_i_73)) begin
		pow_altfp_add_64_0_op1 = 64'h3C971547652B82FE;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_124)) begin
		pow_altfp_add_64_0_op1 = pow_if_end414_i_p_h_0_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_178)) begin
		pow_altfp_add_64_0_op1 = pow_if_end414_i_mul426_i_reg;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_192)) begin
		pow_altfp_add_64_0_op1 = pow_if_end414_i_add428_i;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_228)) begin
		pow_altfp_add_64_0_op1 = 64'hBEBBBD41C5D26BF1;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_253)) begin
		pow_altfp_add_64_0_op1 = 64'h3F11566AAF25DE2C;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_278)) begin
		pow_altfp_add_64_0_op1 = 64'hBF66C16C16BEBD93;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_303)) begin
		pow_altfp_add_64_0_op1 = 64'h3FC555555555553E;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_342)) begin
		pow_altfp_add_64_0_op1 = 64'hC000000000000000;
	end
	else if ((cur_state == LEGUP_F_pow_BB_if_end414_i_368)) begin
		pow_altfp_add_64_0_op1 = pow_if_end414_i_mul446_i;
	end
	else /* if ((cur_state == LEGUP_F_pow_BB_if_then18_i_i_487)) */ begin
		pow_altfp_add_64_0_op1 = pow_if_end16_i_i_x_addr_0_i_i_reg;
	end
end
always @(*) begin
	pow_altfp_add_64_0_inst_clock = clk;
end
always @(*) begin
	pow_altfp_add_64_0_inst_clk_en = altfp_pow_if_else181_i_add329_i_en;
end
always @(*) begin
	pow_altfp_add_64_0_inst_dataa = pow_altfp_add_64_0_op0;
end
always @(*) begin
	pow_altfp_add_64_0_inst_datab = pow_altfp_add_64_0_op1;
end
always @(*) begin
	pow_if_else181_i_add329_i_out = pow_altfp_add_64_0_inst_result;
end
always @(*) begin
	altfp_pow_if_else181_i_add329_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	pow_altfp_add_64_0 = pow_if_else181_i_add329_i_out;
end
always @(*) begin
		pow_altfp_divide_64_0_op0 = pow_if_end414_i_mul443_i_reg;
end
always @(*) begin
		pow_altfp_divide_64_0_op1 = pow_if_end414_i_sub444_i;
end
always @(*) begin
	pow_altfp_divide_64_0_inst_clock = clk;
end
always @(*) begin
	pow_altfp_divide_64_0_inst_clk_en = altfp_pow_if_end414_i_div445_i_en;
end
always @(*) begin
	pow_altfp_divide_64_0_inst_dataa = pow_altfp_divide_64_0_op0;
end
always @(*) begin
	pow_altfp_divide_64_0_inst_datab = pow_altfp_divide_64_0_op1;
end
always @(*) begin
	pow_if_end414_i_div445_i_out = pow_altfp_divide_64_0_inst_result;
end
always @(*) begin
	altfp_pow_if_end414_i_div445_i_en = ~((fsm_stall | legup_function_call));
end
always @(*) begin
	pow_altfp_divide_64_0 = pow_if_end414_i_div445_i_out;
end
assign pow_entry_bit_concat60_bit_select_operand_0 = 1'd0;
assign pow_if_end55_i_i_bit_concat57_bit_select_operand_2 = 1'd0;
assign pow_if_end55_i_i_bit_concat55_bit_select_operand_0 = 1'd0;
assign pow_if_then70_i_i_bit_concat52_bit_select_operand_0 = 31'd0;
assign pow_if_end87_i_i_bit_concat48_bit_select_operand_2 = 1'd0;
assign pow_if_end87_i_i_bit_concat46_bit_select_operand_0 = 1'd0;
assign pow_if_else111_i_i_bit_concat44_bit_select_operand_0 = 31'd0;
assign pow_if_then138_i_cmp148_i_op1_temp = 32'd0;
assign pow_if_else181_i_bit_concat39_bit_select_operand_2 = 32'd0;
always @(*) begin
	altfp_compare64_1_inst_0_clock = clk;
end
always @(*) begin
	altfp_compare64_1_inst_0_clk_en = altfp_pow_if_else350_i_cmp353_i_en;
end
always @(*) begin
	altfp_compare64_1_inst_0_dataa = pow_if_else350_i_add351_i;
end
always @(*) begin
	altfp_compare64_1_inst_0_datab = pow_if_else350_i_sub352_i;
end
always @(*) begin
	pow_if_else350_i_cmp353_i_out = altfp_compare64_1_inst_0_agb;
end
always @(*) begin
	altfp_pow_if_else350_i_cmp353_i_en = ~((fsm_stall | legup_function_call));
end
assign pow_if_else360_i_bit_concat35_bit_select_operand_0 = 1'd0;
assign pow_if_else360_i_bit_concat35_bit_select_operand_4 = 10'd0;
always @(*) begin
	altfp_compare64_1_inst_1_clock = clk;
end
always @(*) begin
	altfp_compare64_1_inst_1_clk_en = altfp_pow_if_then364_i_cmp374_i_en;
end
always @(*) begin
	altfp_compare64_1_inst_1_dataa = pow_if_else181_i_add329_i_reg;
end
always @(*) begin
	altfp_compare64_1_inst_1_datab = pow_if_then364_i_sub373_i;
end
always @(*) begin
	pow_if_then364_i_cmp374_i_out = altfp_compare64_1_inst_1_agb;
end
always @(*) begin
	altfp_pow_if_then364_i_cmp374_i_en = ~((fsm_stall | legup_function_call));
end
assign pow_if_end382_i_bit_concat33_bit_select_operand_0 = 1'd0;
assign pow_if_then388_i_bit_concat31_bit_select_operand_0 = 21'd0;
assign pow_if_then388_i_bit_concat29_bit_select_operand_0 = 21'd0;
assign pow_if_then388_i_bit_concat26_bit_select_operand_0 = 12'd1;
assign pow_if_then388_i_bit_concat27_bit_select_operand_2 = 32'd0;
assign pow_if_end414_i_bit_concat20_bit_select_operand_2 = 20'd0;
assign pow_if_end414_i_bit_concat23_bit_select_operand_2 = 32'd0;
assign pow_if_end414_i_cmp460_i_op1_temp = 32'd1;
assign pow_if_then462_i_bit_concat18_bit_select_operand_0 = 21'd0;
assign pow_if_then_i_i_bit_concat16_bit_select_operand_0 = 1'd0;
assign pow_if_end_i_i_bit_concat13_bit_select_operand_0 = 21'd0;
assign pow_if_end19_i_i_cmp21_i_i_op1_temp = 32'd2046;
assign pow_if_end24_i_i_cmp25_i_i_op1_temp = 32'd0;
assign pow_do_body27_i_i_bit_concat11_bit_select_operand_2 = 11'd0;
assign pow_do_body27_i_i_bit_concat10_bit_select_operand_2 = 20'd0;
assign pow_if_then37_i_i_cmp38_i_i_op1_temp = 32'd50000;
assign pow_if_end44_i_i_bit_concat7_bit_select_operand_2 = 11'd0;
assign pow_if_end44_i_i_bit_concat4_bit_select_operand_2 = 20'd0;
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
	end
	if ((cur_state == LEGUP_F_pow_BB_UnifiedReturnBlock_562)) begin
		finish <= (fsm_stall == 1'd0);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 64'd0;
	end
	if ((cur_state == LEGUP_F_pow_BB_UnifiedReturnBlock_562)) begin
		return_val <= pow_UnifiedReturnBlock_UnifiedRetVal_reg;
	end
end
always @(posedge clk) begin
	if (reset) begin
		copysign_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_then22_i_i_503)) begin
		copysign_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_504) & ~(fsm_stall))) begin
		copysign_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_then39_i_i_521)) begin
		copysign_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_522) & ~(fsm_stall))) begin
		copysign_start <= 1'd0;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_else_i_i_535)) begin
		copysign_start <= 1'd1;
	end
	if (((cur_state == LEGUP_function_call_536) & ~(fsm_stall))) begin
		copysign_start <= 1'd0;
	end
end
always @(posedge clk) begin
	copysign__0 <= 64'd0;
	if ((cur_state == LEGUP_F_pow_BB_if_then22_i_i_503)) begin
		copysign__0 <= 64'h7E37E43C8800759C;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_then39_i_i_521)) begin
		copysign__0 <= 64'h7E37E43C8800759C;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_else_i_i_535)) begin
		copysign__0 <= 64'h1A56E1FC2F8F359;
	end
end
always @(posedge clk) begin
	copysign__1 <= 64'd0;
	if ((cur_state == LEGUP_F_pow_BB_if_then22_i_i_503)) begin
		copysign__1 <= pow_if_end16_i_i_x_addr_0_i_i_reg;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_then39_i_i_521)) begin
		copysign__1 <= pow_if_end16_i_i_x_addr_0_i_i_reg;
	end
	if ((cur_state == LEGUP_F_pow_BB_if_else_i_i_535)) begin
		copysign__1 <= pow_if_end16_i_i_x_addr_0_i_i_reg;
	end
end

endmodule
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	data_a,
	byteena_a,
	wren_b,
	data_b,
	byteena_b,
	q_b,
	q_a
);

parameter  width_a = 1'd0;
parameter  widthad_a = 1'd0;
parameter  numwords_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_b = 1'd0;
parameter  latency = 1;
parameter  init_file = "UNUSED";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
localparam output_registered = (latency == 1)? "UNREGISTERED" : "CLOCK0";
input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
output wire [(width_a-1):0] q_a;
wire [(width_a-1):0] q_a_wire;
input [(widthad_b-1):0] address_b;
output wire [(width_b-1):0] q_b;
wire [(width_b-1):0] q_b_wire;
input  wren_a;
input [(width_a-1):0] data_a;
input [width_be_a-1:0] byteena_a;
input  wren_b;
input [(width_b-1):0] data_b;
input [width_be_b-1:0] byteena_b;
reg  clk_wire;

altsyncram altsyncram_component (
	.address_a (address_a),
    .clock0 (clk_wire),
    .clock1 (1'd1),
    .clocken0 (clken),
    .clocken1 (1'd1),
    .clocken2 (1'd1),
    .clocken3 (1'd1),
    .aclr0 (1'd0),
    .aclr1 (1'd0),
    .addressstall_a (1'd0),
    .eccstatus (),
    .rden_a (clken),
    .q_a (q_a),
	.address_b (address_b),
    .addressstall_b (1'd0),
    .rden_b (clken),
    .q_b (q_b),
    .wren_a (wren_a),
    .data_a (data_a),
    .wren_b (wren_b),
    .data_b (data_b),
    .byteena_b (byteena_b),
    .byteena_a (byteena_a)
);
defparam
    altsyncram_component.width_byteena_a = width_be_a,
    altsyncram_component.width_byteena_b = width_be_b,
    altsyncram_component.operation_mode = "BIDIR_DUAL_PORT",
    altsyncram_component.read_during_write_mode_mixed_ports = "OLD_DATA",
    altsyncram_component.init_file = init_file,
    altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
    altsyncram_component.lpm_type = "altsyncram",
    altsyncram_component.power_up_uninitialized = "FALSE",
    altsyncram_component.intended_device_family = "Arria10",
    altsyncram_component.clock_enable_input_b = "BYPASS",
    altsyncram_component.clock_enable_output_b = "BYPASS",
    altsyncram_component.outdata_aclr_b = "NONE",
    altsyncram_component.outdata_reg_b = output_registered,
    altsyncram_component.numwords_b = numwords_b,
    altsyncram_component.widthad_b = widthad_b,
    altsyncram_component.width_b = width_b,
    altsyncram_component.address_reg_b = "CLOCK0",
    altsyncram_component.byteena_reg_b = "CLOCK0",
    altsyncram_component.indata_reg_b = "CLOCK0",
    altsyncram_component.wrcontrol_wraddress_reg_b = "CLOCK0",
    altsyncram_component.clock_enable_input_a = "BYPASS",
    altsyncram_component.clock_enable_output_a = "BYPASS",
    altsyncram_component.outdata_aclr_a = "NONE",
    altsyncram_component.outdata_reg_a = output_registered,
    altsyncram_component.numwords_a = numwords_a,
    altsyncram_component.widthad_a = widthad_a,
    altsyncram_component.width_a = width_a;

always @(*) begin
	clk_wire = clk;
end


endmodule
module ram_single_port_intel
(
	clk,
	clken,
	address_a,
	wren_a,
	data_a,
	byteena_a,
	q_a
);

parameter  width_a = 1'd0;
parameter  widthad_a = 1'd0;
parameter  numwords_a = 1'd0;
parameter  latency = 1;
parameter  init_file = "UNUSED";
parameter  width_be_a = 1'd0;
localparam output_registered = (latency == 1)? "UNREGISTERED" : "CLOCK0";
input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
output wire [(width_a-1):0] q_a;
wire [(width_a-1):0] q_a_wire;
input  wren_a;
input [(width_a-1):0] data_a;
input [width_be_a-1:0] byteena_a;
reg  clk_wire;

altsyncram altsyncram_component (
	.address_a (address_a),
    .clock0 (clk_wire),
    .clock1 (1'd1),
    .clocken0 (clken),
    .clocken1 (1'd1),
    .clocken2 (1'd1),
    .clocken3 (1'd1),
    .aclr0 (1'd0),
    .aclr1 (1'd0),
    .addressstall_a (1'd0),
    .eccstatus (),
    .rden_a (clken),
    .q_a (q_a),
    .wren_a (wren_a),
    .data_a (data_a),
    .byteena_a (byteena_a)
);
defparam
    altsyncram_component.width_byteena_a = width_be_a,
    altsyncram_component.operation_mode = "SINGLE_PORT",
    altsyncram_component.read_during_write_mode_mixed_ports = "OLD_DATA",
    altsyncram_component.init_file = init_file,
    altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
    altsyncram_component.lpm_type = "altsyncram",
    altsyncram_component.power_up_uninitialized = "FALSE",
    altsyncram_component.intended_device_family = "Arria10",
    altsyncram_component.clock_enable_input_a = "BYPASS",
    altsyncram_component.clock_enable_output_a = "BYPASS",
    altsyncram_component.outdata_aclr_a = "NONE",
    altsyncram_component.outdata_reg_a = output_registered,
    altsyncram_component.numwords_a = numwords_a,
    altsyncram_component.widthad_a = widthad_a,
    altsyncram_component.width_a = width_a;

always @(*) begin
	clk_wire = clk;
end


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	q_a,
	address_b,
	q_b
);

parameter  width_a = 1'd0;
parameter  widthad_a = 1'd0;
parameter  numwords_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = {`MEM_INIT_DIR, "UNUSED.mif"};
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
output wire [(width_a-1):0] q_a;
reg [(width_a-1):0] q_a_wire;
input [(widthad_b-1):0] address_b;
output wire [(width_b-1):0] q_b;
reg [(width_b-1):0] q_b_wire;

(* ram_init_file = init_file *) reg [width_a-1:0] ram [numwords_a-1:0];

integer i;
/* synthesis translate_off */
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == {`MEM_INIT_DIR, "UNUSED.mif"})
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

localparam input_latency = ((latency - 1) >> 1);
localparam output_latency = (latency - 1) - input_latency;
integer j;

reg [(widthad_a-1):0] address_a_reg[input_latency:0];
reg [(widthad_b-1):0] address_b_reg[input_latency:0];

always @(*)
begin
  address_a_reg[0] = address_a;
  address_b_reg[0] = address_b;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < input_latency; j=j+1)
   begin
       address_a_reg[j+1] <= address_a_reg[j];
       address_b_reg[j+1] <= address_b_reg[j];
   end
end

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a_reg[input_latency]];
end

always @ (posedge clk)
if (clken)
begin
    q_b_wire <= ram[address_b_reg[input_latency]];
end


reg [(width_a-1):0] q_a_reg[output_latency:0];

always @(*)
begin
   q_a_reg[0] <= q_a_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < output_latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
   end
end

assign q_a = q_a_reg[output_latency];
reg [(width_b-1):0] q_b_reg[output_latency:0];

always @(*)
begin
   q_b_reg[0] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 0; j < output_latency; j=j+1)
   begin
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_b = q_b_reg[output_latency];

endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.finish (finish),
	.return_val (return_val)
);




initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(posedge clk) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end


endmodule
