
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009e  00800200  00001370  00001404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001370  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080029e  0080029e  000014a2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000014a2  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001f8  00000000  00000000  000014fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001961  00000000  00000000  000016f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cf2  00000000  00000000  00003057  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000f5b  00000000  00000000  00003d49  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004c8  00000000  00000000  00004ca4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000603  00000000  00000000  0000516c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000de6  00000000  00000000  0000576f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000168  00000000  00000000  00006555  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	3d c3       	rjmp	.+1658   	; 0x718 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a7 03       	fmuls	r18, r23
      e6:	f9 03       	fmulsu	r23, r17
      e8:	f9 03       	fmulsu	r23, r17
      ea:	f9 03       	fmulsu	r23, r17
      ec:	f9 03       	fmulsu	r23, r17
      ee:	f9 03       	fmulsu	r23, r17
      f0:	f9 03       	fmulsu	r23, r17
      f2:	f9 03       	fmulsu	r23, r17
      f4:	a7 03       	fmuls	r18, r23
      f6:	f9 03       	fmulsu	r23, r17
      f8:	f9 03       	fmulsu	r23, r17
      fa:	f9 03       	fmulsu	r23, r17
      fc:	f9 03       	fmulsu	r23, r17
      fe:	f9 03       	fmulsu	r23, r17
     100:	f9 03       	fmulsu	r23, r17
     102:	f9 03       	fmulsu	r23, r17
     104:	a9 03       	fmulsu	r18, r17
     106:	f9 03       	fmulsu	r23, r17
     108:	f9 03       	fmulsu	r23, r17
     10a:	f9 03       	fmulsu	r23, r17
     10c:	f9 03       	fmulsu	r23, r17
     10e:	f9 03       	fmulsu	r23, r17
     110:	f9 03       	fmulsu	r23, r17
     112:	f9 03       	fmulsu	r23, r17
     114:	f9 03       	fmulsu	r23, r17
     116:	f9 03       	fmulsu	r23, r17
     118:	f9 03       	fmulsu	r23, r17
     11a:	f9 03       	fmulsu	r23, r17
     11c:	f9 03       	fmulsu	r23, r17
     11e:	f9 03       	fmulsu	r23, r17
     120:	f9 03       	fmulsu	r23, r17
     122:	f9 03       	fmulsu	r23, r17
     124:	a9 03       	fmulsu	r18, r17
     126:	f9 03       	fmulsu	r23, r17
     128:	f9 03       	fmulsu	r23, r17
     12a:	f9 03       	fmulsu	r23, r17
     12c:	f9 03       	fmulsu	r23, r17
     12e:	f9 03       	fmulsu	r23, r17
     130:	f9 03       	fmulsu	r23, r17
     132:	f9 03       	fmulsu	r23, r17
     134:	f9 03       	fmulsu	r23, r17
     136:	f9 03       	fmulsu	r23, r17
     138:	f9 03       	fmulsu	r23, r17
     13a:	f9 03       	fmulsu	r23, r17
     13c:	f9 03       	fmulsu	r23, r17
     13e:	f9 03       	fmulsu	r23, r17
     140:	f9 03       	fmulsu	r23, r17
     142:	f9 03       	fmulsu	r23, r17
     144:	f5 03       	fmuls	r23, r21
     146:	f9 03       	fmulsu	r23, r17
     148:	f9 03       	fmulsu	r23, r17
     14a:	f9 03       	fmulsu	r23, r17
     14c:	f9 03       	fmulsu	r23, r17
     14e:	f9 03       	fmulsu	r23, r17
     150:	f9 03       	fmulsu	r23, r17
     152:	f9 03       	fmulsu	r23, r17
     154:	d2 03       	fmuls	r21, r18
     156:	f9 03       	fmulsu	r23, r17
     158:	f9 03       	fmulsu	r23, r17
     15a:	f9 03       	fmulsu	r23, r17
     15c:	f9 03       	fmulsu	r23, r17
     15e:	f9 03       	fmulsu	r23, r17
     160:	f9 03       	fmulsu	r23, r17
     162:	f9 03       	fmulsu	r23, r17
     164:	f9 03       	fmulsu	r23, r17
     166:	f9 03       	fmulsu	r23, r17
     168:	f9 03       	fmulsu	r23, r17
     16a:	f9 03       	fmulsu	r23, r17
     16c:	f9 03       	fmulsu	r23, r17
     16e:	f9 03       	fmulsu	r23, r17
     170:	f9 03       	fmulsu	r23, r17
     172:	f9 03       	fmulsu	r23, r17
     174:	c6 03       	fmuls	r20, r22
     176:	f9 03       	fmulsu	r23, r17
     178:	f9 03       	fmulsu	r23, r17
     17a:	f9 03       	fmulsu	r23, r17
     17c:	f9 03       	fmulsu	r23, r17
     17e:	f9 03       	fmulsu	r23, r17
     180:	f9 03       	fmulsu	r23, r17
     182:	f9 03       	fmulsu	r23, r17
     184:	e4 03       	fmuls	r22, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 e7       	ldi	r30, 0x70	; 112
     19e:	f3 e1       	ldi	r31, 0x13	; 19
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 39       	cpi	r26, 0x9E	; 158
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae e9       	ldi	r26, 0x9E	; 158
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 3a       	cpi	r26, 0xAF	; 175
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d1       	rcall	.+554    	; 0x3ec <main>
     1c2:	0c 94 b6 09 	jmp	0x136c	; 0x136c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	28 3c       	cpi	r18, 0xC8	; 200
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:
		printf("can message send %d", msg->data[i]);
	}
	printf("\n\r");
	mcp2515_request(MCP_RTS_TX0);
	//Do something...
}
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	1d d1       	rcall	.+570    	; 0x45c <mcp2515_init>
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	3b d1       	rcall	.+630    	; 0x4a0 <mcp2515_write>
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	47 d1       	rcall	.+654    	; 0x4cc <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	3d d1       	rcall	.+634    	; 0x4cc <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	fc d0       	rcall	.+504    	; 0x462 <mcp2515_read>
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
     26e:	99 f0       	breq	.+38     	; 0x296 <can_init+0x8a>
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e0       	ldi	r24, 0x07	; 7
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	5d d4       	rcall	.+2234   	; 0xb38 <printf>
     27e:	80 e8       	ldi	r24, 0x80	; 128
     280:	92 e0       	ldi	r25, 0x02	; 2
     282:	9f 93       	push	r25
     284:	8f 93       	push	r24
     286:	58 d4       	rcall	.+2224   	; 0xb38 <printf>
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	07 c0       	rjmp	.+14     	; 0x2a4 <can_init+0x98>
     296:	8b e4       	ldi	r24, 0x4B	; 75
     298:	92 e0       	ldi	r25, 0x02	; 2
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	4c d4       	rcall	.+2200   	; 0xb38 <printf>
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
     2a4:	2a 96       	adiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	cd b7       	in	r28, 0x3d	; 61
     2c2:	de b7       	in	r29, 0x3e	; 62
     2c4:	2a 97       	sbiw	r28, 0x0a	; 10
     2c6:	0f b6       	in	r0, 0x3f	; 63
     2c8:	f8 94       	cli
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	0f be       	out	0x3f, r0	; 63
     2ce:	cd bf       	out	0x3d, r28	; 61
     2d0:	8c 01       	movw	r16, r24
     2d2:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	be 01       	movw	r22, r28
     2d8:	6f 5f       	subi	r22, 0xFF	; 255
     2da:	7f 4f       	sbci	r23, 0xFF	; 255
     2dc:	8c e2       	ldi	r24, 0x2C	; 44
     2de:	c1 d0       	rcall	.+386    	; 0x462 <mcp2515_read>

	if (!result[0]){
     2e0:	89 81       	ldd	r24, Y+1	; 0x01
     2e2:	81 11       	cpse	r24, r1
     2e4:	0b c0       	rjmp	.+22     	; 0x2fc <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     2e6:	1f 92       	push	r1
     2e8:	1f 92       	push	r1
     2ea:	21 e7       	ldi	r18, 0x71	; 113
     2ec:	32 e0       	ldi	r19, 0x02	; 2
     2ee:	3f 93       	push	r19
     2f0:	2f 93       	push	r18
     2f2:	22 d4       	rcall	.+2116   	; 0xb38 <printf>
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     2fc:	41 e0       	ldi	r20, 0x01	; 1
     2fe:	be 01       	movw	r22, r28
     300:	6f 5f       	subi	r22, 0xFF	; 255
     302:	7f 4f       	sbci	r23, 0xFF	; 255
     304:	85 e6       	ldi	r24, 0x65	; 101
     306:	8f 0d       	add	r24, r15
     308:	ac d0       	rcall	.+344    	; 0x462 <mcp2515_read>
	msg->length = result[0];
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	f8 01       	movw	r30, r16
     30e:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     310:	41 e0       	ldi	r20, 0x01	; 1
     312:	be 01       	movw	r22, r28
     314:	6f 5f       	subi	r22, 0xFF	; 255
     316:	7f 4f       	sbci	r23, 0xFF	; 255
     318:	81 e6       	ldi	r24, 0x61	; 97
     31a:	8f 0d       	add	r24, r15
     31c:	a2 d0       	rcall	.+324    	; 0x462 <mcp2515_read>
	msg->id = result[0];
     31e:	29 81       	ldd	r18, Y+1	; 0x01
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	f8 01       	movw	r30, r16
     324:	31 83       	std	Z+1, r19	; 0x01
     326:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     328:	42 81       	ldd	r20, Z+2	; 0x02
     32a:	be 01       	movw	r22, r28
     32c:	6f 5f       	subi	r22, 0xFF	; 255
     32e:	7f 4f       	sbci	r23, 0xFF	; 255
     330:	86 e6       	ldi	r24, 0x66	; 102
     332:	8f 0d       	add	r24, r15
     334:	96 d0       	rcall	.+300    	; 0x462 <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     336:	f8 01       	movw	r30, r16
     338:	92 81       	ldd	r25, Z+2	; 0x02
     33a:	99 23       	and	r25, r25
     33c:	61 f0       	breq	.+24     	; 0x356 <can_data_receive+0xa0>
     33e:	9e 01       	movw	r18, r28
     340:	2f 5f       	subi	r18, 0xFF	; 255
     342:	3f 4f       	sbci	r19, 0xFF	; 255
     344:	d8 01       	movw	r26, r16
     346:	13 96       	adiw	r26, 0x03	; 3
     348:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     34a:	81 91       	ld	r24, Z+
     34c:	8d 93       	st	X+, r24
     34e:	8e 2f       	mov	r24, r30
     350:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     352:	89 17       	cp	r24, r25
     354:	d0 f3       	brcs	.-12     	; 0x34a <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     356:	40 e0       	ldi	r20, 0x00	; 0
     358:	61 e0       	ldi	r22, 0x01	; 1
     35a:	8c e2       	ldi	r24, 0x2C	; 44
     35c:	b7 d0       	rcall	.+366    	; 0x4cc <mcp2515_bit_modify>
}
     35e:	2a 96       	adiw	r28, 0x0a	; 10
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	f8 94       	cli
     364:	de bf       	out	0x3e, r29	; 62
     366:	0f be       	out	0x3f, r0	; 63
     368:	cd bf       	out	0x3d, r28	; 61
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	ff 90       	pop	r15
     374:	08 95       	ret

00000376 <can_get_message>:

int can_get_message(struct can_message* message)
{
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	0f b6       	in	r0, 0x3f	; 63
     386:	f8 94       	cli
     388:	de bf       	out	0x3e, r29	; 62
     38a:	0f be       	out	0x3f, r0	; 63
     38c:	cd bf       	out	0x3d, r28	; 61
     38e:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     390:	41 e0       	ldi	r20, 0x01	; 1
     392:	be 01       	movw	r22, r28
     394:	6f 5f       	subi	r22, 0xFF	; 255
     396:	7f 4f       	sbci	r23, 0xFF	; 255
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	63 d0       	rcall	.+198    	; 0x462 <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     39c:	89 81       	ldd	r24, Y+1	; 0x01
     39e:	80 ff       	sbrs	r24, 0
     3a0:	0b c0       	rjmp	.+22     	; 0x3b8 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     3a2:	60 e0       	ldi	r22, 0x00	; 0
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	c8 01       	movw	r24, r16
     3a8:	86 df       	rcall	.-244    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	61 e0       	ldi	r22, 0x01	; 1
     3ae:	8c e2       	ldi	r24, 0x2C	; 44
     3b0:	8d d0       	rcall	.+282    	; 0x4cc <mcp2515_bit_modify>
		return 1;
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	0f c0       	rjmp	.+30     	; 0x3d6 <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     3b8:	81 ff       	sbrs	r24, 1
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     3bc:	61 e0       	ldi	r22, 0x01	; 1
     3be:	70 e0       	ldi	r23, 0x00	; 0
     3c0:	c8 01       	movw	r24, r16
     3c2:	79 df       	rcall	.-270    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     3c4:	40 e0       	ldi	r20, 0x00	; 0
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	8c e2       	ldi	r24, 0x2C	; 44
     3ca:	80 d0       	rcall	.+256    	; 0x4cc <mcp2515_bit_modify>
		return 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <can_get_message+0x60>
	}
	else
	{
		return 0;
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     3d6:	2a 96       	adiw	r28, 0x0a	; 10
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	f8 94       	cli
     3dc:	de bf       	out	0x3e, r29	; 62
     3de:	0f be       	out	0x3f, r0	; 63
     3e0:	cd bf       	out	0x3d, r28	; 61
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	1f 91       	pop	r17
     3e8:	0f 91       	pop	r16
     3ea:	08 95       	ret

000003ec <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	cd b7       	in	r28, 0x3d	; 61
     3f2:	de b7       	in	r29, 0x3e	; 62
     3f4:	2d 97       	sbiw	r28, 0x0d	; 13
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	f8 94       	cli
     3fa:	de bf       	out	0x3e, r29	; 62
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	cd bf       	out	0x3d, r28	; 61
	
	USART_Init(MYUBRR);
     400:	87 e6       	ldi	r24, 0x67	; 103
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	1c d2       	rcall	.+1080   	; 0x83e <USART_Init>
	printf("start \n\r \n");
     406:	83 e8       	ldi	r24, 0x83	; 131
     408:	92 e0       	ldi	r25, 0x02	; 2
     40a:	a7 d3       	rcall	.+1870   	; 0xb5a <puts>
	
	can_init();
     40c:	ff de       	rcall	.-514    	; 0x20c <can_init>
	

	
	struct can_message message;
	message.id = 3;
     40e:	83 e0       	ldi	r24, 0x03	; 3
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	9a 83       	std	Y+2, r25	; 0x02
     414:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	8b 83       	std	Y+3, r24	; 0x03
	message.data[0] = (uint8_t) 'c';
     41a:	83 e6       	ldi	r24, 0x63	; 99
     41c:	8c 83       	std	Y+4, r24	; 0x04
	
	struct can_message message2;
	message2.id = 3;
	message2.length = 1;

	pwm_init();	
     41e:	ee d0       	rcall	.+476    	; 0x5fc <pwm_init>
	adc_init();
     420:	d3 de       	rcall	.-602    	; 0x1c8 <adc_init>
	
	//pwm_set_pulse_width(50000);	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     422:	db de       	rcall	.-586    	; 0x1da <adc_read>
	int new_val = adc_read();
     424:	da de       	rcall	.-588    	; 0x1da <adc_read>
	
	int loose_counter = 0;
	sei();
     426:	78 94       	sei
	motor_init();
     428:	7c d0       	rcall	.+248    	; 0x522 <motor_init>
    {
		//motor_speed_control(can_get_message(&message));
		
		
		//motor_dac_write(80);
		if(can_get_message(&message)){
     42a:	ce 01       	movw	r24, r28
     42c:	01 96       	adiw	r24, 0x01	; 1
     42e:	a3 df       	rcall	.-186    	; 0x376 <can_get_message>
     430:	89 2b       	or	r24, r25
     432:	d9 f3       	breq	.-10     	; 0x42a <main+0x3e>
			motor_speed_control(message.data[0]);
     434:	8c 81       	ldd	r24, Y+4	; 0x04
     436:	a2 d0       	rcall	.+324    	; 0x57c <motor_speed_control>
     438:	f8 cf       	rjmp	.-16     	; 0x42a <main+0x3e>

0000043a <mcp2515_reset>:
		
	uint8_t cmd[] = {rqs};
	spi_write(cmd, 1);		
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
}
     43a:	cf 93       	push	r28
     43c:	df 93       	push	r29
     43e:	1f 92       	push	r1
     440:	cd b7       	in	r28, 0x3d	; 61
     442:	de b7       	in	r29, 0x3e	; 62
     444:	2f 98       	cbi	0x05, 7	; 5
     446:	80 ec       	ldi	r24, 0xC0	; 192
     448:	89 83       	std	Y+1, r24	; 0x01
     44a:	61 e0       	ldi	r22, 0x01	; 1
     44c:	ce 01       	movw	r24, r28
     44e:	01 96       	adiw	r24, 0x01	; 1
     450:	23 d1       	rcall	.+582    	; 0x698 <spi_write>
     452:	2f 9a       	sbi	0x05, 7	; 5
     454:	0f 90       	pop	r0
     456:	df 91       	pop	r29
     458:	cf 91       	pop	r28
     45a:	08 95       	ret

0000045c <mcp2515_init>:
     45c:	ee d0       	rcall	.+476    	; 0x63a <spi_init>
     45e:	ed cf       	rjmp	.-38     	; 0x43a <mcp2515_reset>
     460:	08 95       	ret

00000462 <mcp2515_read>:
     462:	ff 92       	push	r15
     464:	0f 93       	push	r16
     466:	1f 93       	push	r17
     468:	cf 93       	push	r28
     46a:	df 93       	push	r29
     46c:	1f 92       	push	r1
     46e:	1f 92       	push	r1
     470:	cd b7       	in	r28, 0x3d	; 61
     472:	de b7       	in	r29, 0x3e	; 62
     474:	8b 01       	movw	r16, r22
     476:	f4 2e       	mov	r15, r20
     478:	2f 98       	cbi	0x05, 7	; 5
     47a:	93 e0       	ldi	r25, 0x03	; 3
     47c:	99 83       	std	Y+1, r25	; 0x01
     47e:	8a 83       	std	Y+2, r24	; 0x02
     480:	62 e0       	ldi	r22, 0x02	; 2
     482:	ce 01       	movw	r24, r28
     484:	01 96       	adiw	r24, 0x01	; 1
     486:	08 d1       	rcall	.+528    	; 0x698 <spi_write>
     488:	6f 2d       	mov	r22, r15
     48a:	c8 01       	movw	r24, r16
     48c:	df d0       	rcall	.+446    	; 0x64c <spi_read>
     48e:	2f 9a       	sbi	0x05, 7	; 5
     490:	0f 90       	pop	r0
     492:	0f 90       	pop	r0
     494:	df 91       	pop	r29
     496:	cf 91       	pop	r28
     498:	1f 91       	pop	r17
     49a:	0f 91       	pop	r16
     49c:	ff 90       	pop	r15
     49e:	08 95       	ret

000004a0 <mcp2515_write>:
     4a0:	cf 93       	push	r28
     4a2:	df 93       	push	r29
     4a4:	00 d0       	rcall	.+0      	; 0x4a6 <mcp2515_write+0x6>
     4a6:	cd b7       	in	r28, 0x3d	; 61
     4a8:	de b7       	in	r29, 0x3e	; 62
     4aa:	2f 98       	cbi	0x05, 7	; 5
     4ac:	92 e0       	ldi	r25, 0x02	; 2
     4ae:	99 83       	std	Y+1, r25	; 0x01
     4b0:	8a 83       	std	Y+2, r24	; 0x02
     4b2:	6b 83       	std	Y+3, r22	; 0x03
     4b4:	62 e0       	ldi	r22, 0x02	; 2
     4b6:	64 0f       	add	r22, r20
     4b8:	ce 01       	movw	r24, r28
     4ba:	01 96       	adiw	r24, 0x01	; 1
     4bc:	ed d0       	rcall	.+474    	; 0x698 <spi_write>
     4be:	2f 9a       	sbi	0x05, 7	; 5
     4c0:	0f 90       	pop	r0
     4c2:	0f 90       	pop	r0
     4c4:	0f 90       	pop	r0
     4c6:	df 91       	pop	r29
     4c8:	cf 91       	pop	r28
     4ca:	08 95       	ret

000004cc <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     4cc:	cf 93       	push	r28
     4ce:	df 93       	push	r29
     4d0:	00 d0       	rcall	.+0      	; 0x4d2 <mcp2515_bit_modify+0x6>
     4d2:	1f 92       	push	r1
     4d4:	cd b7       	in	r28, 0x3d	; 61
     4d6:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     4d8:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     4da:	95 e0       	ldi	r25, 0x05	; 5
     4dc:	99 83       	std	Y+1, r25	; 0x01
     4de:	8a 83       	std	Y+2, r24	; 0x02
     4e0:	6b 83       	std	Y+3, r22	; 0x03
     4e2:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     4e4:	64 e0       	ldi	r22, 0x04	; 4
     4e6:	ce 01       	movw	r24, r28
     4e8:	01 96       	adiw	r24, 0x01	; 1
     4ea:	d6 d0       	rcall	.+428    	; 0x698 <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     4ec:	2f 9a       	sbi	0x05, 7	; 5

}
     4ee:	0f 90       	pop	r0
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <motor_dac_write>:
	PORTH |= (1 << PH1); // Direction right on dc_motor
	PORTH |= (1 << PH4); // Enable motor
	motor_dac_write(80);
}

void motor_dac_write(uint8_t data) {
     4fc:	cf 93       	push	r28
     4fe:	df 93       	push	r29
     500:	00 d0       	rcall	.+0      	; 0x502 <motor_dac_write+0x6>
     502:	cd b7       	in	r28, 0x3d	; 61
     504:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     506:	90 e5       	ldi	r25, 0x50	; 80
     508:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     50a:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     50c:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(message, TWI_BUFFER_SIZE);
     50e:	64 e0       	ldi	r22, 0x04	; 4
     510:	ce 01       	movw	r24, r28
     512:	01 96       	adiw	r24, 0x01	; 1
     514:	df d0       	rcall	.+446    	; 0x6d4 <TWI_Start_Transceiver_With_Data>
}
     516:	0f 90       	pop	r0
     518:	0f 90       	pop	r0
     51a:	0f 90       	pop	r0
     51c:	df 91       	pop	r29
     51e:	cf 91       	pop	r28
     520:	08 95       	ret

00000522 <motor_init>:


void motor_init(void)
{
	
	TWI_Master_Initialise();
     522:	ce d0       	rcall	.+412    	; 0x6c0 <TWI_Master_Initialise>

	//printf("motor initialized \n\r");
	
	DDRH |= (1 << PH1) | (1 << PH3) | (1 << PH4) | (1 << PH5) | (1 << PH6);  // Set MJ1 as output
     524:	e1 e0       	ldi	r30, 0x01	; 1
     526:	f1 e0       	ldi	r31, 0x01	; 1
     528:	80 81       	ld	r24, Z
     52a:	8a 67       	ori	r24, 0x7A	; 122
     52c:	80 83       	st	Z, r24
	PORTH |= (1 << PH1); // Direction right on dc_motor
     52e:	e2 e0       	ldi	r30, 0x02	; 2
     530:	f1 e0       	ldi	r31, 0x01	; 1
     532:	80 81       	ld	r24, Z
     534:	82 60       	ori	r24, 0x02	; 2
     536:	80 83       	st	Z, r24
	PORTH |= (1 << PH4); // Enable motor
     538:	80 81       	ld	r24, Z
     53a:	80 61       	ori	r24, 0x10	; 16
     53c:	80 83       	st	Z, r24
	motor_dac_write(80);
     53e:	80 e5       	ldi	r24, 0x50	; 80
     540:	dd cf       	rjmp	.-70     	; 0x4fc <motor_dac_write>
     542:	08 95       	ret

00000544 <motor_set_dir>:
	message[2] = data;
	TWI_Start_Transceiver_With_Data(message, TWI_BUFFER_SIZE);
}

void motor_set_dir(uint8_t dir){	// 0 = left; 1 = right;
	if (dir){
     544:	88 23       	and	r24, r24
     546:	69 f0       	breq	.+26     	; 0x562 <motor_set_dir+0x1e>
		PORTH |= (1 << PH1); // Direction right on dc_motor
     548:	e2 e0       	ldi	r30, 0x02	; 2
     54a:	f1 e0       	ldi	r31, 0x01	; 1
     54c:	80 81       	ld	r24, Z
     54e:	82 60       	ori	r24, 0x02	; 2
     550:	80 83       	st	Z, r24
		printf("right \n\r");
     552:	8d e8       	ldi	r24, 0x8D	; 141
     554:	92 e0       	ldi	r25, 0x02	; 2
     556:	9f 93       	push	r25
     558:	8f 93       	push	r24
     55a:	ee d2       	rcall	.+1500   	; 0xb38 <printf>
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	08 95       	ret
	}else{
		PORTH &= ~(1 << PH1); // Direction left on dc_motor
     562:	e2 e0       	ldi	r30, 0x02	; 2
     564:	f1 e0       	ldi	r31, 0x01	; 1
     566:	80 81       	ld	r24, Z
     568:	8d 7f       	andi	r24, 0xFD	; 253
     56a:	80 83       	st	Z, r24
		printf("left \n\r");
     56c:	86 e9       	ldi	r24, 0x96	; 150
     56e:	92 e0       	ldi	r25, 0x02	; 2
     570:	9f 93       	push	r25
     572:	8f 93       	push	r24
     574:	e1 d2       	rcall	.+1474   	; 0xb38 <printf>
     576:	0f 90       	pop	r0
     578:	0f 90       	pop	r0
     57a:	08 95       	ret

0000057c <motor_speed_control>:
	}
	
}

void motor_speed_control(uint8_t slider_pos){
     57c:	cf 93       	push	r28
     57e:	c8 2f       	mov	r28, r24
	if (slider_pos < 128){
     580:	88 23       	and	r24, r24
     582:	ac f0       	brlt	.+42     	; 0x5ae <motor_speed_control+0x32>
		motor_set_dir(0);
     584:	80 e0       	ldi	r24, 0x00	; 0
     586:	de df       	rcall	.-68     	; 0x544 <motor_set_dir>
		motor_dac_write((127 - slider_pos) * 0.5);
     588:	2f e7       	ldi	r18, 0x7F	; 127
     58a:	30 e0       	ldi	r19, 0x00	; 0
     58c:	b9 01       	movw	r22, r18
     58e:	6c 1b       	sub	r22, r28
     590:	71 09       	sbc	r23, r1
     592:	88 27       	eor	r24, r24
     594:	77 fd       	sbrc	r23, 7
     596:	80 95       	com	r24
     598:	98 2f       	mov	r25, r24
     59a:	8f d1       	rcall	.+798    	; 0x8ba <__floatsisf>
     59c:	20 e0       	ldi	r18, 0x00	; 0
     59e:	30 e0       	ldi	r19, 0x00	; 0
     5a0:	40 e0       	ldi	r20, 0x00	; 0
     5a2:	5f e3       	ldi	r21, 0x3F	; 63
     5a4:	16 d2       	rcall	.+1068   	; 0x9d2 <__mulsf3>
     5a6:	5b d1       	rcall	.+694    	; 0x85e <__fixunssfsi>
     5a8:	86 2f       	mov	r24, r22
     5aa:	a8 df       	rcall	.-176    	; 0x4fc <motor_dac_write>
     5ac:	13 c0       	rjmp	.+38     	; 0x5d4 <motor_speed_control+0x58>
		//printf(" %d \n \r \n\r", (127 - slider_pos) * 2);
	}
	else {
		motor_set_dir(1);
     5ae:	81 e0       	ldi	r24, 0x01	; 1
     5b0:	c9 df       	rcall	.-110    	; 0x544 <motor_set_dir>
		motor_dac_write((slider_pos - 127) * 0.5);
     5b2:	6c 2f       	mov	r22, r28
     5b4:	70 e0       	ldi	r23, 0x00	; 0
     5b6:	6f 57       	subi	r22, 0x7F	; 127
     5b8:	71 09       	sbc	r23, r1
     5ba:	88 27       	eor	r24, r24
     5bc:	77 fd       	sbrc	r23, 7
     5be:	80 95       	com	r24
     5c0:	98 2f       	mov	r25, r24
     5c2:	7b d1       	rcall	.+758    	; 0x8ba <__floatsisf>
     5c4:	20 e0       	ldi	r18, 0x00	; 0
     5c6:	30 e0       	ldi	r19, 0x00	; 0
     5c8:	40 e0       	ldi	r20, 0x00	; 0
     5ca:	5f e3       	ldi	r21, 0x3F	; 63
     5cc:	02 d2       	rcall	.+1028   	; 0x9d2 <__mulsf3>
     5ce:	47 d1       	rcall	.+654    	; 0x85e <__fixunssfsi>
     5d0:	86 2f       	mov	r24, r22
     5d2:	94 df       	rcall	.-216    	; 0x4fc <motor_dac_write>
		//printf(" %d \n \r \n\r", (slider_pos - 127) * 2);
	}
     5d4:	cf 91       	pop	r28
     5d6:	08 95       	ret

000005d8 <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     5d8:	e1 e8       	ldi	r30, 0x81	; 129
     5da:	f0 e0       	ldi	r31, 0x00	; 0
     5dc:	80 81       	ld	r24, Z
     5de:	82 60       	ori	r24, 0x02	; 2
     5e0:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     5e2:	80 81       	ld	r24, Z
     5e4:	8b 7f       	andi	r24, 0xFB	; 251
     5e6:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     5e8:	80 81       	ld	r24, Z
     5ea:	8e 7f       	andi	r24, 0xFE	; 254
     5ec:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     5ee:	80 e4       	ldi	r24, 0x40	; 64
     5f0:	9c e9       	ldi	r25, 0x9C	; 156
     5f2:	90 93 87 00 	sts	0x0087, r25
     5f6:	80 93 86 00 	sts	0x0086, r24
     5fa:	08 95       	ret

000005fc <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     5fc:	e1 e8       	ldi	r30, 0x81	; 129
     5fe:	f0 e0       	ldi	r31, 0x00	; 0
     600:	80 81       	ld	r24, Z
     602:	80 61       	ori	r24, 0x10	; 16
     604:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     606:	80 81       	ld	r24, Z
     608:	88 60       	ori	r24, 0x08	; 8
     60a:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     60c:	e0 e8       	ldi	r30, 0x80	; 128
     60e:	f0 e0       	ldi	r31, 0x00	; 0
     610:	80 81       	ld	r24, Z
     612:	82 60       	ori	r24, 0x02	; 2
     614:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     616:	80 81       	ld	r24, Z
     618:	8e 7f       	andi	r24, 0xFE	; 254
     61a:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     61c:	80 81       	ld	r24, Z
     61e:	80 68       	ori	r24, 0x80	; 128
     620:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     622:	80 81       	ld	r24, Z
     624:	8f 7b       	andi	r24, 0xBF	; 191
     626:	80 83       	st	Z, r24
	pwm_set_signal_period();
     628:	d7 df       	rcall	.-82     	; 0x5d8 <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     62a:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     62c:	88 eb       	ldi	r24, 0xB8	; 184
     62e:	9b e0       	ldi	r25, 0x0B	; 11
     630:	90 93 89 00 	sts	0x0089, r25
     634:	80 93 88 00 	sts	0x0088, r24
     638:	08 95       	ret

0000063a <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     63a:	84 b1       	in	r24, 0x04	; 4
     63c:	87 68       	ori	r24, 0x87	; 135
     63e:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     640:	85 b1       	in	r24, 0x05	; 5
     642:	81 68       	ori	r24, 0x81	; 129
     644:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     646:	81 e5       	ldi	r24, 0x51	; 81
     648:	8c bd       	out	0x2c, r24	; 44
     64a:	08 95       	ret

0000064c <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     64c:	cf 93       	push	r28
     64e:	df 93       	push	r29
     650:	cd b7       	in	r28, 0x3d	; 61
     652:	de b7       	in	r29, 0x3e	; 62
     654:	2a 97       	sbiw	r28, 0x0a	; 10
     656:	0f b6       	in	r0, 0x3f	; 63
     658:	f8 94       	cli
     65a:	de bf       	out	0x3e, r29	; 62
     65c:	0f be       	out	0x3f, r0	; 63
     65e:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     660:	66 23       	and	r22, r22
     662:	89 f0       	breq	.+34     	; 0x686 <spi_read+0x3a>
     664:	fe 01       	movw	r30, r28
     666:	31 96       	adiw	r30, 0x01	; 1
     668:	a8 2f       	mov	r26, r24
     66a:	b9 2f       	mov	r27, r25
     66c:	cf 01       	movw	r24, r30
     66e:	86 0f       	add	r24, r22
     670:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     672:	21 91       	ld	r18, Z+
     674:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     676:	0d b4       	in	r0, 0x2d	; 45
     678:	07 fe       	sbrs	r0, 7
     67a:	fd cf       	rjmp	.-6      	; 0x676 <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     67c:	2e b5       	in	r18, 0x2e	; 46
     67e:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     680:	e8 17       	cp	r30, r24
     682:	f9 07       	cpc	r31, r25
     684:	b1 f7       	brne	.-20     	; 0x672 <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     686:	2a 96       	adiw	r28, 0x0a	; 10
     688:	0f b6       	in	r0, 0x3f	; 63
     68a:	f8 94       	cli
     68c:	de bf       	out	0x3e, r29	; 62
     68e:	0f be       	out	0x3f, r0	; 63
     690:	cd bf       	out	0x3d, r28	; 61
     692:	df 91       	pop	r29
     694:	cf 91       	pop	r28
     696:	08 95       	ret

00000698 <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     698:	26 2f       	mov	r18, r22
     69a:	30 e0       	ldi	r19, 0x00	; 0
     69c:	12 16       	cp	r1, r18
     69e:	13 06       	cpc	r1, r19
     6a0:	74 f4       	brge	.+28     	; 0x6be <spi_write+0x26>
     6a2:	e8 2f       	mov	r30, r24
     6a4:	f9 2f       	mov	r31, r25
     6a6:	80 e0       	ldi	r24, 0x00	; 0
     6a8:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     6aa:	41 91       	ld	r20, Z+
     6ac:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     6ae:	0d b4       	in	r0, 0x2d	; 45
     6b0:	07 fe       	sbrs	r0, 7
     6b2:	fd cf       	rjmp	.-6      	; 0x6ae <spi_write+0x16>
		dummy_data[i] = SPDR;
     6b4:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     6b6:	01 96       	adiw	r24, 0x01	; 1
     6b8:	82 17       	cp	r24, r18
     6ba:	93 07       	cpc	r25, r19
     6bc:	b4 f3       	brlt	.-20     	; 0x6aa <spi_write+0x12>
     6be:	08 95       	ret

000006c0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     6c0:	8c e0       	ldi	r24, 0x0C	; 12
     6c2:	80 93 b8 00 	sts	0x00B8, r24
     6c6:	8f ef       	ldi	r24, 0xFF	; 255
     6c8:	80 93 bb 00 	sts	0x00BB, r24
     6cc:	84 e0       	ldi	r24, 0x04	; 4
     6ce:	80 93 bc 00 	sts	0x00BC, r24
     6d2:	08 95       	ret

000006d4 <TWI_Start_Transceiver_With_Data>:
     6d4:	ec eb       	ldi	r30, 0xBC	; 188
     6d6:	f0 e0       	ldi	r31, 0x00	; 0
     6d8:	20 81       	ld	r18, Z
     6da:	20 fd       	sbrc	r18, 0
     6dc:	fd cf       	rjmp	.-6      	; 0x6d8 <TWI_Start_Transceiver_With_Data+0x4>
     6de:	60 93 a0 02 	sts	0x02A0, r22
     6e2:	fc 01       	movw	r30, r24
     6e4:	20 81       	ld	r18, Z
     6e6:	20 93 a1 02 	sts	0x02A1, r18
     6ea:	20 fd       	sbrc	r18, 0
     6ec:	0c c0       	rjmp	.+24     	; 0x706 <TWI_Start_Transceiver_With_Data+0x32>
     6ee:	62 30       	cpi	r22, 0x02	; 2
     6f0:	50 f0       	brcs	.+20     	; 0x706 <TWI_Start_Transceiver_With_Data+0x32>
     6f2:	dc 01       	movw	r26, r24
     6f4:	11 96       	adiw	r26, 0x01	; 1
     6f6:	e2 ea       	ldi	r30, 0xA2	; 162
     6f8:	f2 e0       	ldi	r31, 0x02	; 2
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	9d 91       	ld	r25, X+
     6fe:	91 93       	st	Z+, r25
     700:	8f 5f       	subi	r24, 0xFF	; 255
     702:	86 13       	cpse	r24, r22
     704:	fb cf       	rjmp	.-10     	; 0x6fc <TWI_Start_Transceiver_With_Data+0x28>
     706:	10 92 9f 02 	sts	0x029F, r1
     70a:	88 ef       	ldi	r24, 0xF8	; 248
     70c:	80 93 06 02 	sts	0x0206, r24
     710:	85 ea       	ldi	r24, 0xA5	; 165
     712:	80 93 bc 00 	sts	0x00BC, r24
     716:	08 95       	ret

00000718 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     718:	1f 92       	push	r1
     71a:	0f 92       	push	r0
     71c:	0f b6       	in	r0, 0x3f	; 63
     71e:	0f 92       	push	r0
     720:	11 24       	eor	r1, r1
     722:	0b b6       	in	r0, 0x3b	; 59
     724:	0f 92       	push	r0
     726:	2f 93       	push	r18
     728:	3f 93       	push	r19
     72a:	8f 93       	push	r24
     72c:	9f 93       	push	r25
     72e:	af 93       	push	r26
     730:	bf 93       	push	r27
     732:	ef 93       	push	r30
     734:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     736:	80 91 b9 00 	lds	r24, 0x00B9
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	fc 01       	movw	r30, r24
     73e:	38 97       	sbiw	r30, 0x08	; 8
     740:	e1 35       	cpi	r30, 0x51	; 81
     742:	f1 05       	cpc	r31, r1
     744:	08 f0       	brcs	.+2      	; 0x748 <__vector_39+0x30>
     746:	55 c0       	rjmp	.+170    	; 0x7f2 <__vector_39+0xda>
     748:	ee 58       	subi	r30, 0x8E	; 142
     74a:	ff 4f       	sbci	r31, 0xFF	; 255
     74c:	a5 c1       	rjmp	.+842    	; 0xa98 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     74e:	10 92 9e 02 	sts	0x029E, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     752:	e0 91 9e 02 	lds	r30, 0x029E
     756:	80 91 a0 02 	lds	r24, 0x02A0
     75a:	e8 17       	cp	r30, r24
     75c:	70 f4       	brcc	.+28     	; 0x77a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	8e 0f       	add	r24, r30
     762:	80 93 9e 02 	sts	0x029E, r24
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	ef 55       	subi	r30, 0x5F	; 95
     76a:	fd 4f       	sbci	r31, 0xFD	; 253
     76c:	80 81       	ld	r24, Z
     76e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     772:	85 e8       	ldi	r24, 0x85	; 133
     774:	80 93 bc 00 	sts	0x00BC, r24
     778:	43 c0       	rjmp	.+134    	; 0x800 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     77a:	80 91 9f 02 	lds	r24, 0x029F
     77e:	81 60       	ori	r24, 0x01	; 1
     780:	80 93 9f 02 	sts	0x029F, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     784:	84 e9       	ldi	r24, 0x94	; 148
     786:	80 93 bc 00 	sts	0x00BC, r24
     78a:	3a c0       	rjmp	.+116    	; 0x800 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     78c:	e0 91 9e 02 	lds	r30, 0x029E
     790:	81 e0       	ldi	r24, 0x01	; 1
     792:	8e 0f       	add	r24, r30
     794:	80 93 9e 02 	sts	0x029E, r24
     798:	80 91 bb 00 	lds	r24, 0x00BB
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	ef 55       	subi	r30, 0x5F	; 95
     7a0:	fd 4f       	sbci	r31, 0xFD	; 253
     7a2:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7a4:	20 91 9e 02 	lds	r18, 0x029E
     7a8:	30 e0       	ldi	r19, 0x00	; 0
     7aa:	80 91 a0 02 	lds	r24, 0x02A0
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	01 97       	sbiw	r24, 0x01	; 1
     7b2:	28 17       	cp	r18, r24
     7b4:	39 07       	cpc	r19, r25
     7b6:	24 f4       	brge	.+8      	; 0x7c0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7b8:	85 ec       	ldi	r24, 0xC5	; 197
     7ba:	80 93 bc 00 	sts	0x00BC, r24
     7be:	20 c0       	rjmp	.+64     	; 0x800 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7c0:	85 e8       	ldi	r24, 0x85	; 133
     7c2:	80 93 bc 00 	sts	0x00BC, r24
     7c6:	1c c0       	rjmp	.+56     	; 0x800 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     7c8:	80 91 bb 00 	lds	r24, 0x00BB
     7cc:	e0 91 9e 02 	lds	r30, 0x029E
     7d0:	f0 e0       	ldi	r31, 0x00	; 0
     7d2:	ef 55       	subi	r30, 0x5F	; 95
     7d4:	fd 4f       	sbci	r31, 0xFD	; 253
     7d6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7d8:	80 91 9f 02 	lds	r24, 0x029F
     7dc:	81 60       	ori	r24, 0x01	; 1
     7de:	80 93 9f 02 	sts	0x029F, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7e2:	84 e9       	ldi	r24, 0x94	; 148
     7e4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     7e8:	0b c0       	rjmp	.+22     	; 0x800 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7ea:	85 ea       	ldi	r24, 0xA5	; 165
     7ec:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     7f0:	07 c0       	rjmp	.+14     	; 0x800 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     7f2:	80 91 b9 00 	lds	r24, 0x00B9
     7f6:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     7fa:	84 e0       	ldi	r24, 0x04	; 4
     7fc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     800:	ff 91       	pop	r31
     802:	ef 91       	pop	r30
     804:	bf 91       	pop	r27
     806:	af 91       	pop	r26
     808:	9f 91       	pop	r25
     80a:	8f 91       	pop	r24
     80c:	3f 91       	pop	r19
     80e:	2f 91       	pop	r18
     810:	0f 90       	pop	r0
     812:	0b be       	out	0x3b, r0	; 59
     814:	0f 90       	pop	r0
     816:	0f be       	out	0x3f, r0	; 63
     818:	0f 90       	pop	r0
     81a:	1f 90       	pop	r1
     81c:	18 95       	reti

0000081e <USART_Transmit>:
     81e:	e0 ec       	ldi	r30, 0xC0	; 192
     820:	f0 e0       	ldi	r31, 0x00	; 0
     822:	90 81       	ld	r25, Z
     824:	95 ff       	sbrs	r25, 5
     826:	fd cf       	rjmp	.-6      	; 0x822 <USART_Transmit+0x4>
     828:	80 93 c6 00 	sts	0x00C6, r24
     82c:	08 95       	ret

0000082e <USART_Receive>:
     82e:	e0 ec       	ldi	r30, 0xC0	; 192
     830:	f0 e0       	ldi	r31, 0x00	; 0
     832:	80 81       	ld	r24, Z
     834:	88 23       	and	r24, r24
     836:	ec f3       	brlt	.-6      	; 0x832 <USART_Receive+0x4>
     838:	80 91 c6 00 	lds	r24, 0x00C6
     83c:	08 95       	ret

0000083e <USART_Init>:
     83e:	90 93 c5 00 	sts	0x00C5, r25
     842:	80 93 c4 00 	sts	0x00C4, r24
     846:	88 e1       	ldi	r24, 0x18	; 24
     848:	80 93 c1 00 	sts	0x00C1, r24
     84c:	8e e0       	ldi	r24, 0x0E	; 14
     84e:	80 93 c2 00 	sts	0x00C2, r24
     852:	67 e1       	ldi	r22, 0x17	; 23
     854:	74 e0       	ldi	r23, 0x04	; 4
     856:	8f e0       	ldi	r24, 0x0F	; 15
     858:	94 e0       	ldi	r25, 0x04	; 4
     85a:	24 c1       	rjmp	.+584    	; 0xaa4 <fdevopen>
     85c:	08 95       	ret

0000085e <__fixunssfsi>:
     85e:	98 d0       	rcall	.+304    	; 0x990 <__fp_splitA>
     860:	88 f0       	brcs	.+34     	; 0x884 <__fixunssfsi+0x26>
     862:	9f 57       	subi	r25, 0x7F	; 127
     864:	90 f0       	brcs	.+36     	; 0x88a <__fixunssfsi+0x2c>
     866:	b9 2f       	mov	r27, r25
     868:	99 27       	eor	r25, r25
     86a:	b7 51       	subi	r27, 0x17	; 23
     86c:	a0 f0       	brcs	.+40     	; 0x896 <__fixunssfsi+0x38>
     86e:	d1 f0       	breq	.+52     	; 0x8a4 <__fixunssfsi+0x46>
     870:	66 0f       	add	r22, r22
     872:	77 1f       	adc	r23, r23
     874:	88 1f       	adc	r24, r24
     876:	99 1f       	adc	r25, r25
     878:	1a f0       	brmi	.+6      	; 0x880 <__fixunssfsi+0x22>
     87a:	ba 95       	dec	r27
     87c:	c9 f7       	brne	.-14     	; 0x870 <__fixunssfsi+0x12>
     87e:	12 c0       	rjmp	.+36     	; 0x8a4 <__fixunssfsi+0x46>
     880:	b1 30       	cpi	r27, 0x01	; 1
     882:	81 f0       	breq	.+32     	; 0x8a4 <__fixunssfsi+0x46>
     884:	9f d0       	rcall	.+318    	; 0x9c4 <__fp_zero>
     886:	b1 e0       	ldi	r27, 0x01	; 1
     888:	08 95       	ret
     88a:	9c c0       	rjmp	.+312    	; 0x9c4 <__fp_zero>
     88c:	67 2f       	mov	r22, r23
     88e:	78 2f       	mov	r23, r24
     890:	88 27       	eor	r24, r24
     892:	b8 5f       	subi	r27, 0xF8	; 248
     894:	39 f0       	breq	.+14     	; 0x8a4 <__fixunssfsi+0x46>
     896:	b9 3f       	cpi	r27, 0xF9	; 249
     898:	cc f3       	brlt	.-14     	; 0x88c <__fixunssfsi+0x2e>
     89a:	86 95       	lsr	r24
     89c:	77 95       	ror	r23
     89e:	67 95       	ror	r22
     8a0:	b3 95       	inc	r27
     8a2:	d9 f7       	brne	.-10     	; 0x89a <__fixunssfsi+0x3c>
     8a4:	3e f4       	brtc	.+14     	; 0x8b4 <__fixunssfsi+0x56>
     8a6:	90 95       	com	r25
     8a8:	80 95       	com	r24
     8aa:	70 95       	com	r23
     8ac:	61 95       	neg	r22
     8ae:	7f 4f       	sbci	r23, 0xFF	; 255
     8b0:	8f 4f       	sbci	r24, 0xFF	; 255
     8b2:	9f 4f       	sbci	r25, 0xFF	; 255
     8b4:	08 95       	ret

000008b6 <__floatunsisf>:
     8b6:	e8 94       	clt
     8b8:	09 c0       	rjmp	.+18     	; 0x8cc <__floatsisf+0x12>

000008ba <__floatsisf>:
     8ba:	97 fb       	bst	r25, 7
     8bc:	3e f4       	brtc	.+14     	; 0x8cc <__floatsisf+0x12>
     8be:	90 95       	com	r25
     8c0:	80 95       	com	r24
     8c2:	70 95       	com	r23
     8c4:	61 95       	neg	r22
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	8f 4f       	sbci	r24, 0xFF	; 255
     8ca:	9f 4f       	sbci	r25, 0xFF	; 255
     8cc:	99 23       	and	r25, r25
     8ce:	a9 f0       	breq	.+42     	; 0x8fa <__floatsisf+0x40>
     8d0:	f9 2f       	mov	r31, r25
     8d2:	96 e9       	ldi	r25, 0x96	; 150
     8d4:	bb 27       	eor	r27, r27
     8d6:	93 95       	inc	r25
     8d8:	f6 95       	lsr	r31
     8da:	87 95       	ror	r24
     8dc:	77 95       	ror	r23
     8de:	67 95       	ror	r22
     8e0:	b7 95       	ror	r27
     8e2:	f1 11       	cpse	r31, r1
     8e4:	f8 cf       	rjmp	.-16     	; 0x8d6 <__floatsisf+0x1c>
     8e6:	fa f4       	brpl	.+62     	; 0x926 <__floatsisf+0x6c>
     8e8:	bb 0f       	add	r27, r27
     8ea:	11 f4       	brne	.+4      	; 0x8f0 <__floatsisf+0x36>
     8ec:	60 ff       	sbrs	r22, 0
     8ee:	1b c0       	rjmp	.+54     	; 0x926 <__floatsisf+0x6c>
     8f0:	6f 5f       	subi	r22, 0xFF	; 255
     8f2:	7f 4f       	sbci	r23, 0xFF	; 255
     8f4:	8f 4f       	sbci	r24, 0xFF	; 255
     8f6:	9f 4f       	sbci	r25, 0xFF	; 255
     8f8:	16 c0       	rjmp	.+44     	; 0x926 <__floatsisf+0x6c>
     8fa:	88 23       	and	r24, r24
     8fc:	11 f0       	breq	.+4      	; 0x902 <__floatsisf+0x48>
     8fe:	96 e9       	ldi	r25, 0x96	; 150
     900:	11 c0       	rjmp	.+34     	; 0x924 <__floatsisf+0x6a>
     902:	77 23       	and	r23, r23
     904:	21 f0       	breq	.+8      	; 0x90e <__floatsisf+0x54>
     906:	9e e8       	ldi	r25, 0x8E	; 142
     908:	87 2f       	mov	r24, r23
     90a:	76 2f       	mov	r23, r22
     90c:	05 c0       	rjmp	.+10     	; 0x918 <__floatsisf+0x5e>
     90e:	66 23       	and	r22, r22
     910:	71 f0       	breq	.+28     	; 0x92e <__floatsisf+0x74>
     912:	96 e8       	ldi	r25, 0x86	; 134
     914:	86 2f       	mov	r24, r22
     916:	70 e0       	ldi	r23, 0x00	; 0
     918:	60 e0       	ldi	r22, 0x00	; 0
     91a:	2a f0       	brmi	.+10     	; 0x926 <__floatsisf+0x6c>
     91c:	9a 95       	dec	r25
     91e:	66 0f       	add	r22, r22
     920:	77 1f       	adc	r23, r23
     922:	88 1f       	adc	r24, r24
     924:	da f7       	brpl	.-10     	; 0x91c <__floatsisf+0x62>
     926:	88 0f       	add	r24, r24
     928:	96 95       	lsr	r25
     92a:	87 95       	ror	r24
     92c:	97 f9       	bld	r25, 7
     92e:	08 95       	ret

00000930 <__fp_inf>:
     930:	97 f9       	bld	r25, 7
     932:	9f 67       	ori	r25, 0x7F	; 127
     934:	80 e8       	ldi	r24, 0x80	; 128
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	60 e0       	ldi	r22, 0x00	; 0
     93a:	08 95       	ret

0000093c <__fp_nan>:
     93c:	9f ef       	ldi	r25, 0xFF	; 255
     93e:	80 ec       	ldi	r24, 0xC0	; 192
     940:	08 95       	ret

00000942 <__fp_pscA>:
     942:	00 24       	eor	r0, r0
     944:	0a 94       	dec	r0
     946:	16 16       	cp	r1, r22
     948:	17 06       	cpc	r1, r23
     94a:	18 06       	cpc	r1, r24
     94c:	09 06       	cpc	r0, r25
     94e:	08 95       	ret

00000950 <__fp_pscB>:
     950:	00 24       	eor	r0, r0
     952:	0a 94       	dec	r0
     954:	12 16       	cp	r1, r18
     956:	13 06       	cpc	r1, r19
     958:	14 06       	cpc	r1, r20
     95a:	05 06       	cpc	r0, r21
     95c:	08 95       	ret

0000095e <__fp_round>:
     95e:	09 2e       	mov	r0, r25
     960:	03 94       	inc	r0
     962:	00 0c       	add	r0, r0
     964:	11 f4       	brne	.+4      	; 0x96a <__fp_round+0xc>
     966:	88 23       	and	r24, r24
     968:	52 f0       	brmi	.+20     	; 0x97e <__fp_round+0x20>
     96a:	bb 0f       	add	r27, r27
     96c:	40 f4       	brcc	.+16     	; 0x97e <__fp_round+0x20>
     96e:	bf 2b       	or	r27, r31
     970:	11 f4       	brne	.+4      	; 0x976 <__fp_round+0x18>
     972:	60 ff       	sbrs	r22, 0
     974:	04 c0       	rjmp	.+8      	; 0x97e <__fp_round+0x20>
     976:	6f 5f       	subi	r22, 0xFF	; 255
     978:	7f 4f       	sbci	r23, 0xFF	; 255
     97a:	8f 4f       	sbci	r24, 0xFF	; 255
     97c:	9f 4f       	sbci	r25, 0xFF	; 255
     97e:	08 95       	ret

00000980 <__fp_split3>:
     980:	57 fd       	sbrc	r21, 7
     982:	90 58       	subi	r25, 0x80	; 128
     984:	44 0f       	add	r20, r20
     986:	55 1f       	adc	r21, r21
     988:	59 f0       	breq	.+22     	; 0x9a0 <__fp_splitA+0x10>
     98a:	5f 3f       	cpi	r21, 0xFF	; 255
     98c:	71 f0       	breq	.+28     	; 0x9aa <__fp_splitA+0x1a>
     98e:	47 95       	ror	r20

00000990 <__fp_splitA>:
     990:	88 0f       	add	r24, r24
     992:	97 fb       	bst	r25, 7
     994:	99 1f       	adc	r25, r25
     996:	61 f0       	breq	.+24     	; 0x9b0 <__fp_splitA+0x20>
     998:	9f 3f       	cpi	r25, 0xFF	; 255
     99a:	79 f0       	breq	.+30     	; 0x9ba <__fp_splitA+0x2a>
     99c:	87 95       	ror	r24
     99e:	08 95       	ret
     9a0:	12 16       	cp	r1, r18
     9a2:	13 06       	cpc	r1, r19
     9a4:	14 06       	cpc	r1, r20
     9a6:	55 1f       	adc	r21, r21
     9a8:	f2 cf       	rjmp	.-28     	; 0x98e <__fp_split3+0xe>
     9aa:	46 95       	lsr	r20
     9ac:	f1 df       	rcall	.-30     	; 0x990 <__fp_splitA>
     9ae:	08 c0       	rjmp	.+16     	; 0x9c0 <__fp_splitA+0x30>
     9b0:	16 16       	cp	r1, r22
     9b2:	17 06       	cpc	r1, r23
     9b4:	18 06       	cpc	r1, r24
     9b6:	99 1f       	adc	r25, r25
     9b8:	f1 cf       	rjmp	.-30     	; 0x99c <__fp_splitA+0xc>
     9ba:	86 95       	lsr	r24
     9bc:	71 05       	cpc	r23, r1
     9be:	61 05       	cpc	r22, r1
     9c0:	08 94       	sec
     9c2:	08 95       	ret

000009c4 <__fp_zero>:
     9c4:	e8 94       	clt

000009c6 <__fp_szero>:
     9c6:	bb 27       	eor	r27, r27
     9c8:	66 27       	eor	r22, r22
     9ca:	77 27       	eor	r23, r23
     9cc:	cb 01       	movw	r24, r22
     9ce:	97 f9       	bld	r25, 7
     9d0:	08 95       	ret

000009d2 <__mulsf3>:
     9d2:	0b d0       	rcall	.+22     	; 0x9ea <__mulsf3x>
     9d4:	c4 cf       	rjmp	.-120    	; 0x95e <__fp_round>
     9d6:	b5 df       	rcall	.-150    	; 0x942 <__fp_pscA>
     9d8:	28 f0       	brcs	.+10     	; 0x9e4 <__mulsf3+0x12>
     9da:	ba df       	rcall	.-140    	; 0x950 <__fp_pscB>
     9dc:	18 f0       	brcs	.+6      	; 0x9e4 <__mulsf3+0x12>
     9de:	95 23       	and	r25, r21
     9e0:	09 f0       	breq	.+2      	; 0x9e4 <__mulsf3+0x12>
     9e2:	a6 cf       	rjmp	.-180    	; 0x930 <__fp_inf>
     9e4:	ab cf       	rjmp	.-170    	; 0x93c <__fp_nan>
     9e6:	11 24       	eor	r1, r1
     9e8:	ee cf       	rjmp	.-36     	; 0x9c6 <__fp_szero>

000009ea <__mulsf3x>:
     9ea:	ca df       	rcall	.-108    	; 0x980 <__fp_split3>
     9ec:	a0 f3       	brcs	.-24     	; 0x9d6 <__mulsf3+0x4>

000009ee <__mulsf3_pse>:
     9ee:	95 9f       	mul	r25, r21
     9f0:	d1 f3       	breq	.-12     	; 0x9e6 <__mulsf3+0x14>
     9f2:	95 0f       	add	r25, r21
     9f4:	50 e0       	ldi	r21, 0x00	; 0
     9f6:	55 1f       	adc	r21, r21
     9f8:	62 9f       	mul	r22, r18
     9fa:	f0 01       	movw	r30, r0
     9fc:	72 9f       	mul	r23, r18
     9fe:	bb 27       	eor	r27, r27
     a00:	f0 0d       	add	r31, r0
     a02:	b1 1d       	adc	r27, r1
     a04:	63 9f       	mul	r22, r19
     a06:	aa 27       	eor	r26, r26
     a08:	f0 0d       	add	r31, r0
     a0a:	b1 1d       	adc	r27, r1
     a0c:	aa 1f       	adc	r26, r26
     a0e:	64 9f       	mul	r22, r20
     a10:	66 27       	eor	r22, r22
     a12:	b0 0d       	add	r27, r0
     a14:	a1 1d       	adc	r26, r1
     a16:	66 1f       	adc	r22, r22
     a18:	82 9f       	mul	r24, r18
     a1a:	22 27       	eor	r18, r18
     a1c:	b0 0d       	add	r27, r0
     a1e:	a1 1d       	adc	r26, r1
     a20:	62 1f       	adc	r22, r18
     a22:	73 9f       	mul	r23, r19
     a24:	b0 0d       	add	r27, r0
     a26:	a1 1d       	adc	r26, r1
     a28:	62 1f       	adc	r22, r18
     a2a:	83 9f       	mul	r24, r19
     a2c:	a0 0d       	add	r26, r0
     a2e:	61 1d       	adc	r22, r1
     a30:	22 1f       	adc	r18, r18
     a32:	74 9f       	mul	r23, r20
     a34:	33 27       	eor	r19, r19
     a36:	a0 0d       	add	r26, r0
     a38:	61 1d       	adc	r22, r1
     a3a:	23 1f       	adc	r18, r19
     a3c:	84 9f       	mul	r24, r20
     a3e:	60 0d       	add	r22, r0
     a40:	21 1d       	adc	r18, r1
     a42:	82 2f       	mov	r24, r18
     a44:	76 2f       	mov	r23, r22
     a46:	6a 2f       	mov	r22, r26
     a48:	11 24       	eor	r1, r1
     a4a:	9f 57       	subi	r25, 0x7F	; 127
     a4c:	50 40       	sbci	r21, 0x00	; 0
     a4e:	8a f0       	brmi	.+34     	; 0xa72 <__mulsf3_pse+0x84>
     a50:	e1 f0       	breq	.+56     	; 0xa8a <__mulsf3_pse+0x9c>
     a52:	88 23       	and	r24, r24
     a54:	4a f0       	brmi	.+18     	; 0xa68 <__mulsf3_pse+0x7a>
     a56:	ee 0f       	add	r30, r30
     a58:	ff 1f       	adc	r31, r31
     a5a:	bb 1f       	adc	r27, r27
     a5c:	66 1f       	adc	r22, r22
     a5e:	77 1f       	adc	r23, r23
     a60:	88 1f       	adc	r24, r24
     a62:	91 50       	subi	r25, 0x01	; 1
     a64:	50 40       	sbci	r21, 0x00	; 0
     a66:	a9 f7       	brne	.-22     	; 0xa52 <__mulsf3_pse+0x64>
     a68:	9e 3f       	cpi	r25, 0xFE	; 254
     a6a:	51 05       	cpc	r21, r1
     a6c:	70 f0       	brcs	.+28     	; 0xa8a <__mulsf3_pse+0x9c>
     a6e:	60 cf       	rjmp	.-320    	; 0x930 <__fp_inf>
     a70:	aa cf       	rjmp	.-172    	; 0x9c6 <__fp_szero>
     a72:	5f 3f       	cpi	r21, 0xFF	; 255
     a74:	ec f3       	brlt	.-6      	; 0xa70 <__mulsf3_pse+0x82>
     a76:	98 3e       	cpi	r25, 0xE8	; 232
     a78:	dc f3       	brlt	.-10     	; 0xa70 <__mulsf3_pse+0x82>
     a7a:	86 95       	lsr	r24
     a7c:	77 95       	ror	r23
     a7e:	67 95       	ror	r22
     a80:	b7 95       	ror	r27
     a82:	f7 95       	ror	r31
     a84:	e7 95       	ror	r30
     a86:	9f 5f       	subi	r25, 0xFF	; 255
     a88:	c1 f7       	brne	.-16     	; 0xa7a <__mulsf3_pse+0x8c>
     a8a:	fe 2b       	or	r31, r30
     a8c:	88 0f       	add	r24, r24
     a8e:	91 1d       	adc	r25, r1
     a90:	96 95       	lsr	r25
     a92:	87 95       	ror	r24
     a94:	97 f9       	bld	r25, 7
     a96:	08 95       	ret

00000a98 <__tablejump2__>:
     a98:	ee 0f       	add	r30, r30
     a9a:	ff 1f       	adc	r31, r31

00000a9c <__tablejump__>:
     a9c:	05 90       	lpm	r0, Z+
     a9e:	f4 91       	lpm	r31, Z
     aa0:	e0 2d       	mov	r30, r0
     aa2:	19 94       	eijmp

00000aa4 <fdevopen>:
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	cf 93       	push	r28
     aaa:	df 93       	push	r29
     aac:	ec 01       	movw	r28, r24
     aae:	8b 01       	movw	r16, r22
     ab0:	00 97       	sbiw	r24, 0x00	; 0
     ab2:	31 f4       	brne	.+12     	; 0xac0 <fdevopen+0x1c>
     ab4:	61 15       	cp	r22, r1
     ab6:	71 05       	cpc	r23, r1
     ab8:	19 f4       	brne	.+6      	; 0xac0 <fdevopen+0x1c>
     aba:	80 e0       	ldi	r24, 0x00	; 0
     abc:	90 e0       	ldi	r25, 0x00	; 0
     abe:	37 c0       	rjmp	.+110    	; 0xb2e <fdevopen+0x8a>
     ac0:	6e e0       	ldi	r22, 0x0E	; 14
     ac2:	70 e0       	ldi	r23, 0x00	; 0
     ac4:	81 e0       	ldi	r24, 0x01	; 1
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	63 d2       	rcall	.+1222   	; 0xf90 <calloc>
     aca:	fc 01       	movw	r30, r24
     acc:	00 97       	sbiw	r24, 0x00	; 0
     ace:	a9 f3       	breq	.-22     	; 0xaba <fdevopen+0x16>
     ad0:	80 e8       	ldi	r24, 0x80	; 128
     ad2:	83 83       	std	Z+3, r24	; 0x03
     ad4:	01 15       	cp	r16, r1
     ad6:	11 05       	cpc	r17, r1
     ad8:	71 f0       	breq	.+28     	; 0xaf6 <fdevopen+0x52>
     ada:	13 87       	std	Z+11, r17	; 0x0b
     adc:	02 87       	std	Z+10, r16	; 0x0a
     ade:	81 e8       	ldi	r24, 0x81	; 129
     ae0:	83 83       	std	Z+3, r24	; 0x03
     ae2:	80 91 a5 02 	lds	r24, 0x02A5
     ae6:	90 91 a6 02 	lds	r25, 0x02A6
     aea:	89 2b       	or	r24, r25
     aec:	21 f4       	brne	.+8      	; 0xaf6 <fdevopen+0x52>
     aee:	f0 93 a6 02 	sts	0x02A6, r31
     af2:	e0 93 a5 02 	sts	0x02A5, r30
     af6:	20 97       	sbiw	r28, 0x00	; 0
     af8:	c9 f0       	breq	.+50     	; 0xb2c <fdevopen+0x88>
     afa:	d1 87       	std	Z+9, r29	; 0x09
     afc:	c0 87       	std	Z+8, r28	; 0x08
     afe:	83 81       	ldd	r24, Z+3	; 0x03
     b00:	82 60       	ori	r24, 0x02	; 2
     b02:	83 83       	std	Z+3, r24	; 0x03
     b04:	80 91 a7 02 	lds	r24, 0x02A7
     b08:	90 91 a8 02 	lds	r25, 0x02A8
     b0c:	89 2b       	or	r24, r25
     b0e:	71 f4       	brne	.+28     	; 0xb2c <fdevopen+0x88>
     b10:	f0 93 a8 02 	sts	0x02A8, r31
     b14:	e0 93 a7 02 	sts	0x02A7, r30
     b18:	80 91 a9 02 	lds	r24, 0x02A9
     b1c:	90 91 aa 02 	lds	r25, 0x02AA
     b20:	89 2b       	or	r24, r25
     b22:	21 f4       	brne	.+8      	; 0xb2c <fdevopen+0x88>
     b24:	f0 93 aa 02 	sts	0x02AA, r31
     b28:	e0 93 a9 02 	sts	0x02A9, r30
     b2c:	cf 01       	movw	r24, r30
     b2e:	df 91       	pop	r29
     b30:	cf 91       	pop	r28
     b32:	1f 91       	pop	r17
     b34:	0f 91       	pop	r16
     b36:	08 95       	ret

00000b38 <printf>:
     b38:	cf 93       	push	r28
     b3a:	df 93       	push	r29
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
     b40:	fe 01       	movw	r30, r28
     b42:	36 96       	adiw	r30, 0x06	; 6
     b44:	61 91       	ld	r22, Z+
     b46:	71 91       	ld	r23, Z+
     b48:	af 01       	movw	r20, r30
     b4a:	80 91 a7 02 	lds	r24, 0x02A7
     b4e:	90 91 a8 02 	lds	r25, 0x02A8
     b52:	30 d0       	rcall	.+96     	; 0xbb4 <vfprintf>
     b54:	df 91       	pop	r29
     b56:	cf 91       	pop	r28
     b58:	08 95       	ret

00000b5a <puts>:
     b5a:	0f 93       	push	r16
     b5c:	1f 93       	push	r17
     b5e:	cf 93       	push	r28
     b60:	df 93       	push	r29
     b62:	e0 91 a7 02 	lds	r30, 0x02A7
     b66:	f0 91 a8 02 	lds	r31, 0x02A8
     b6a:	23 81       	ldd	r18, Z+3	; 0x03
     b6c:	21 ff       	sbrs	r18, 1
     b6e:	1b c0       	rjmp	.+54     	; 0xba6 <puts+0x4c>
     b70:	ec 01       	movw	r28, r24
     b72:	00 e0       	ldi	r16, 0x00	; 0
     b74:	10 e0       	ldi	r17, 0x00	; 0
     b76:	89 91       	ld	r24, Y+
     b78:	60 91 a7 02 	lds	r22, 0x02A7
     b7c:	70 91 a8 02 	lds	r23, 0x02A8
     b80:	db 01       	movw	r26, r22
     b82:	18 96       	adiw	r26, 0x08	; 8
     b84:	ed 91       	ld	r30, X+
     b86:	fc 91       	ld	r31, X
     b88:	19 97       	sbiw	r26, 0x09	; 9
     b8a:	88 23       	and	r24, r24
     b8c:	31 f0       	breq	.+12     	; 0xb9a <puts+0x40>
     b8e:	19 95       	eicall
     b90:	89 2b       	or	r24, r25
     b92:	89 f3       	breq	.-30     	; 0xb76 <puts+0x1c>
     b94:	0f ef       	ldi	r16, 0xFF	; 255
     b96:	1f ef       	ldi	r17, 0xFF	; 255
     b98:	ee cf       	rjmp	.-36     	; 0xb76 <puts+0x1c>
     b9a:	8a e0       	ldi	r24, 0x0A	; 10
     b9c:	19 95       	eicall
     b9e:	89 2b       	or	r24, r25
     ba0:	11 f4       	brne	.+4      	; 0xba6 <puts+0x4c>
     ba2:	c8 01       	movw	r24, r16
     ba4:	02 c0       	rjmp	.+4      	; 0xbaa <puts+0x50>
     ba6:	8f ef       	ldi	r24, 0xFF	; 255
     ba8:	9f ef       	ldi	r25, 0xFF	; 255
     baa:	df 91       	pop	r29
     bac:	cf 91       	pop	r28
     bae:	1f 91       	pop	r17
     bb0:	0f 91       	pop	r16
     bb2:	08 95       	ret

00000bb4 <vfprintf>:
     bb4:	2f 92       	push	r2
     bb6:	3f 92       	push	r3
     bb8:	4f 92       	push	r4
     bba:	5f 92       	push	r5
     bbc:	6f 92       	push	r6
     bbe:	7f 92       	push	r7
     bc0:	8f 92       	push	r8
     bc2:	9f 92       	push	r9
     bc4:	af 92       	push	r10
     bc6:	bf 92       	push	r11
     bc8:	cf 92       	push	r12
     bca:	df 92       	push	r13
     bcc:	ef 92       	push	r14
     bce:	ff 92       	push	r15
     bd0:	0f 93       	push	r16
     bd2:	1f 93       	push	r17
     bd4:	cf 93       	push	r28
     bd6:	df 93       	push	r29
     bd8:	cd b7       	in	r28, 0x3d	; 61
     bda:	de b7       	in	r29, 0x3e	; 62
     bdc:	2c 97       	sbiw	r28, 0x0c	; 12
     bde:	0f b6       	in	r0, 0x3f	; 63
     be0:	f8 94       	cli
     be2:	de bf       	out	0x3e, r29	; 62
     be4:	0f be       	out	0x3f, r0	; 63
     be6:	cd bf       	out	0x3d, r28	; 61
     be8:	7c 01       	movw	r14, r24
     bea:	6b 01       	movw	r12, r22
     bec:	8a 01       	movw	r16, r20
     bee:	fc 01       	movw	r30, r24
     bf0:	17 82       	std	Z+7, r1	; 0x07
     bf2:	16 82       	std	Z+6, r1	; 0x06
     bf4:	83 81       	ldd	r24, Z+3	; 0x03
     bf6:	81 ff       	sbrs	r24, 1
     bf8:	b0 c1       	rjmp	.+864    	; 0xf5a <vfprintf+0x3a6>
     bfa:	ce 01       	movw	r24, r28
     bfc:	01 96       	adiw	r24, 0x01	; 1
     bfe:	4c 01       	movw	r8, r24
     c00:	f7 01       	movw	r30, r14
     c02:	93 81       	ldd	r25, Z+3	; 0x03
     c04:	f6 01       	movw	r30, r12
     c06:	93 fd       	sbrc	r25, 3
     c08:	85 91       	lpm	r24, Z+
     c0a:	93 ff       	sbrs	r25, 3
     c0c:	81 91       	ld	r24, Z+
     c0e:	6f 01       	movw	r12, r30
     c10:	88 23       	and	r24, r24
     c12:	09 f4       	brne	.+2      	; 0xc16 <vfprintf+0x62>
     c14:	9e c1       	rjmp	.+828    	; 0xf52 <vfprintf+0x39e>
     c16:	85 32       	cpi	r24, 0x25	; 37
     c18:	39 f4       	brne	.+14     	; 0xc28 <vfprintf+0x74>
     c1a:	93 fd       	sbrc	r25, 3
     c1c:	85 91       	lpm	r24, Z+
     c1e:	93 ff       	sbrs	r25, 3
     c20:	81 91       	ld	r24, Z+
     c22:	6f 01       	movw	r12, r30
     c24:	85 32       	cpi	r24, 0x25	; 37
     c26:	21 f4       	brne	.+8      	; 0xc30 <vfprintf+0x7c>
     c28:	b7 01       	movw	r22, r14
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	0f d3       	rcall	.+1566   	; 0x124c <fputc>
     c2e:	e8 cf       	rjmp	.-48     	; 0xc00 <vfprintf+0x4c>
     c30:	51 2c       	mov	r5, r1
     c32:	31 2c       	mov	r3, r1
     c34:	20 e0       	ldi	r18, 0x00	; 0
     c36:	20 32       	cpi	r18, 0x20	; 32
     c38:	a0 f4       	brcc	.+40     	; 0xc62 <vfprintf+0xae>
     c3a:	8b 32       	cpi	r24, 0x2B	; 43
     c3c:	69 f0       	breq	.+26     	; 0xc58 <vfprintf+0xa4>
     c3e:	30 f4       	brcc	.+12     	; 0xc4c <vfprintf+0x98>
     c40:	80 32       	cpi	r24, 0x20	; 32
     c42:	59 f0       	breq	.+22     	; 0xc5a <vfprintf+0xa6>
     c44:	83 32       	cpi	r24, 0x23	; 35
     c46:	69 f4       	brne	.+26     	; 0xc62 <vfprintf+0xae>
     c48:	20 61       	ori	r18, 0x10	; 16
     c4a:	2c c0       	rjmp	.+88     	; 0xca4 <vfprintf+0xf0>
     c4c:	8d 32       	cpi	r24, 0x2D	; 45
     c4e:	39 f0       	breq	.+14     	; 0xc5e <vfprintf+0xaa>
     c50:	80 33       	cpi	r24, 0x30	; 48
     c52:	39 f4       	brne	.+14     	; 0xc62 <vfprintf+0xae>
     c54:	21 60       	ori	r18, 0x01	; 1
     c56:	26 c0       	rjmp	.+76     	; 0xca4 <vfprintf+0xf0>
     c58:	22 60       	ori	r18, 0x02	; 2
     c5a:	24 60       	ori	r18, 0x04	; 4
     c5c:	23 c0       	rjmp	.+70     	; 0xca4 <vfprintf+0xf0>
     c5e:	28 60       	ori	r18, 0x08	; 8
     c60:	21 c0       	rjmp	.+66     	; 0xca4 <vfprintf+0xf0>
     c62:	27 fd       	sbrc	r18, 7
     c64:	27 c0       	rjmp	.+78     	; 0xcb4 <vfprintf+0x100>
     c66:	30 ed       	ldi	r19, 0xD0	; 208
     c68:	38 0f       	add	r19, r24
     c6a:	3a 30       	cpi	r19, 0x0A	; 10
     c6c:	78 f4       	brcc	.+30     	; 0xc8c <vfprintf+0xd8>
     c6e:	26 ff       	sbrs	r18, 6
     c70:	06 c0       	rjmp	.+12     	; 0xc7e <vfprintf+0xca>
     c72:	fa e0       	ldi	r31, 0x0A	; 10
     c74:	5f 9e       	mul	r5, r31
     c76:	30 0d       	add	r19, r0
     c78:	11 24       	eor	r1, r1
     c7a:	53 2e       	mov	r5, r19
     c7c:	13 c0       	rjmp	.+38     	; 0xca4 <vfprintf+0xf0>
     c7e:	8a e0       	ldi	r24, 0x0A	; 10
     c80:	38 9e       	mul	r3, r24
     c82:	30 0d       	add	r19, r0
     c84:	11 24       	eor	r1, r1
     c86:	33 2e       	mov	r3, r19
     c88:	20 62       	ori	r18, 0x20	; 32
     c8a:	0c c0       	rjmp	.+24     	; 0xca4 <vfprintf+0xf0>
     c8c:	8e 32       	cpi	r24, 0x2E	; 46
     c8e:	21 f4       	brne	.+8      	; 0xc98 <vfprintf+0xe4>
     c90:	26 fd       	sbrc	r18, 6
     c92:	5f c1       	rjmp	.+702    	; 0xf52 <vfprintf+0x39e>
     c94:	20 64       	ori	r18, 0x40	; 64
     c96:	06 c0       	rjmp	.+12     	; 0xca4 <vfprintf+0xf0>
     c98:	8c 36       	cpi	r24, 0x6C	; 108
     c9a:	11 f4       	brne	.+4      	; 0xca0 <vfprintf+0xec>
     c9c:	20 68       	ori	r18, 0x80	; 128
     c9e:	02 c0       	rjmp	.+4      	; 0xca4 <vfprintf+0xf0>
     ca0:	88 36       	cpi	r24, 0x68	; 104
     ca2:	41 f4       	brne	.+16     	; 0xcb4 <vfprintf+0x100>
     ca4:	f6 01       	movw	r30, r12
     ca6:	93 fd       	sbrc	r25, 3
     ca8:	85 91       	lpm	r24, Z+
     caa:	93 ff       	sbrs	r25, 3
     cac:	81 91       	ld	r24, Z+
     cae:	6f 01       	movw	r12, r30
     cb0:	81 11       	cpse	r24, r1
     cb2:	c1 cf       	rjmp	.-126    	; 0xc36 <vfprintf+0x82>
     cb4:	98 2f       	mov	r25, r24
     cb6:	9f 7d       	andi	r25, 0xDF	; 223
     cb8:	95 54       	subi	r25, 0x45	; 69
     cba:	93 30       	cpi	r25, 0x03	; 3
     cbc:	28 f4       	brcc	.+10     	; 0xcc8 <vfprintf+0x114>
     cbe:	0c 5f       	subi	r16, 0xFC	; 252
     cc0:	1f 4f       	sbci	r17, 0xFF	; 255
     cc2:	ff e3       	ldi	r31, 0x3F	; 63
     cc4:	f9 83       	std	Y+1, r31	; 0x01
     cc6:	0d c0       	rjmp	.+26     	; 0xce2 <vfprintf+0x12e>
     cc8:	83 36       	cpi	r24, 0x63	; 99
     cca:	31 f0       	breq	.+12     	; 0xcd8 <vfprintf+0x124>
     ccc:	83 37       	cpi	r24, 0x73	; 115
     cce:	71 f0       	breq	.+28     	; 0xcec <vfprintf+0x138>
     cd0:	83 35       	cpi	r24, 0x53	; 83
     cd2:	09 f0       	breq	.+2      	; 0xcd6 <vfprintf+0x122>
     cd4:	57 c0       	rjmp	.+174    	; 0xd84 <vfprintf+0x1d0>
     cd6:	21 c0       	rjmp	.+66     	; 0xd1a <vfprintf+0x166>
     cd8:	f8 01       	movw	r30, r16
     cda:	80 81       	ld	r24, Z
     cdc:	89 83       	std	Y+1, r24	; 0x01
     cde:	0e 5f       	subi	r16, 0xFE	; 254
     ce0:	1f 4f       	sbci	r17, 0xFF	; 255
     ce2:	44 24       	eor	r4, r4
     ce4:	43 94       	inc	r4
     ce6:	51 2c       	mov	r5, r1
     ce8:	54 01       	movw	r10, r8
     cea:	14 c0       	rjmp	.+40     	; 0xd14 <vfprintf+0x160>
     cec:	38 01       	movw	r6, r16
     cee:	f2 e0       	ldi	r31, 0x02	; 2
     cf0:	6f 0e       	add	r6, r31
     cf2:	71 1c       	adc	r7, r1
     cf4:	f8 01       	movw	r30, r16
     cf6:	a0 80       	ld	r10, Z
     cf8:	b1 80       	ldd	r11, Z+1	; 0x01
     cfa:	26 ff       	sbrs	r18, 6
     cfc:	03 c0       	rjmp	.+6      	; 0xd04 <vfprintf+0x150>
     cfe:	65 2d       	mov	r22, r5
     d00:	70 e0       	ldi	r23, 0x00	; 0
     d02:	02 c0       	rjmp	.+4      	; 0xd08 <vfprintf+0x154>
     d04:	6f ef       	ldi	r22, 0xFF	; 255
     d06:	7f ef       	ldi	r23, 0xFF	; 255
     d08:	c5 01       	movw	r24, r10
     d0a:	2c 87       	std	Y+12, r18	; 0x0c
     d0c:	94 d2       	rcall	.+1320   	; 0x1236 <strnlen>
     d0e:	2c 01       	movw	r4, r24
     d10:	83 01       	movw	r16, r6
     d12:	2c 85       	ldd	r18, Y+12	; 0x0c
     d14:	2f 77       	andi	r18, 0x7F	; 127
     d16:	22 2e       	mov	r2, r18
     d18:	16 c0       	rjmp	.+44     	; 0xd46 <vfprintf+0x192>
     d1a:	38 01       	movw	r6, r16
     d1c:	f2 e0       	ldi	r31, 0x02	; 2
     d1e:	6f 0e       	add	r6, r31
     d20:	71 1c       	adc	r7, r1
     d22:	f8 01       	movw	r30, r16
     d24:	a0 80       	ld	r10, Z
     d26:	b1 80       	ldd	r11, Z+1	; 0x01
     d28:	26 ff       	sbrs	r18, 6
     d2a:	03 c0       	rjmp	.+6      	; 0xd32 <vfprintf+0x17e>
     d2c:	65 2d       	mov	r22, r5
     d2e:	70 e0       	ldi	r23, 0x00	; 0
     d30:	02 c0       	rjmp	.+4      	; 0xd36 <vfprintf+0x182>
     d32:	6f ef       	ldi	r22, 0xFF	; 255
     d34:	7f ef       	ldi	r23, 0xFF	; 255
     d36:	c5 01       	movw	r24, r10
     d38:	2c 87       	std	Y+12, r18	; 0x0c
     d3a:	6b d2       	rcall	.+1238   	; 0x1212 <strnlen_P>
     d3c:	2c 01       	movw	r4, r24
     d3e:	2c 85       	ldd	r18, Y+12	; 0x0c
     d40:	20 68       	ori	r18, 0x80	; 128
     d42:	22 2e       	mov	r2, r18
     d44:	83 01       	movw	r16, r6
     d46:	23 fc       	sbrc	r2, 3
     d48:	19 c0       	rjmp	.+50     	; 0xd7c <vfprintf+0x1c8>
     d4a:	83 2d       	mov	r24, r3
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	48 16       	cp	r4, r24
     d50:	59 06       	cpc	r5, r25
     d52:	a0 f4       	brcc	.+40     	; 0xd7c <vfprintf+0x1c8>
     d54:	b7 01       	movw	r22, r14
     d56:	80 e2       	ldi	r24, 0x20	; 32
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	78 d2       	rcall	.+1264   	; 0x124c <fputc>
     d5c:	3a 94       	dec	r3
     d5e:	f5 cf       	rjmp	.-22     	; 0xd4a <vfprintf+0x196>
     d60:	f5 01       	movw	r30, r10
     d62:	27 fc       	sbrc	r2, 7
     d64:	85 91       	lpm	r24, Z+
     d66:	27 fe       	sbrs	r2, 7
     d68:	81 91       	ld	r24, Z+
     d6a:	5f 01       	movw	r10, r30
     d6c:	b7 01       	movw	r22, r14
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	6d d2       	rcall	.+1242   	; 0x124c <fputc>
     d72:	31 10       	cpse	r3, r1
     d74:	3a 94       	dec	r3
     d76:	f1 e0       	ldi	r31, 0x01	; 1
     d78:	4f 1a       	sub	r4, r31
     d7a:	51 08       	sbc	r5, r1
     d7c:	41 14       	cp	r4, r1
     d7e:	51 04       	cpc	r5, r1
     d80:	79 f7       	brne	.-34     	; 0xd60 <vfprintf+0x1ac>
     d82:	de c0       	rjmp	.+444    	; 0xf40 <vfprintf+0x38c>
     d84:	84 36       	cpi	r24, 0x64	; 100
     d86:	11 f0       	breq	.+4      	; 0xd8c <vfprintf+0x1d8>
     d88:	89 36       	cpi	r24, 0x69	; 105
     d8a:	31 f5       	brne	.+76     	; 0xdd8 <vfprintf+0x224>
     d8c:	f8 01       	movw	r30, r16
     d8e:	27 ff       	sbrs	r18, 7
     d90:	07 c0       	rjmp	.+14     	; 0xda0 <vfprintf+0x1ec>
     d92:	60 81       	ld	r22, Z
     d94:	71 81       	ldd	r23, Z+1	; 0x01
     d96:	82 81       	ldd	r24, Z+2	; 0x02
     d98:	93 81       	ldd	r25, Z+3	; 0x03
     d9a:	0c 5f       	subi	r16, 0xFC	; 252
     d9c:	1f 4f       	sbci	r17, 0xFF	; 255
     d9e:	08 c0       	rjmp	.+16     	; 0xdb0 <vfprintf+0x1fc>
     da0:	60 81       	ld	r22, Z
     da2:	71 81       	ldd	r23, Z+1	; 0x01
     da4:	88 27       	eor	r24, r24
     da6:	77 fd       	sbrc	r23, 7
     da8:	80 95       	com	r24
     daa:	98 2f       	mov	r25, r24
     dac:	0e 5f       	subi	r16, 0xFE	; 254
     dae:	1f 4f       	sbci	r17, 0xFF	; 255
     db0:	2f 76       	andi	r18, 0x6F	; 111
     db2:	b2 2e       	mov	r11, r18
     db4:	97 ff       	sbrs	r25, 7
     db6:	09 c0       	rjmp	.+18     	; 0xdca <vfprintf+0x216>
     db8:	90 95       	com	r25
     dba:	80 95       	com	r24
     dbc:	70 95       	com	r23
     dbe:	61 95       	neg	r22
     dc0:	7f 4f       	sbci	r23, 0xFF	; 255
     dc2:	8f 4f       	sbci	r24, 0xFF	; 255
     dc4:	9f 4f       	sbci	r25, 0xFF	; 255
     dc6:	20 68       	ori	r18, 0x80	; 128
     dc8:	b2 2e       	mov	r11, r18
     dca:	2a e0       	ldi	r18, 0x0A	; 10
     dcc:	30 e0       	ldi	r19, 0x00	; 0
     dce:	a4 01       	movw	r20, r8
     dd0:	6f d2       	rcall	.+1246   	; 0x12b0 <__ultoa_invert>
     dd2:	a8 2e       	mov	r10, r24
     dd4:	a8 18       	sub	r10, r8
     dd6:	43 c0       	rjmp	.+134    	; 0xe5e <vfprintf+0x2aa>
     dd8:	85 37       	cpi	r24, 0x75	; 117
     dda:	29 f4       	brne	.+10     	; 0xde6 <vfprintf+0x232>
     ddc:	2f 7e       	andi	r18, 0xEF	; 239
     dde:	b2 2e       	mov	r11, r18
     de0:	2a e0       	ldi	r18, 0x0A	; 10
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	25 c0       	rjmp	.+74     	; 0xe30 <vfprintf+0x27c>
     de6:	f2 2f       	mov	r31, r18
     de8:	f9 7f       	andi	r31, 0xF9	; 249
     dea:	bf 2e       	mov	r11, r31
     dec:	8f 36       	cpi	r24, 0x6F	; 111
     dee:	c1 f0       	breq	.+48     	; 0xe20 <vfprintf+0x26c>
     df0:	18 f4       	brcc	.+6      	; 0xdf8 <vfprintf+0x244>
     df2:	88 35       	cpi	r24, 0x58	; 88
     df4:	79 f0       	breq	.+30     	; 0xe14 <vfprintf+0x260>
     df6:	ad c0       	rjmp	.+346    	; 0xf52 <vfprintf+0x39e>
     df8:	80 37       	cpi	r24, 0x70	; 112
     dfa:	19 f0       	breq	.+6      	; 0xe02 <vfprintf+0x24e>
     dfc:	88 37       	cpi	r24, 0x78	; 120
     dfe:	21 f0       	breq	.+8      	; 0xe08 <vfprintf+0x254>
     e00:	a8 c0       	rjmp	.+336    	; 0xf52 <vfprintf+0x39e>
     e02:	2f 2f       	mov	r18, r31
     e04:	20 61       	ori	r18, 0x10	; 16
     e06:	b2 2e       	mov	r11, r18
     e08:	b4 fe       	sbrs	r11, 4
     e0a:	0d c0       	rjmp	.+26     	; 0xe26 <vfprintf+0x272>
     e0c:	8b 2d       	mov	r24, r11
     e0e:	84 60       	ori	r24, 0x04	; 4
     e10:	b8 2e       	mov	r11, r24
     e12:	09 c0       	rjmp	.+18     	; 0xe26 <vfprintf+0x272>
     e14:	24 ff       	sbrs	r18, 4
     e16:	0a c0       	rjmp	.+20     	; 0xe2c <vfprintf+0x278>
     e18:	9f 2f       	mov	r25, r31
     e1a:	96 60       	ori	r25, 0x06	; 6
     e1c:	b9 2e       	mov	r11, r25
     e1e:	06 c0       	rjmp	.+12     	; 0xe2c <vfprintf+0x278>
     e20:	28 e0       	ldi	r18, 0x08	; 8
     e22:	30 e0       	ldi	r19, 0x00	; 0
     e24:	05 c0       	rjmp	.+10     	; 0xe30 <vfprintf+0x27c>
     e26:	20 e1       	ldi	r18, 0x10	; 16
     e28:	30 e0       	ldi	r19, 0x00	; 0
     e2a:	02 c0       	rjmp	.+4      	; 0xe30 <vfprintf+0x27c>
     e2c:	20 e1       	ldi	r18, 0x10	; 16
     e2e:	32 e0       	ldi	r19, 0x02	; 2
     e30:	f8 01       	movw	r30, r16
     e32:	b7 fe       	sbrs	r11, 7
     e34:	07 c0       	rjmp	.+14     	; 0xe44 <vfprintf+0x290>
     e36:	60 81       	ld	r22, Z
     e38:	71 81       	ldd	r23, Z+1	; 0x01
     e3a:	82 81       	ldd	r24, Z+2	; 0x02
     e3c:	93 81       	ldd	r25, Z+3	; 0x03
     e3e:	0c 5f       	subi	r16, 0xFC	; 252
     e40:	1f 4f       	sbci	r17, 0xFF	; 255
     e42:	06 c0       	rjmp	.+12     	; 0xe50 <vfprintf+0x29c>
     e44:	60 81       	ld	r22, Z
     e46:	71 81       	ldd	r23, Z+1	; 0x01
     e48:	80 e0       	ldi	r24, 0x00	; 0
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	0e 5f       	subi	r16, 0xFE	; 254
     e4e:	1f 4f       	sbci	r17, 0xFF	; 255
     e50:	a4 01       	movw	r20, r8
     e52:	2e d2       	rcall	.+1116   	; 0x12b0 <__ultoa_invert>
     e54:	a8 2e       	mov	r10, r24
     e56:	a8 18       	sub	r10, r8
     e58:	fb 2d       	mov	r31, r11
     e5a:	ff 77       	andi	r31, 0x7F	; 127
     e5c:	bf 2e       	mov	r11, r31
     e5e:	b6 fe       	sbrs	r11, 6
     e60:	0b c0       	rjmp	.+22     	; 0xe78 <vfprintf+0x2c4>
     e62:	2b 2d       	mov	r18, r11
     e64:	2e 7f       	andi	r18, 0xFE	; 254
     e66:	a5 14       	cp	r10, r5
     e68:	50 f4       	brcc	.+20     	; 0xe7e <vfprintf+0x2ca>
     e6a:	b4 fe       	sbrs	r11, 4
     e6c:	0a c0       	rjmp	.+20     	; 0xe82 <vfprintf+0x2ce>
     e6e:	b2 fc       	sbrc	r11, 2
     e70:	08 c0       	rjmp	.+16     	; 0xe82 <vfprintf+0x2ce>
     e72:	2b 2d       	mov	r18, r11
     e74:	2e 7e       	andi	r18, 0xEE	; 238
     e76:	05 c0       	rjmp	.+10     	; 0xe82 <vfprintf+0x2ce>
     e78:	7a 2c       	mov	r7, r10
     e7a:	2b 2d       	mov	r18, r11
     e7c:	03 c0       	rjmp	.+6      	; 0xe84 <vfprintf+0x2d0>
     e7e:	7a 2c       	mov	r7, r10
     e80:	01 c0       	rjmp	.+2      	; 0xe84 <vfprintf+0x2d0>
     e82:	75 2c       	mov	r7, r5
     e84:	24 ff       	sbrs	r18, 4
     e86:	0d c0       	rjmp	.+26     	; 0xea2 <vfprintf+0x2ee>
     e88:	fe 01       	movw	r30, r28
     e8a:	ea 0d       	add	r30, r10
     e8c:	f1 1d       	adc	r31, r1
     e8e:	80 81       	ld	r24, Z
     e90:	80 33       	cpi	r24, 0x30	; 48
     e92:	11 f4       	brne	.+4      	; 0xe98 <vfprintf+0x2e4>
     e94:	29 7e       	andi	r18, 0xE9	; 233
     e96:	09 c0       	rjmp	.+18     	; 0xeaa <vfprintf+0x2f6>
     e98:	22 ff       	sbrs	r18, 2
     e9a:	06 c0       	rjmp	.+12     	; 0xea8 <vfprintf+0x2f4>
     e9c:	73 94       	inc	r7
     e9e:	73 94       	inc	r7
     ea0:	04 c0       	rjmp	.+8      	; 0xeaa <vfprintf+0x2f6>
     ea2:	82 2f       	mov	r24, r18
     ea4:	86 78       	andi	r24, 0x86	; 134
     ea6:	09 f0       	breq	.+2      	; 0xeaa <vfprintf+0x2f6>
     ea8:	73 94       	inc	r7
     eaa:	23 fd       	sbrc	r18, 3
     eac:	12 c0       	rjmp	.+36     	; 0xed2 <vfprintf+0x31e>
     eae:	20 ff       	sbrs	r18, 0
     eb0:	06 c0       	rjmp	.+12     	; 0xebe <vfprintf+0x30a>
     eb2:	5a 2c       	mov	r5, r10
     eb4:	73 14       	cp	r7, r3
     eb6:	18 f4       	brcc	.+6      	; 0xebe <vfprintf+0x30a>
     eb8:	53 0c       	add	r5, r3
     eba:	57 18       	sub	r5, r7
     ebc:	73 2c       	mov	r7, r3
     ebe:	73 14       	cp	r7, r3
     ec0:	60 f4       	brcc	.+24     	; 0xeda <vfprintf+0x326>
     ec2:	b7 01       	movw	r22, r14
     ec4:	80 e2       	ldi	r24, 0x20	; 32
     ec6:	90 e0       	ldi	r25, 0x00	; 0
     ec8:	2c 87       	std	Y+12, r18	; 0x0c
     eca:	c0 d1       	rcall	.+896    	; 0x124c <fputc>
     ecc:	73 94       	inc	r7
     ece:	2c 85       	ldd	r18, Y+12	; 0x0c
     ed0:	f6 cf       	rjmp	.-20     	; 0xebe <vfprintf+0x30a>
     ed2:	73 14       	cp	r7, r3
     ed4:	10 f4       	brcc	.+4      	; 0xeda <vfprintf+0x326>
     ed6:	37 18       	sub	r3, r7
     ed8:	01 c0       	rjmp	.+2      	; 0xedc <vfprintf+0x328>
     eda:	31 2c       	mov	r3, r1
     edc:	24 ff       	sbrs	r18, 4
     ede:	11 c0       	rjmp	.+34     	; 0xf02 <vfprintf+0x34e>
     ee0:	b7 01       	movw	r22, r14
     ee2:	80 e3       	ldi	r24, 0x30	; 48
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	2c 87       	std	Y+12, r18	; 0x0c
     ee8:	b1 d1       	rcall	.+866    	; 0x124c <fputc>
     eea:	2c 85       	ldd	r18, Y+12	; 0x0c
     eec:	22 ff       	sbrs	r18, 2
     eee:	16 c0       	rjmp	.+44     	; 0xf1c <vfprintf+0x368>
     ef0:	21 ff       	sbrs	r18, 1
     ef2:	03 c0       	rjmp	.+6      	; 0xefa <vfprintf+0x346>
     ef4:	88 e5       	ldi	r24, 0x58	; 88
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	02 c0       	rjmp	.+4      	; 0xefe <vfprintf+0x34a>
     efa:	88 e7       	ldi	r24, 0x78	; 120
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	b7 01       	movw	r22, r14
     f00:	0c c0       	rjmp	.+24     	; 0xf1a <vfprintf+0x366>
     f02:	82 2f       	mov	r24, r18
     f04:	86 78       	andi	r24, 0x86	; 134
     f06:	51 f0       	breq	.+20     	; 0xf1c <vfprintf+0x368>
     f08:	21 fd       	sbrc	r18, 1
     f0a:	02 c0       	rjmp	.+4      	; 0xf10 <vfprintf+0x35c>
     f0c:	80 e2       	ldi	r24, 0x20	; 32
     f0e:	01 c0       	rjmp	.+2      	; 0xf12 <vfprintf+0x35e>
     f10:	8b e2       	ldi	r24, 0x2B	; 43
     f12:	27 fd       	sbrc	r18, 7
     f14:	8d e2       	ldi	r24, 0x2D	; 45
     f16:	b7 01       	movw	r22, r14
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	98 d1       	rcall	.+816    	; 0x124c <fputc>
     f1c:	a5 14       	cp	r10, r5
     f1e:	30 f4       	brcc	.+12     	; 0xf2c <vfprintf+0x378>
     f20:	b7 01       	movw	r22, r14
     f22:	80 e3       	ldi	r24, 0x30	; 48
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	92 d1       	rcall	.+804    	; 0x124c <fputc>
     f28:	5a 94       	dec	r5
     f2a:	f8 cf       	rjmp	.-16     	; 0xf1c <vfprintf+0x368>
     f2c:	aa 94       	dec	r10
     f2e:	f4 01       	movw	r30, r8
     f30:	ea 0d       	add	r30, r10
     f32:	f1 1d       	adc	r31, r1
     f34:	80 81       	ld	r24, Z
     f36:	b7 01       	movw	r22, r14
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	88 d1       	rcall	.+784    	; 0x124c <fputc>
     f3c:	a1 10       	cpse	r10, r1
     f3e:	f6 cf       	rjmp	.-20     	; 0xf2c <vfprintf+0x378>
     f40:	33 20       	and	r3, r3
     f42:	09 f4       	brne	.+2      	; 0xf46 <vfprintf+0x392>
     f44:	5d ce       	rjmp	.-838    	; 0xc00 <vfprintf+0x4c>
     f46:	b7 01       	movw	r22, r14
     f48:	80 e2       	ldi	r24, 0x20	; 32
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	7f d1       	rcall	.+766    	; 0x124c <fputc>
     f4e:	3a 94       	dec	r3
     f50:	f7 cf       	rjmp	.-18     	; 0xf40 <vfprintf+0x38c>
     f52:	f7 01       	movw	r30, r14
     f54:	86 81       	ldd	r24, Z+6	; 0x06
     f56:	97 81       	ldd	r25, Z+7	; 0x07
     f58:	02 c0       	rjmp	.+4      	; 0xf5e <vfprintf+0x3aa>
     f5a:	8f ef       	ldi	r24, 0xFF	; 255
     f5c:	9f ef       	ldi	r25, 0xFF	; 255
     f5e:	2c 96       	adiw	r28, 0x0c	; 12
     f60:	0f b6       	in	r0, 0x3f	; 63
     f62:	f8 94       	cli
     f64:	de bf       	out	0x3e, r29	; 62
     f66:	0f be       	out	0x3f, r0	; 63
     f68:	cd bf       	out	0x3d, r28	; 61
     f6a:	df 91       	pop	r29
     f6c:	cf 91       	pop	r28
     f6e:	1f 91       	pop	r17
     f70:	0f 91       	pop	r16
     f72:	ff 90       	pop	r15
     f74:	ef 90       	pop	r14
     f76:	df 90       	pop	r13
     f78:	cf 90       	pop	r12
     f7a:	bf 90       	pop	r11
     f7c:	af 90       	pop	r10
     f7e:	9f 90       	pop	r9
     f80:	8f 90       	pop	r8
     f82:	7f 90       	pop	r7
     f84:	6f 90       	pop	r6
     f86:	5f 90       	pop	r5
     f88:	4f 90       	pop	r4
     f8a:	3f 90       	pop	r3
     f8c:	2f 90       	pop	r2
     f8e:	08 95       	ret

00000f90 <calloc>:
     f90:	0f 93       	push	r16
     f92:	1f 93       	push	r17
     f94:	cf 93       	push	r28
     f96:	df 93       	push	r29
     f98:	86 9f       	mul	r24, r22
     f9a:	80 01       	movw	r16, r0
     f9c:	87 9f       	mul	r24, r23
     f9e:	10 0d       	add	r17, r0
     fa0:	96 9f       	mul	r25, r22
     fa2:	10 0d       	add	r17, r0
     fa4:	11 24       	eor	r1, r1
     fa6:	c8 01       	movw	r24, r16
     fa8:	0d d0       	rcall	.+26     	; 0xfc4 <malloc>
     faa:	ec 01       	movw	r28, r24
     fac:	00 97       	sbiw	r24, 0x00	; 0
     fae:	21 f0       	breq	.+8      	; 0xfb8 <calloc+0x28>
     fb0:	a8 01       	movw	r20, r16
     fb2:	60 e0       	ldi	r22, 0x00	; 0
     fb4:	70 e0       	ldi	r23, 0x00	; 0
     fb6:	38 d1       	rcall	.+624    	; 0x1228 <memset>
     fb8:	ce 01       	movw	r24, r28
     fba:	df 91       	pop	r29
     fbc:	cf 91       	pop	r28
     fbe:	1f 91       	pop	r17
     fc0:	0f 91       	pop	r16
     fc2:	08 95       	ret

00000fc4 <malloc>:
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
     fc8:	82 30       	cpi	r24, 0x02	; 2
     fca:	91 05       	cpc	r25, r1
     fcc:	10 f4       	brcc	.+4      	; 0xfd2 <malloc+0xe>
     fce:	82 e0       	ldi	r24, 0x02	; 2
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	e0 91 ad 02 	lds	r30, 0x02AD
     fd6:	f0 91 ae 02 	lds	r31, 0x02AE
     fda:	20 e0       	ldi	r18, 0x00	; 0
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	a0 e0       	ldi	r26, 0x00	; 0
     fe0:	b0 e0       	ldi	r27, 0x00	; 0
     fe2:	30 97       	sbiw	r30, 0x00	; 0
     fe4:	39 f1       	breq	.+78     	; 0x1034 <malloc+0x70>
     fe6:	40 81       	ld	r20, Z
     fe8:	51 81       	ldd	r21, Z+1	; 0x01
     fea:	48 17       	cp	r20, r24
     fec:	59 07       	cpc	r21, r25
     fee:	b8 f0       	brcs	.+46     	; 0x101e <malloc+0x5a>
     ff0:	48 17       	cp	r20, r24
     ff2:	59 07       	cpc	r21, r25
     ff4:	71 f4       	brne	.+28     	; 0x1012 <malloc+0x4e>
     ff6:	82 81       	ldd	r24, Z+2	; 0x02
     ff8:	93 81       	ldd	r25, Z+3	; 0x03
     ffa:	10 97       	sbiw	r26, 0x00	; 0
     ffc:	29 f0       	breq	.+10     	; 0x1008 <malloc+0x44>
     ffe:	13 96       	adiw	r26, 0x03	; 3
    1000:	9c 93       	st	X, r25
    1002:	8e 93       	st	-X, r24
    1004:	12 97       	sbiw	r26, 0x02	; 2
    1006:	2c c0       	rjmp	.+88     	; 0x1060 <malloc+0x9c>
    1008:	90 93 ae 02 	sts	0x02AE, r25
    100c:	80 93 ad 02 	sts	0x02AD, r24
    1010:	27 c0       	rjmp	.+78     	; 0x1060 <malloc+0x9c>
    1012:	21 15       	cp	r18, r1
    1014:	31 05       	cpc	r19, r1
    1016:	31 f0       	breq	.+12     	; 0x1024 <malloc+0x60>
    1018:	42 17       	cp	r20, r18
    101a:	53 07       	cpc	r21, r19
    101c:	18 f0       	brcs	.+6      	; 0x1024 <malloc+0x60>
    101e:	a9 01       	movw	r20, r18
    1020:	db 01       	movw	r26, r22
    1022:	01 c0       	rjmp	.+2      	; 0x1026 <malloc+0x62>
    1024:	ef 01       	movw	r28, r30
    1026:	9a 01       	movw	r18, r20
    1028:	bd 01       	movw	r22, r26
    102a:	df 01       	movw	r26, r30
    102c:	02 80       	ldd	r0, Z+2	; 0x02
    102e:	f3 81       	ldd	r31, Z+3	; 0x03
    1030:	e0 2d       	mov	r30, r0
    1032:	d7 cf       	rjmp	.-82     	; 0xfe2 <malloc+0x1e>
    1034:	21 15       	cp	r18, r1
    1036:	31 05       	cpc	r19, r1
    1038:	f9 f0       	breq	.+62     	; 0x1078 <malloc+0xb4>
    103a:	28 1b       	sub	r18, r24
    103c:	39 0b       	sbc	r19, r25
    103e:	24 30       	cpi	r18, 0x04	; 4
    1040:	31 05       	cpc	r19, r1
    1042:	80 f4       	brcc	.+32     	; 0x1064 <malloc+0xa0>
    1044:	8a 81       	ldd	r24, Y+2	; 0x02
    1046:	9b 81       	ldd	r25, Y+3	; 0x03
    1048:	61 15       	cp	r22, r1
    104a:	71 05       	cpc	r23, r1
    104c:	21 f0       	breq	.+8      	; 0x1056 <malloc+0x92>
    104e:	fb 01       	movw	r30, r22
    1050:	93 83       	std	Z+3, r25	; 0x03
    1052:	82 83       	std	Z+2, r24	; 0x02
    1054:	04 c0       	rjmp	.+8      	; 0x105e <malloc+0x9a>
    1056:	90 93 ae 02 	sts	0x02AE, r25
    105a:	80 93 ad 02 	sts	0x02AD, r24
    105e:	fe 01       	movw	r30, r28
    1060:	32 96       	adiw	r30, 0x02	; 2
    1062:	44 c0       	rjmp	.+136    	; 0x10ec <malloc+0x128>
    1064:	fe 01       	movw	r30, r28
    1066:	e2 0f       	add	r30, r18
    1068:	f3 1f       	adc	r31, r19
    106a:	81 93       	st	Z+, r24
    106c:	91 93       	st	Z+, r25
    106e:	22 50       	subi	r18, 0x02	; 2
    1070:	31 09       	sbc	r19, r1
    1072:	39 83       	std	Y+1, r19	; 0x01
    1074:	28 83       	st	Y, r18
    1076:	3a c0       	rjmp	.+116    	; 0x10ec <malloc+0x128>
    1078:	20 91 ab 02 	lds	r18, 0x02AB
    107c:	30 91 ac 02 	lds	r19, 0x02AC
    1080:	23 2b       	or	r18, r19
    1082:	41 f4       	brne	.+16     	; 0x1094 <malloc+0xd0>
    1084:	20 91 02 02 	lds	r18, 0x0202
    1088:	30 91 03 02 	lds	r19, 0x0203
    108c:	30 93 ac 02 	sts	0x02AC, r19
    1090:	20 93 ab 02 	sts	0x02AB, r18
    1094:	20 91 00 02 	lds	r18, 0x0200
    1098:	30 91 01 02 	lds	r19, 0x0201
    109c:	21 15       	cp	r18, r1
    109e:	31 05       	cpc	r19, r1
    10a0:	41 f4       	brne	.+16     	; 0x10b2 <malloc+0xee>
    10a2:	2d b7       	in	r18, 0x3d	; 61
    10a4:	3e b7       	in	r19, 0x3e	; 62
    10a6:	40 91 04 02 	lds	r20, 0x0204
    10aa:	50 91 05 02 	lds	r21, 0x0205
    10ae:	24 1b       	sub	r18, r20
    10b0:	35 0b       	sbc	r19, r21
    10b2:	e0 91 ab 02 	lds	r30, 0x02AB
    10b6:	f0 91 ac 02 	lds	r31, 0x02AC
    10ba:	e2 17       	cp	r30, r18
    10bc:	f3 07       	cpc	r31, r19
    10be:	a0 f4       	brcc	.+40     	; 0x10e8 <malloc+0x124>
    10c0:	2e 1b       	sub	r18, r30
    10c2:	3f 0b       	sbc	r19, r31
    10c4:	28 17       	cp	r18, r24
    10c6:	39 07       	cpc	r19, r25
    10c8:	78 f0       	brcs	.+30     	; 0x10e8 <malloc+0x124>
    10ca:	ac 01       	movw	r20, r24
    10cc:	4e 5f       	subi	r20, 0xFE	; 254
    10ce:	5f 4f       	sbci	r21, 0xFF	; 255
    10d0:	24 17       	cp	r18, r20
    10d2:	35 07       	cpc	r19, r21
    10d4:	48 f0       	brcs	.+18     	; 0x10e8 <malloc+0x124>
    10d6:	4e 0f       	add	r20, r30
    10d8:	5f 1f       	adc	r21, r31
    10da:	50 93 ac 02 	sts	0x02AC, r21
    10de:	40 93 ab 02 	sts	0x02AB, r20
    10e2:	81 93       	st	Z+, r24
    10e4:	91 93       	st	Z+, r25
    10e6:	02 c0       	rjmp	.+4      	; 0x10ec <malloc+0x128>
    10e8:	e0 e0       	ldi	r30, 0x00	; 0
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	cf 01       	movw	r24, r30
    10ee:	df 91       	pop	r29
    10f0:	cf 91       	pop	r28
    10f2:	08 95       	ret

000010f4 <free>:
    10f4:	cf 93       	push	r28
    10f6:	df 93       	push	r29
    10f8:	00 97       	sbiw	r24, 0x00	; 0
    10fa:	09 f4       	brne	.+2      	; 0x10fe <free+0xa>
    10fc:	87 c0       	rjmp	.+270    	; 0x120c <free+0x118>
    10fe:	fc 01       	movw	r30, r24
    1100:	32 97       	sbiw	r30, 0x02	; 2
    1102:	13 82       	std	Z+3, r1	; 0x03
    1104:	12 82       	std	Z+2, r1	; 0x02
    1106:	c0 91 ad 02 	lds	r28, 0x02AD
    110a:	d0 91 ae 02 	lds	r29, 0x02AE
    110e:	20 97       	sbiw	r28, 0x00	; 0
    1110:	81 f4       	brne	.+32     	; 0x1132 <free+0x3e>
    1112:	20 81       	ld	r18, Z
    1114:	31 81       	ldd	r19, Z+1	; 0x01
    1116:	28 0f       	add	r18, r24
    1118:	39 1f       	adc	r19, r25
    111a:	80 91 ab 02 	lds	r24, 0x02AB
    111e:	90 91 ac 02 	lds	r25, 0x02AC
    1122:	82 17       	cp	r24, r18
    1124:	93 07       	cpc	r25, r19
    1126:	79 f5       	brne	.+94     	; 0x1186 <free+0x92>
    1128:	f0 93 ac 02 	sts	0x02AC, r31
    112c:	e0 93 ab 02 	sts	0x02AB, r30
    1130:	6d c0       	rjmp	.+218    	; 0x120c <free+0x118>
    1132:	de 01       	movw	r26, r28
    1134:	20 e0       	ldi	r18, 0x00	; 0
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	ae 17       	cp	r26, r30
    113a:	bf 07       	cpc	r27, r31
    113c:	50 f4       	brcc	.+20     	; 0x1152 <free+0x5e>
    113e:	12 96       	adiw	r26, 0x02	; 2
    1140:	4d 91       	ld	r20, X+
    1142:	5c 91       	ld	r21, X
    1144:	13 97       	sbiw	r26, 0x03	; 3
    1146:	9d 01       	movw	r18, r26
    1148:	41 15       	cp	r20, r1
    114a:	51 05       	cpc	r21, r1
    114c:	09 f1       	breq	.+66     	; 0x1190 <free+0x9c>
    114e:	da 01       	movw	r26, r20
    1150:	f3 cf       	rjmp	.-26     	; 0x1138 <free+0x44>
    1152:	b3 83       	std	Z+3, r27	; 0x03
    1154:	a2 83       	std	Z+2, r26	; 0x02
    1156:	40 81       	ld	r20, Z
    1158:	51 81       	ldd	r21, Z+1	; 0x01
    115a:	84 0f       	add	r24, r20
    115c:	95 1f       	adc	r25, r21
    115e:	8a 17       	cp	r24, r26
    1160:	9b 07       	cpc	r25, r27
    1162:	71 f4       	brne	.+28     	; 0x1180 <free+0x8c>
    1164:	8d 91       	ld	r24, X+
    1166:	9c 91       	ld	r25, X
    1168:	11 97       	sbiw	r26, 0x01	; 1
    116a:	84 0f       	add	r24, r20
    116c:	95 1f       	adc	r25, r21
    116e:	02 96       	adiw	r24, 0x02	; 2
    1170:	91 83       	std	Z+1, r25	; 0x01
    1172:	80 83       	st	Z, r24
    1174:	12 96       	adiw	r26, 0x02	; 2
    1176:	8d 91       	ld	r24, X+
    1178:	9c 91       	ld	r25, X
    117a:	13 97       	sbiw	r26, 0x03	; 3
    117c:	93 83       	std	Z+3, r25	; 0x03
    117e:	82 83       	std	Z+2, r24	; 0x02
    1180:	21 15       	cp	r18, r1
    1182:	31 05       	cpc	r19, r1
    1184:	29 f4       	brne	.+10     	; 0x1190 <free+0x9c>
    1186:	f0 93 ae 02 	sts	0x02AE, r31
    118a:	e0 93 ad 02 	sts	0x02AD, r30
    118e:	3e c0       	rjmp	.+124    	; 0x120c <free+0x118>
    1190:	d9 01       	movw	r26, r18
    1192:	13 96       	adiw	r26, 0x03	; 3
    1194:	fc 93       	st	X, r31
    1196:	ee 93       	st	-X, r30
    1198:	12 97       	sbiw	r26, 0x02	; 2
    119a:	4d 91       	ld	r20, X+
    119c:	5d 91       	ld	r21, X+
    119e:	a4 0f       	add	r26, r20
    11a0:	b5 1f       	adc	r27, r21
    11a2:	ea 17       	cp	r30, r26
    11a4:	fb 07       	cpc	r31, r27
    11a6:	79 f4       	brne	.+30     	; 0x11c6 <free+0xd2>
    11a8:	80 81       	ld	r24, Z
    11aa:	91 81       	ldd	r25, Z+1	; 0x01
    11ac:	84 0f       	add	r24, r20
    11ae:	95 1f       	adc	r25, r21
    11b0:	02 96       	adiw	r24, 0x02	; 2
    11b2:	d9 01       	movw	r26, r18
    11b4:	11 96       	adiw	r26, 0x01	; 1
    11b6:	9c 93       	st	X, r25
    11b8:	8e 93       	st	-X, r24
    11ba:	82 81       	ldd	r24, Z+2	; 0x02
    11bc:	93 81       	ldd	r25, Z+3	; 0x03
    11be:	13 96       	adiw	r26, 0x03	; 3
    11c0:	9c 93       	st	X, r25
    11c2:	8e 93       	st	-X, r24
    11c4:	12 97       	sbiw	r26, 0x02	; 2
    11c6:	e0 e0       	ldi	r30, 0x00	; 0
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	8a 81       	ldd	r24, Y+2	; 0x02
    11cc:	9b 81       	ldd	r25, Y+3	; 0x03
    11ce:	00 97       	sbiw	r24, 0x00	; 0
    11d0:	19 f0       	breq	.+6      	; 0x11d8 <free+0xe4>
    11d2:	fe 01       	movw	r30, r28
    11d4:	ec 01       	movw	r28, r24
    11d6:	f9 cf       	rjmp	.-14     	; 0x11ca <free+0xd6>
    11d8:	ce 01       	movw	r24, r28
    11da:	02 96       	adiw	r24, 0x02	; 2
    11dc:	28 81       	ld	r18, Y
    11de:	39 81       	ldd	r19, Y+1	; 0x01
    11e0:	82 0f       	add	r24, r18
    11e2:	93 1f       	adc	r25, r19
    11e4:	20 91 ab 02 	lds	r18, 0x02AB
    11e8:	30 91 ac 02 	lds	r19, 0x02AC
    11ec:	28 17       	cp	r18, r24
    11ee:	39 07       	cpc	r19, r25
    11f0:	69 f4       	brne	.+26     	; 0x120c <free+0x118>
    11f2:	30 97       	sbiw	r30, 0x00	; 0
    11f4:	29 f4       	brne	.+10     	; 0x1200 <free+0x10c>
    11f6:	10 92 ae 02 	sts	0x02AE, r1
    11fa:	10 92 ad 02 	sts	0x02AD, r1
    11fe:	02 c0       	rjmp	.+4      	; 0x1204 <free+0x110>
    1200:	13 82       	std	Z+3, r1	; 0x03
    1202:	12 82       	std	Z+2, r1	; 0x02
    1204:	d0 93 ac 02 	sts	0x02AC, r29
    1208:	c0 93 ab 02 	sts	0x02AB, r28
    120c:	df 91       	pop	r29
    120e:	cf 91       	pop	r28
    1210:	08 95       	ret

00001212 <strnlen_P>:
    1212:	fc 01       	movw	r30, r24
    1214:	05 90       	lpm	r0, Z+
    1216:	61 50       	subi	r22, 0x01	; 1
    1218:	70 40       	sbci	r23, 0x00	; 0
    121a:	01 10       	cpse	r0, r1
    121c:	d8 f7       	brcc	.-10     	; 0x1214 <strnlen_P+0x2>
    121e:	80 95       	com	r24
    1220:	90 95       	com	r25
    1222:	8e 0f       	add	r24, r30
    1224:	9f 1f       	adc	r25, r31
    1226:	08 95       	ret

00001228 <memset>:
    1228:	dc 01       	movw	r26, r24
    122a:	01 c0       	rjmp	.+2      	; 0x122e <memset+0x6>
    122c:	6d 93       	st	X+, r22
    122e:	41 50       	subi	r20, 0x01	; 1
    1230:	50 40       	sbci	r21, 0x00	; 0
    1232:	e0 f7       	brcc	.-8      	; 0x122c <memset+0x4>
    1234:	08 95       	ret

00001236 <strnlen>:
    1236:	fc 01       	movw	r30, r24
    1238:	61 50       	subi	r22, 0x01	; 1
    123a:	70 40       	sbci	r23, 0x00	; 0
    123c:	01 90       	ld	r0, Z+
    123e:	01 10       	cpse	r0, r1
    1240:	d8 f7       	brcc	.-10     	; 0x1238 <strnlen+0x2>
    1242:	80 95       	com	r24
    1244:	90 95       	com	r25
    1246:	8e 0f       	add	r24, r30
    1248:	9f 1f       	adc	r25, r31
    124a:	08 95       	ret

0000124c <fputc>:
    124c:	0f 93       	push	r16
    124e:	1f 93       	push	r17
    1250:	cf 93       	push	r28
    1252:	df 93       	push	r29
    1254:	18 2f       	mov	r17, r24
    1256:	09 2f       	mov	r16, r25
    1258:	eb 01       	movw	r28, r22
    125a:	8b 81       	ldd	r24, Y+3	; 0x03
    125c:	81 fd       	sbrc	r24, 1
    125e:	03 c0       	rjmp	.+6      	; 0x1266 <fputc+0x1a>
    1260:	8f ef       	ldi	r24, 0xFF	; 255
    1262:	9f ef       	ldi	r25, 0xFF	; 255
    1264:	20 c0       	rjmp	.+64     	; 0x12a6 <fputc+0x5a>
    1266:	82 ff       	sbrs	r24, 2
    1268:	10 c0       	rjmp	.+32     	; 0x128a <fputc+0x3e>
    126a:	4e 81       	ldd	r20, Y+6	; 0x06
    126c:	5f 81       	ldd	r21, Y+7	; 0x07
    126e:	2c 81       	ldd	r18, Y+4	; 0x04
    1270:	3d 81       	ldd	r19, Y+5	; 0x05
    1272:	42 17       	cp	r20, r18
    1274:	53 07       	cpc	r21, r19
    1276:	7c f4       	brge	.+30     	; 0x1296 <fputc+0x4a>
    1278:	e8 81       	ld	r30, Y
    127a:	f9 81       	ldd	r31, Y+1	; 0x01
    127c:	9f 01       	movw	r18, r30
    127e:	2f 5f       	subi	r18, 0xFF	; 255
    1280:	3f 4f       	sbci	r19, 0xFF	; 255
    1282:	39 83       	std	Y+1, r19	; 0x01
    1284:	28 83       	st	Y, r18
    1286:	10 83       	st	Z, r17
    1288:	06 c0       	rjmp	.+12     	; 0x1296 <fputc+0x4a>
    128a:	e8 85       	ldd	r30, Y+8	; 0x08
    128c:	f9 85       	ldd	r31, Y+9	; 0x09
    128e:	81 2f       	mov	r24, r17
    1290:	19 95       	eicall
    1292:	89 2b       	or	r24, r25
    1294:	29 f7       	brne	.-54     	; 0x1260 <fputc+0x14>
    1296:	2e 81       	ldd	r18, Y+6	; 0x06
    1298:	3f 81       	ldd	r19, Y+7	; 0x07
    129a:	2f 5f       	subi	r18, 0xFF	; 255
    129c:	3f 4f       	sbci	r19, 0xFF	; 255
    129e:	3f 83       	std	Y+7, r19	; 0x07
    12a0:	2e 83       	std	Y+6, r18	; 0x06
    12a2:	81 2f       	mov	r24, r17
    12a4:	90 2f       	mov	r25, r16
    12a6:	df 91       	pop	r29
    12a8:	cf 91       	pop	r28
    12aa:	1f 91       	pop	r17
    12ac:	0f 91       	pop	r16
    12ae:	08 95       	ret

000012b0 <__ultoa_invert>:
    12b0:	fa 01       	movw	r30, r20
    12b2:	aa 27       	eor	r26, r26
    12b4:	28 30       	cpi	r18, 0x08	; 8
    12b6:	51 f1       	breq	.+84     	; 0x130c <__ultoa_invert+0x5c>
    12b8:	20 31       	cpi	r18, 0x10	; 16
    12ba:	81 f1       	breq	.+96     	; 0x131c <__ultoa_invert+0x6c>
    12bc:	e8 94       	clt
    12be:	6f 93       	push	r22
    12c0:	6e 7f       	andi	r22, 0xFE	; 254
    12c2:	6e 5f       	subi	r22, 0xFE	; 254
    12c4:	7f 4f       	sbci	r23, 0xFF	; 255
    12c6:	8f 4f       	sbci	r24, 0xFF	; 255
    12c8:	9f 4f       	sbci	r25, 0xFF	; 255
    12ca:	af 4f       	sbci	r26, 0xFF	; 255
    12cc:	b1 e0       	ldi	r27, 0x01	; 1
    12ce:	3e d0       	rcall	.+124    	; 0x134c <__ultoa_invert+0x9c>
    12d0:	b4 e0       	ldi	r27, 0x04	; 4
    12d2:	3c d0       	rcall	.+120    	; 0x134c <__ultoa_invert+0x9c>
    12d4:	67 0f       	add	r22, r23
    12d6:	78 1f       	adc	r23, r24
    12d8:	89 1f       	adc	r24, r25
    12da:	9a 1f       	adc	r25, r26
    12dc:	a1 1d       	adc	r26, r1
    12de:	68 0f       	add	r22, r24
    12e0:	79 1f       	adc	r23, r25
    12e2:	8a 1f       	adc	r24, r26
    12e4:	91 1d       	adc	r25, r1
    12e6:	a1 1d       	adc	r26, r1
    12e8:	6a 0f       	add	r22, r26
    12ea:	71 1d       	adc	r23, r1
    12ec:	81 1d       	adc	r24, r1
    12ee:	91 1d       	adc	r25, r1
    12f0:	a1 1d       	adc	r26, r1
    12f2:	20 d0       	rcall	.+64     	; 0x1334 <__ultoa_invert+0x84>
    12f4:	09 f4       	brne	.+2      	; 0x12f8 <__ultoa_invert+0x48>
    12f6:	68 94       	set
    12f8:	3f 91       	pop	r19
    12fa:	2a e0       	ldi	r18, 0x0A	; 10
    12fc:	26 9f       	mul	r18, r22
    12fe:	11 24       	eor	r1, r1
    1300:	30 19       	sub	r19, r0
    1302:	30 5d       	subi	r19, 0xD0	; 208
    1304:	31 93       	st	Z+, r19
    1306:	de f6       	brtc	.-74     	; 0x12be <__ultoa_invert+0xe>
    1308:	cf 01       	movw	r24, r30
    130a:	08 95       	ret
    130c:	46 2f       	mov	r20, r22
    130e:	47 70       	andi	r20, 0x07	; 7
    1310:	40 5d       	subi	r20, 0xD0	; 208
    1312:	41 93       	st	Z+, r20
    1314:	b3 e0       	ldi	r27, 0x03	; 3
    1316:	0f d0       	rcall	.+30     	; 0x1336 <__ultoa_invert+0x86>
    1318:	c9 f7       	brne	.-14     	; 0x130c <__ultoa_invert+0x5c>
    131a:	f6 cf       	rjmp	.-20     	; 0x1308 <__ultoa_invert+0x58>
    131c:	46 2f       	mov	r20, r22
    131e:	4f 70       	andi	r20, 0x0F	; 15
    1320:	40 5d       	subi	r20, 0xD0	; 208
    1322:	4a 33       	cpi	r20, 0x3A	; 58
    1324:	18 f0       	brcs	.+6      	; 0x132c <__ultoa_invert+0x7c>
    1326:	49 5d       	subi	r20, 0xD9	; 217
    1328:	31 fd       	sbrc	r19, 1
    132a:	40 52       	subi	r20, 0x20	; 32
    132c:	41 93       	st	Z+, r20
    132e:	02 d0       	rcall	.+4      	; 0x1334 <__ultoa_invert+0x84>
    1330:	a9 f7       	brne	.-22     	; 0x131c <__ultoa_invert+0x6c>
    1332:	ea cf       	rjmp	.-44     	; 0x1308 <__ultoa_invert+0x58>
    1334:	b4 e0       	ldi	r27, 0x04	; 4
    1336:	a6 95       	lsr	r26
    1338:	97 95       	ror	r25
    133a:	87 95       	ror	r24
    133c:	77 95       	ror	r23
    133e:	67 95       	ror	r22
    1340:	ba 95       	dec	r27
    1342:	c9 f7       	brne	.-14     	; 0x1336 <__ultoa_invert+0x86>
    1344:	00 97       	sbiw	r24, 0x00	; 0
    1346:	61 05       	cpc	r22, r1
    1348:	71 05       	cpc	r23, r1
    134a:	08 95       	ret
    134c:	9b 01       	movw	r18, r22
    134e:	ac 01       	movw	r20, r24
    1350:	0a 2e       	mov	r0, r26
    1352:	06 94       	lsr	r0
    1354:	57 95       	ror	r21
    1356:	47 95       	ror	r20
    1358:	37 95       	ror	r19
    135a:	27 95       	ror	r18
    135c:	ba 95       	dec	r27
    135e:	c9 f7       	brne	.-14     	; 0x1352 <__ultoa_invert+0xa2>
    1360:	62 0f       	add	r22, r18
    1362:	73 1f       	adc	r23, r19
    1364:	84 1f       	adc	r24, r20
    1366:	95 1f       	adc	r25, r21
    1368:	a0 1d       	adc	r26, r0
    136a:	08 95       	ret

0000136c <_exit>:
    136c:	f8 94       	cli

0000136e <__stop_program>:
    136e:	ff cf       	rjmp	.-2      	; 0x136e <__stop_program>
