#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Dec  9 03:35:58 2017
# Process ID: 21720
# Current directory: D:/OneDrive/EECS 31L/Final/RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21600 D:\OneDrive\EECS 31L\Final\RISCV\RISCV.xpr
# Log file: D:/OneDrive/EECS 31L/Final/RISCV/vivado.log
# Journal file: D:/OneDrive/EECS 31L/Final/RISCV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.xpr}
update_compile_order -fileset sources_1
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
relaunch_sim
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
add_wave {{/tb_RISC_V/tb_RISC_V/DP/rf}} 
relaunch_sim
relaunch_sim
relaunch_sim
add_wave {{/tb_RISC_V/tb_RISC_V/DP/dm}} 
close_sim
launch_simulation
source tb_RISC_V.tcl
add_wave {{/tb_RISC_V/tb_RISC_V/DP}} 
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/OneDrive/EECS 31L/Final/RISCV/RISCV.runs/impl_1/basys3_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
