;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 14/10/2024 08:09:47 a. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x0AF50000  	2805
0x0008	0x078D0000  	1933
0x000C	0x078D0000  	1933
0x0010	0x078D0000  	1933
0x0014	0x078D0000  	1933
0x0018	0x078D0000  	1933
0x001C	0x078D0000  	1933
0x0020	0x078D0000  	1933
0x0024	0x078D0000  	1933
0x0028	0x078D0000  	1933
0x002C	0x078D0000  	1933
0x0030	0x078D0000  	1933
0x0034	0x078D0000  	1933
0x0038	0x078D0000  	1933
0x003C	0x078D0000  	1933
0x0040	0x078D0000  	1933
0x0044	0x078D0000  	1933
0x0048	0x078D0000  	1933
0x004C	0x078D0000  	1933
0x0050	0x078D0000  	1933
0x0054	0x078D0000  	1933
0x0058	0x078D0000  	1933
0x005C	0x078D0000  	1933
0x0060	0x078D0000  	1933
0x0064	0x078D0000  	1933
0x0068	0x078D0000  	1933
0x006C	0x078D0000  	1933
0x0070	0x078D0000  	1933
0x0074	0x078D0000  	1933
0x0078	0x078D0000  	1933
0x007C	0x078D0000  	1933
0x0080	0x078D0000  	1933
0x0084	0x078D0000  	1933
0x0088	0x078D0000  	1933
0x008C	0x078D0000  	1933
0x0090	0x078D0000  	1933
0x0094	0x078D0000  	1933
0x0098	0x078D0000  	1933
0x009C	0x078D0000  	1933
0x00A0	0x078D0000  	1933
0x00A4	0x07510000  	1873
0x00A8	0x078D0000  	1933
0x00AC	0x078D0000  	1933
0x00B0	0x078D0000  	1933
0x00B4	0x078D0000  	1933
0x00B8	0x078D0000  	1933
0x00BC	0x078D0000  	1933
0x00C0	0x078D0000  	1933
0x00C4	0x078D0000  	1933
0x00C8	0x078D0000  	1933
0x00CC	0x078D0000  	1933
0x00D0	0x078D0000  	1933
0x00D4	0x07750000  	1909
0x00D8	0x078D0000  	1933
0x00DC	0x078D0000  	1933
0x00E0	0x078D0000  	1933
0x00E4	0x078D0000  	1933
0x00E8	0x078D0000  	1933
0x00EC	0x078D0000  	1933
0x00F0	0x078D0000  	1933
0x00F4	0x078D0000  	1933
0x00F8	0x078D0000  	1933
0x00FC	0x078D0000  	1933
0x0100	0x078D0000  	1933
0x0104	0x078D0000  	1933
0x0108	0x078D0000  	1933
0x010C	0x078D0000  	1933
0x0110	0x078D0000  	1933
0x0114	0x078D0000  	1933
0x0118	0x078D0000  	1933
0x011C	0x078D0000  	1933
0x0120	0x078D0000  	1933
0x0124	0x078D0000  	1933
0x0128	0x078D0000  	1933
0x012C	0x078D0000  	1933
0x0130	0x078D0000  	1933
0x0134	0x078D0000  	1933
0x0138	0x078D0000  	1933
0x013C	0x078D0000  	1933
0x0140	0x078D0000  	1933
0x0144	0x078D0000  	1933
0x0148	0x078D0000  	1933
0x014C	0x078D0000  	1933
0x0150	0x078D0000  	1933
0x0154	0x078D0000  	1933
0x0158	0x078D0000  	1933
0x015C	0x078D0000  	1933
0x0160	0x078D0000  	1933
0x0164	0x078D0000  	1933
0x0168	0x078D0000  	1933
0x016C	0x078D0000  	1933
0x0170	0x078D0000  	1933
0x0174	0x078D0000  	1933
0x0178	0x078D0000  	1933
0x017C	0x078D0000  	1933
0x0180	0x078D0000  	1933
0x0184	0x078D0000  	1933
0x0188	0x078D0000  	1933
0x018C	0x078D0000  	1933
0x0190	0x078D0000  	1933
0x0194	0x078D0000  	1933
; end of ____SysVT
_main:
;serie1.c, 6 :: 		void main()
0x0AF4	0xF7FFFE4E  BL	1940
0x0AF8	0xF7FFFE14  BL	1828
0x0AFC	0xF000F81C  BL	2872
0x0B00	0xF000F808  BL	2836
;serie1.c, 8 :: 		ini_puertos();
0x0B04	0xF7FFFD9A  BL	_ini_puertos+0
;serie1.c, 9 :: 		ini_uarts();
0x0B08	0xF7FFFDAE  BL	_ini_uarts+0
;serie1.c, 10 :: 		ini_timers();
0x0B0C	0xF7FFFD4C  BL	_ini_timers+0
;serie1.c, 12 :: 		while(1);
L_main0:
0x0B10	0xE7FE    B	L_main0
;serie1.c, 13 :: 		}
L_end_main:
L__main_end_loop:
0x0B12	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0600	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x0602	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x0606	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x060A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x060E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0610	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x0614	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x0616	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x0618	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x061A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x061E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x0622	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x0624	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x0628	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x062A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x062C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x0630	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x0634	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x0636	0xB001    ADD	SP, SP, #4
0x0638	0x4770    BX	LR
; end of ___FillZeros
_ini_puertos:
;serie1.c, 15 :: 		void ini_puertos(void)
0x063C	0xB081    SUB	SP, SP, #4
0x063E	0xF8CDE000  STR	LR, [SP, #0]
;serie1.c, 19 :: 		_GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_UP);
0x0642	0xF04F02C2  MOV	R2, #194
;serie1.c, 18 :: 		| _GPIO_PINMASK_6 | _GPIO_PINMASK_7,
0x0646	0xF24001F0  MOVW	R1, #240
;serie1.c, 17 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_4 | _GPIO_PINMASK_5
0x064A	0x4806    LDR	R0, [PC, #24]
;serie1.c, 19 :: 		_GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_UP);
0x064C	0xF7FFFE4A  BL	_GPIO_Config+0
;serie1.c, 21 :: 		| _GPIO_PINMASK_2 | _GPIO_PINMASK_3);
0x0650	0xF240010F  MOVW	R1, #15
;serie1.c, 20 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 | _GPIO_PINMASK_1
0x0654	0x4803    LDR	R0, [PC, #12]
;serie1.c, 21 :: 		| _GPIO_PINMASK_2 | _GPIO_PINMASK_3);
0x0656	0xF7FFFDFB  BL	_GPIO_Digital_Output+0
;serie1.c, 22 :: 		}
L_end_ini_puertos:
0x065A	0xF8DDE000  LDR	LR, [SP, #0]
0x065E	0xB001    ADD	SP, SP, #4
0x0660	0x4770    BX	LR
0x0662	0xBF00    NOP
0x0664	0x00004002  	GPIOA_BASE+0
; end of _ini_puertos
_GPIO_Config:
;__Lib_GPIO_32F4x1.c, 302 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x02E4	0xB082    SUB	SP, SP, #8
0x02E6	0xF8CDE000  STR	LR, [SP, #0]
0x02EA	0xB28D    UXTH	R5, R1
0x02EC	0x4617    MOV	R7, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 20 (R5)
; config start address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 305 :: 		
;__Lib_GPIO_32F4x1.c, 306 :: 		
;__Lib_GPIO_32F4x1.c, 307 :: 		
;__Lib_GPIO_32F4x1.c, 309 :: 		
;__Lib_GPIO_32F4x1.c, 310 :: 		
;__Lib_GPIO_32F4x1.c, 311 :: 		
;__Lib_GPIO_32F4x1.c, 312 :: 		
;__Lib_GPIO_32F4x1.c, 314 :: 		
;__Lib_GPIO_32F4x1.c, 315 :: 		
;__Lib_GPIO_32F4x1.c, 316 :: 		
;__Lib_GPIO_32F4x1.c, 321 :: 		
0x02EE	0x4B91    LDR	R3, [PC, #580]
0x02F0	0xEA000303  AND	R3, R0, R3, LSL #0
; portBase start address is: 24 (R6)
0x02F4	0x461E    MOV	R6, R3
;__Lib_GPIO_32F4x1.c, 323 :: 		
; port end address is: 0 (R0)
0x02F6	0xF7FFFF4F  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4x1.c, 326 :: 		
0x02FA	0xF1B50FFF  CMP	R5, #255
0x02FE	0xD11F    BNE	L_GPIO_Config34
;__Lib_GPIO_32F4x1.c, 328 :: 		
0x0300	0x6834    LDR	R4, [R6, #0]
;__Lib_GPIO_32F4x1.c, 329 :: 		
0x0302	0x4B8D    LDR	R3, [PC, #564]
0x0304	0xEA040003  AND	R0, R4, R3, LSL #0
; tmp start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 331 :: 		
0x0308	0x4B8C    LDR	R3, [PC, #560]
0x030A	0x429F    CMP	R7, R3
0x030C	0xD114    BNE	L_GPIO_Config35
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 334 :: 		
0x030E	0xF2455355  MOVW	R3, #21845
0x0312	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 335 :: 		
0x0316	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 338 :: 		
0x0318	0x1D35    ADDS	R5, R6, #4
0x031A	0x682C    LDR	R4, [R5, #0]
0x031C	0xF06F03FF  MVN	R3, #255
0x0320	0xEA040303  AND	R3, R4, R3, LSL #0
0x0324	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 341 :: 		
0x0326	0xF2060508  ADDW	R5, R6, #8
; portBase end address is: 24 (R6)
0x032A	0x682C    LDR	R4, [R5, #0]
0x032C	0xF64F73FF  MOVW	R3, #65535
0x0330	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0334	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 342 :: 		
0x0336	0xE0F9    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 343 :: 		
L_GPIO_Config35:
;__Lib_GPIO_32F4x1.c, 345 :: 		
; tmp start address is: 0 (R0)
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x0338	0x2F42    CMP	R7, #66
0x033A	0xD101    BNE	L_GPIO_Config36
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 348 :: 		
0x033C	0x6030    STR	R0, [R6, #0]
; portBase end address is: 24 (R6)
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 349 :: 		
0x033E	0xE0F5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 350 :: 		
L_GPIO_Config36:
;__Lib_GPIO_32F4x1.c, 351 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config34:
;__Lib_GPIO_32F4x1.c, 354 :: 		
0x0340	0xF5B54F7F  CMP	R5, #65280
0x0344	0xD11F    BNE	L_GPIO_Config37
;__Lib_GPIO_32F4x1.c, 356 :: 		
0x0346	0x6834    LDR	R4, [R6, #0]
;__Lib_GPIO_32F4x1.c, 357 :: 		
0x0348	0xF64F73FF  MOVW	R3, #65535
0x034C	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0350	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4x1.c, 359 :: 		
0x0352	0x4B7A    LDR	R3, [PC, #488]
0x0354	0x429F    CMP	R7, R3
0x0356	0xD112    BNE	L_GPIO_Config38
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 362 :: 		
0x0358	0x4B79    LDR	R3, [PC, #484]
0x035A	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 363 :: 		
0x035E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 366 :: 		
0x0360	0x1D35    ADDS	R5, R6, #4
0x0362	0x682C    LDR	R4, [R5, #0]
0x0364	0xF46F437F  MVN	R3, #65280
0x0368	0xEA040303  AND	R3, R4, R3, LSL #0
0x036C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 369 :: 		
0x036E	0xF2060508  ADDW	R5, R6, #8
; portBase end address is: 24 (R6)
0x0372	0x682C    LDR	R4, [R5, #0]
0x0374	0x4B70    LDR	R3, [PC, #448]
0x0376	0xEA440303  ORR	R3, R4, R3, LSL #0
0x037A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 370 :: 		
0x037C	0xE0D6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 371 :: 		
L_GPIO_Config38:
;__Lib_GPIO_32F4x1.c, 373 :: 		
; tmp start address is: 0 (R0)
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x037E	0x2F42    CMP	R7, #66
0x0380	0xD101    BNE	L_GPIO_Config39
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 376 :: 		
0x0382	0x6030    STR	R0, [R6, #0]
; portBase end address is: 24 (R6)
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 377 :: 		
0x0384	0xE0D2    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 378 :: 		
L_GPIO_Config39:
;__Lib_GPIO_32F4x1.c, 379 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config37:
;__Lib_GPIO_32F4x1.c, 382 :: 		
0x0386	0xF64F73FF  MOVW	R3, #65535
0x038A	0x429D    CMP	R5, R3
0x038C	0xD113    BNE	L_GPIO_Config40
;__Lib_GPIO_32F4x1.c, 384 :: 		
0x038E	0x4B6B    LDR	R3, [PC, #428]
0x0390	0x429F    CMP	R7, R3
0x0392	0xD10B    BNE	L_GPIO_Config41
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 387 :: 		
0x0394	0xF04F3355  MOV	R3, #1431655765
0x0398	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F4x1.c, 390 :: 		
0x039A	0x1D34    ADDS	R4, R6, #4
0x039C	0x2300    MOVS	R3, #0
0x039E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4x1.c, 393 :: 		
0x03A0	0xF2060408  ADDW	R4, R6, #8
; portBase end address is: 24 (R6)
0x03A4	0xF04F33FF  MOV	R3, #-1
0x03A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4x1.c, 394 :: 		
0x03AA	0xE0BF    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 395 :: 		
L_GPIO_Config41:
;__Lib_GPIO_32F4x1.c, 397 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
0x03AC	0x2F42    CMP	R7, #66
0x03AE	0xD102    BNE	L_GPIO_Config42
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
;__Lib_GPIO_32F4x1.c, 400 :: 		
0x03B0	0x2300    MOVS	R3, #0
0x03B2	0x6033    STR	R3, [R6, #0]
; portBase end address is: 24 (R6)
;__Lib_GPIO_32F4x1.c, 401 :: 		
0x03B4	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4x1.c, 402 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F4x1.c, 403 :: 		
; portBase start address is: 24 (R6)
; config start address is: 28 (R7)
; pinMask start address is: 20 (R5)
L_GPIO_Config40:
;__Lib_GPIO_32F4x1.c, 412 :: 		
0x03B6	0xF0070301  AND	R3, R7, #1
0x03BA	0xB10B    CBZ	R3, L_GPIO_Config43
;__Lib_GPIO_32F4x1.c, 414 :: 		
; mode start address is: 0 (R0)
0x03BC	0x2003    MOVS	R0, #3
;__Lib_GPIO_32F4x1.c, 415 :: 		
; mode end address is: 0 (R0)
0x03BE	0xE00A    B	L_GPIO_Config44
L_GPIO_Config43:
;__Lib_GPIO_32F4x1.c, 417 :: 		
0x03C0	0xF0070308  AND	R3, R7, #8
0x03C4	0xB10B    CBZ	R3, L_GPIO_Config45
;__Lib_GPIO_32F4x1.c, 419 :: 		
; mode start address is: 0 (R0)
0x03C6	0x2002    MOVS	R0, #2
;__Lib_GPIO_32F4x1.c, 420 :: 		
; mode end address is: 0 (R0)
0x03C8	0xE005    B	L_GPIO_Config46
L_GPIO_Config45:
;__Lib_GPIO_32F4x1.c, 422 :: 		
0x03CA	0xF0070304  AND	R3, R7, #4
0x03CE	0xB10B    CBZ	R3, L_GPIO_Config47
;__Lib_GPIO_32F4x1.c, 424 :: 		
; mode start address is: 0 (R0)
0x03D0	0x2001    MOVS	R0, #1
;__Lib_GPIO_32F4x1.c, 425 :: 		
; mode end address is: 0 (R0)
0x03D2	0xE000    B	L_GPIO_Config48
L_GPIO_Config47:
;__Lib_GPIO_32F4x1.c, 429 :: 		
; mode start address is: 0 (R0)
0x03D4	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 430 :: 		
L_GPIO_Config48:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config46:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config44:
;__Lib_GPIO_32F4x1.c, 438 :: 		
; mode start address is: 0 (R0)
0x03D6	0x4B5B    LDR	R3, [PC, #364]
0x03D8	0xEA070303  AND	R3, R7, R3, LSL #0
0x03DC	0xB10B    CBZ	R3, L_GPIO_Config49
;__Lib_GPIO_32F4x1.c, 440 :: 		
; speed start address is: 8 (R2)
0x03DE	0x2203    MOVS	R2, #3
;__Lib_GPIO_32F4x1.c, 441 :: 		
; speed end address is: 8 (R2)
0x03E0	0xE00C    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_32F4x1.c, 443 :: 		
0x03E2	0xF4076380  AND	R3, R7, #1024
0x03E6	0xB113    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4x1.c, 445 :: 		
; speed start address is: 4 (R1)
0x03E8	0x2102    MOVS	R1, #2
;__Lib_GPIO_32F4x1.c, 446 :: 		
0x03EA	0x460A    MOV	R2, R1
; speed end address is: 4 (R1)
0x03EC	0xE006    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_32F4x1.c, 448 :: 		
0x03EE	0xF4077300  AND	R3, R7, #512
0x03F2	0xB10B    CBZ	R3, L_GPIO_Config53
;__Lib_GPIO_32F4x1.c, 450 :: 		
; speed start address is: 4 (R1)
0x03F4	0x2101    MOVS	R1, #1
;__Lib_GPIO_32F4x1.c, 451 :: 		
; speed end address is: 4 (R1)
0x03F6	0xE000    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_32F4x1.c, 455 :: 		
; speed start address is: 4 (R1)
0x03F8	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 456 :: 		
L_GPIO_Config54:
; speed start address is: 4 (R1)
0x03FA	0x460A    MOV	R2, R1
; speed end address is: 4 (R1)
L_GPIO_Config52:
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
L_GPIO_Config50:
;__Lib_GPIO_32F4x1.c, 459 :: 		
; speed start address is: 8 (R2)
0x03FC	0xF0070320  AND	R3, R7, #32
0x0400	0xB10B    CBZ	R3, L_GPIO_Config55
;__Lib_GPIO_32F4x1.c, 461 :: 		
; otype start address is: 4 (R1)
0x0402	0x2101    MOVS	R1, #1
;__Lib_GPIO_32F4x1.c, 462 :: 		
; otype end address is: 4 (R1)
0x0404	0xE000    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_32F4x1.c, 466 :: 		
; otype start address is: 4 (R1)
0x0406	0x2100    MOVS	R1, #0
; otype end address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 467 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F4x1.c, 475 :: 		
; otype start address is: 4 (R1)
0x0408	0xF4077380  AND	R3, R7, #256
0x040C	0xB10B    CBZ	R3, L_GPIO_Config57
;__Lib_GPIO_32F4x1.c, 477 :: 		
; pull start address is: 12 (R3)
0x040E	0x2302    MOVS	R3, #2
;__Lib_GPIO_32F4x1.c, 478 :: 		
; pull end address is: 12 (R3)
0x0410	0xE005    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_32F4x1.c, 480 :: 		
0x0412	0xF0070380  AND	R3, R7, #128
0x0416	0xB10B    CBZ	R3, L_GPIO_Config59
;__Lib_GPIO_32F4x1.c, 482 :: 		
; pull start address is: 12 (R3)
0x0418	0x2301    MOVS	R3, #1
;__Lib_GPIO_32F4x1.c, 483 :: 		
; pull end address is: 12 (R3)
0x041A	0xE000    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_32F4x1.c, 486 :: 		
; pull start address is: 12 (R3)
0x041C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config60:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config58:
;__Lib_GPIO_32F4x1.c, 489 :: 		
; pull start address is: 12 (R3)
; pinNum start address is: 40 (R10)
0x041E	0xF2400A00  MOVW	R10, #0
; pinMask end address is: 20 (R5)
; config end address is: 28 (R7)
; portBase end address is: 24 (R6)
; mode end address is: 0 (R0)
; pull end address is: 12 (R3)
; pinNum end address is: 40 (R10)
0x0422	0xFA1FF985  UXTH	R9, R5
0x0426	0x46B8    MOV	R8, R7
0x0428	0x4637    MOV	R7, R6
0x042A	0x4606    MOV	R6, R0
0x042C	0x4618    MOV	R0, R3
L_GPIO_Config61:
; pinNum start address is: 40 (R10)
; pinMask start address is: 36 (R9)
; config start address is: 32 (R8)
; portBase start address is: 28 (R7)
; mode start address is: 24 (R6)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; portBase start address is: 28 (R7)
; portBase end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pinMask start address is: 36 (R9)
; pinMask end address is: 36 (R9)
0x042E	0xF1BA0F10  CMP	R10, #16
0x0432	0xF080807B  BCS	L_GPIO_Config62
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; portBase end address is: 28 (R7)
; config end address is: 32 (R8)
; pinMask end address is: 36 (R9)
;__Lib_GPIO_32F4x1.c, 491 :: 		
; pinMask start address is: 36 (R9)
; config start address is: 32 (R8)
; portBase start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x0436	0xF04F0301  MOV	R3, #1
0x043A	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4x1.c, 494 :: 		
0x043E	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4x1.c, 495 :: 		
0x0442	0x42A3    CMP	R3, R4
0x0444	0xD16F    BNE	L_GPIO_Config64
;__Lib_GPIO_32F4x1.c, 498 :: 		
0x0446	0xEA4F044A  LSL	R4, R10, #1
0x044A	0xF04F0303  MOV	R3, #3
0x044E	0x40A3    LSLS	R3, R4
0x0450	0x43DC    MVN	R4, R3
0x0452	0x683B    LDR	R3, [R7, #0]
0x0454	0x4023    ANDS	R3, R4
0x0456	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4x1.c, 500 :: 		
0x0458	0xEA4F034A  LSL	R3, R10, #1
0x045C	0xFA06F403  LSL	R4, R6, R3
0x0460	0x683B    LDR	R3, [R7, #0]
0x0462	0x4323    ORRS	R3, R4
0x0464	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4x1.c, 504 :: 		
0x0466	0xF008030C  AND	R3, R8, #12
0x046A	0xB313    CBZ	R3, L_GPIO_Config65
;__Lib_GPIO_32F4x1.c, 507 :: 		
0x046C	0xF2070508  ADDW	R5, R7, #8
0x0470	0xEA4F044A  LSL	R4, R10, #1
0x0474	0xF04F0303  MOV	R3, #3
0x0478	0x40A3    LSLS	R3, R4
0x047A	0x43DC    MVN	R4, R3
0x047C	0x682B    LDR	R3, [R5, #0]
0x047E	0x4023    ANDS	R3, R4
0x0480	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 509 :: 		
0x0482	0xF2070508  ADDW	R5, R7, #8
0x0486	0xEA4F034A  LSL	R3, R10, #1
0x048A	0xFA02F403  LSL	R4, R2, R3
0x048E	0x682B    LDR	R3, [R5, #0]
0x0490	0x4323    ORRS	R3, R4
0x0492	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 513 :: 		
0x0494	0x1D3D    ADDS	R5, R7, #4
0x0496	0xF04F0301  MOV	R3, #1
0x049A	0xFA03F30A  LSL	R3, R3, R10
0x049E	0x43DC    MVN	R4, R3
0x04A0	0x682B    LDR	R3, [R5, #0]
0x04A2	0x4023    ANDS	R3, R4
0x04A4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 515 :: 		
0x04A6	0x1D3D    ADDS	R5, R7, #4
0x04A8	0xFA01F40A  LSL	R4, R1, R10
0x04AC	0x682B    LDR	R3, [R5, #0]
0x04AE	0x4323    ORRS	R3, R4
0x04B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 516 :: 		
L_GPIO_Config65:
;__Lib_GPIO_32F4x1.c, 521 :: 		
0x04B2	0xF207050C  ADDW	R5, R7, #12
0x04B6	0xEA4F044A  LSL	R4, R10, #1
0x04BA	0xF04F0303  MOV	R3, #3
0x04BE	0x40A3    LSLS	R3, R4
0x04C0	0x43DC    MVN	R4, R3
0x04C2	0x682B    LDR	R3, [R5, #0]
0x04C4	0x4023    ANDS	R3, R4
0x04C6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 523 :: 		
0x04C8	0xF207050C  ADDW	R5, R7, #12
0x04CC	0xEA4F034A  LSL	R3, R10, #1
0x04D0	0xFA00F403  LSL	R4, R0, R3
0x04D4	0x682B    LDR	R3, [R5, #0]
0x04D6	0x4323    ORRS	R3, R4
0x04D8	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4x1.c, 535 :: 		
0x04DA	0xF0080308  AND	R3, R8, #8
0x04DE	0xB313    CBZ	R3, L_GPIO_Config66
;__Lib_GPIO_32F4x1.c, 537 :: 		
0x04E0	0xF4080370  AND	R3, R8, #15728640
0x04E4	0x0D1B    LSRS	R3, R3, #20
0x04E6	0xF88D3004  STRB	R3, [SP, #4]
;__Lib_GPIO_32F4x1.c, 540 :: 		
0x04EA	0xF1BA0F07  CMP	R10, #7
0x04EE	0xD904    BLS	L_GPIO_Config67
;__Lib_GPIO_32F4x1.c, 542 :: 		
0x04F0	0xF1070B24  ADD	R11, R7, #36
; altFcnBase start address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 543 :: 		
0x04F4	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4x1.c, 544 :: 		
; pos end address is: 20 (R5)
; altFcnBase end address is: 44 (R11)
0x04F8	0xE002    B	L_GPIO_Config68
L_GPIO_Config67:
;__Lib_GPIO_32F4x1.c, 548 :: 		
0x04FA	0xF1070B20  ADD	R11, R7, #32
; altFcnBase start address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 549 :: 		
; pos start address is: 20 (R5)
0x04FE	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
; altFcnBase end address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 550 :: 		
L_GPIO_Config68:
;__Lib_GPIO_32F4x1.c, 553 :: 		
; pos start address is: 20 (R5)
; altFcnBase start address is: 44 (R11)
0x0500	0x00AC    LSLS	R4, R5, #2
0x0502	0xF04F030F  MOV	R3, #15
0x0506	0x40A3    LSLS	R3, R4
0x0508	0x43DC    MVN	R4, R3
0x050A	0xF8DB3000  LDR	R3, [R11, #0]
0x050E	0x4023    ANDS	R3, R4
0x0510	0xF8CB3000  STR	R3, [R11, #0]
;__Lib_GPIO_32F4x1.c, 555 :: 		
0x0514	0xF89D4004  LDRB	R4, [SP, #4]
0x0518	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x051A	0x409C    LSLS	R4, R3
0x051C	0xF8DB3000  LDR	R3, [R11, #0]
0x0520	0x4323    ORRS	R3, R4
0x0522	0xF8CB3000  STR	R3, [R11, #0]
; altFcnBase end address is: 44 (R11)
;__Lib_GPIO_32F4x1.c, 556 :: 		
L_GPIO_Config66:
;__Lib_GPIO_32F4x1.c, 557 :: 		
L_GPIO_Config64:
;__Lib_GPIO_32F4x1.c, 489 :: 		
0x0526	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4x1.c, 558 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; portBase end address is: 28 (R7)
; config end address is: 32 (R8)
; pinMask end address is: 36 (R9)
; pinNum end address is: 40 (R10)
0x052A	0xE780    B	L_GPIO_Config61
L_GPIO_Config62:
;__Lib_GPIO_32F4x1.c, 559 :: 		
L_end_GPIO_Config:
0x052C	0xF8DDE000  LDR	LR, [SP, #0]
0x0530	0xB002    ADD	SP, SP, #8
0x0532	0x4770    BX	LR
0x0534	0xFC00FFFF  	#-1024
0x0538	0x0000FFFF  	#-65536
0x053C	0x00140008  	#524308
0x0540	0x00005555  	#1431633920
0x0544	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4x1.c, 167 :: 		
; port start address is: 0 (R0)
0x0198	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_32F4x1.c, 174 :: 		
0x019A	0x4922    LDR	R1, [PC, #136]
0x019C	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; portBase start address is: 0 (R0)
0x01A0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4x1.c, 176 :: 		
; pos start address is: 8 (R2)
0x01A2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4x1.c, 177 :: 		
0x01A4	0xE01A    B	L_GPIO_Clk_Enable12
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4x1.c, 179 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_32F4x1.c, 181 :: 		
; pos start address is: 0 (R0)
0x01A6	0xF04F0001  MOV	R0, #1
;__Lib_GPIO_32F4x1.c, 182 :: 		
; pos end address is: 0 (R0)
0x01AA	0xE033    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 184 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_32F4x1.c, 186 :: 		
; pos start address is: 0 (R0)
0x01AC	0xF04F0002  MOV	R0, #2
;__Lib_GPIO_32F4x1.c, 187 :: 		
; pos end address is: 0 (R0)
0x01B0	0xE030    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 189 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_32F4x1.c, 191 :: 		
; pos start address is: 0 (R0)
0x01B2	0xF04F0004  MOV	R0, #4
;__Lib_GPIO_32F4x1.c, 192 :: 		
; pos end address is: 0 (R0)
0x01B6	0xE02D    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 194 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_32F4x1.c, 196 :: 		
; pos start address is: 0 (R0)
0x01B8	0xF04F0008  MOV	R0, #8
;__Lib_GPIO_32F4x1.c, 197 :: 		
; pos end address is: 0 (R0)
0x01BC	0xE02A    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 199 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_32F4x1.c, 201 :: 		
; pos start address is: 0 (R0)
0x01BE	0xF04F0010  MOV	R0, #16
;__Lib_GPIO_32F4x1.c, 202 :: 		
; pos end address is: 0 (R0)
0x01C2	0xE027    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 204 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_32F4x1.c, 206 :: 		
; pos start address is: 0 (R0)
0x01C4	0xF04F0020  MOV	R0, #32
;__Lib_GPIO_32F4x1.c, 207 :: 		
; pos end address is: 0 (R0)
0x01C8	0xE024    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 209 :: 		
L_GPIO_Clk_Enable20:
;__Lib_GPIO_32F4x1.c, 211 :: 		
; pos start address is: 0 (R0)
0x01CA	0xF04F0040  MOV	R0, #64
;__Lib_GPIO_32F4x1.c, 212 :: 		
; pos end address is: 0 (R0)
0x01CE	0xE021    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 214 :: 		
L_GPIO_Clk_Enable21:
;__Lib_GPIO_32F4x1.c, 216 :: 		
; pos start address is: 0 (R0)
0x01D0	0xF04F0080  MOV	R0, #128
;__Lib_GPIO_32F4x1.c, 217 :: 		
; pos end address is: 0 (R0)
0x01D4	0xE01E    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 219 :: 		
L_GPIO_Clk_Enable22:
;__Lib_GPIO_32F4x1.c, 221 :: 		
; pos start address is: 0 (R0)
0x01D6	0xF44F7080  MOV	R0, #256
;__Lib_GPIO_32F4x1.c, 222 :: 		
; pos end address is: 0 (R0)
0x01DA	0xE01B    B	L_GPIO_Clk_Enable13
;__Lib_GPIO_32F4x1.c, 224 :: 		
L_GPIO_Clk_Enable12:
; pos start address is: 8 (R2)
; portBase start address is: 0 (R0)
0x01DC	0x4912    LDR	R1, [PC, #72]
0x01DE	0x4288    CMP	R0, R1
0x01E0	0xD0E1    BEQ	L_GPIO_Clk_Enable14
0x01E2	0x4912    LDR	R1, [PC, #72]
0x01E4	0x4288    CMP	R0, R1
0x01E6	0xD0E1    BEQ	L_GPIO_Clk_Enable15
0x01E8	0x4911    LDR	R1, [PC, #68]
0x01EA	0x4288    CMP	R0, R1
0x01EC	0xD0E1    BEQ	L_GPIO_Clk_Enable16
0x01EE	0x4911    LDR	R1, [PC, #68]
0x01F0	0x4288    CMP	R0, R1
0x01F2	0xD0E1    BEQ	L_GPIO_Clk_Enable17
0x01F4	0x4910    LDR	R1, [PC, #64]
0x01F6	0x4288    CMP	R0, R1
0x01F8	0xD0E1    BEQ	L_GPIO_Clk_Enable18
0x01FA	0x4910    LDR	R1, [PC, #64]
0x01FC	0x4288    CMP	R0, R1
0x01FE	0xD0E1    BEQ	L_GPIO_Clk_Enable19
0x0200	0x490F    LDR	R1, [PC, #60]
0x0202	0x4288    CMP	R0, R1
0x0204	0xD0E1    BEQ	L_GPIO_Clk_Enable20
0x0206	0x490F    LDR	R1, [PC, #60]
0x0208	0x4288    CMP	R0, R1
0x020A	0xD0E1    BEQ	L_GPIO_Clk_Enable21
0x020C	0x490E    LDR	R1, [PC, #56]
0x020E	0x4288    CMP	R0, R1
0x0210	0xD0E1    BEQ	L_GPIO_Clk_Enable22
; portBase end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0212	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable13:
;__Lib_GPIO_32F4x1.c, 227 :: 		
; pos start address is: 0 (R0)
0x0214	0x490D    LDR	R1, [PC, #52]
0x0216	0x6809    LDR	R1, [R1, #0]
0x0218	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x021C	0x490B    LDR	R1, [PC, #44]
0x021E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4x1.c, 228 :: 		
L_end_GPIO_Clk_Enable:
0x0220	0xB001    ADD	SP, SP, #4
0x0222	0x4770    BX	LR
0x0224	0xFC00FFFF  	#-1024
0x0228	0x00004002  	#1073872896
0x022C	0x04004002  	#1073873920
0x0230	0x08004002  	#1073874944
0x0234	0x0C004002  	#1073875968
0x0238	0x10004002  	#1073876992
0x023C	0x14004002  	#1073878016
0x0240	0x18004002  	#1073879040
0x0244	0x1C004002  	#1073880064
0x0248	0x20004002  	#1073881088
0x024C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4x1.c, 583 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0250	0xB081    SUB	SP, SP, #4
0x0252	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_32F4x1.c, 585 :: 		
0x0256	0x4A04    LDR	R2, [PC, #16]
0x0258	0xB289    UXTH	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x025A	0xF000F843  BL	_GPIO_Config+0
;__Lib_GPIO_32F4x1.c, 586 :: 		
L_end_GPIO_Digital_Output:
0x025E	0xF8DDE000  LDR	LR, [SP, #0]
0x0262	0xB001    ADD	SP, SP, #4
0x0264	0x4770    BX	LR
0x0266	0xBF00    NOP
0x0268	0x00140008  	#524308
; end of _GPIO_Digital_Output
_ini_uarts:
;serie1.c, 24 :: 		void ini_uarts(void)
0x0668	0xB081    SUB	SP, SP, #4
0x066A	0xF8CDE000  STR	LR, [SP, #0]
;serie1.c, 26 :: 		RCC_AHB1ENRbits.GPIOAEN = 1;  // no necesario en ini_puertos se activa
0x066E	0x2301    MOVS	R3, #1
0x0670	0xB25B    SXTB	R3, R3
0x0672	0x481F    LDR	R0, [PC, #124]
0x0674	0x6003    STR	R3, [R0, #0]
;serie1.c, 27 :: 		GPIOA_MODERbits.MODER9 = 0b10;  // PA9 sera funcion alterna
0x0676	0x2202    MOVS	R2, #2
0x0678	0x491E    LDR	R1, [PC, #120]
0x067A	0x6808    LDR	R0, [R1, #0]
0x067C	0xF3624093  BFI	R0, R2, #18, #2
0x0680	0x6008    STR	R0, [R1, #0]
;serie1.c, 28 :: 		GPIOA_MODERbits.MODER10 = 0b10;  // PA10 sera funcion alterna
0x0682	0x2202    MOVS	R2, #2
0x0684	0x491B    LDR	R1, [PC, #108]
0x0686	0x6808    LDR	R0, [R1, #0]
0x0688	0xF3625015  BFI	R0, R2, #20, #2
0x068C	0x6008    STR	R0, [R1, #0]
;serie1.c, 29 :: 		GPIOA_AFRHbits.AFRH9 = 0b0111;  // PA9 es funcion alterna AF7
0x068E	0x2207    MOVS	R2, #7
0x0690	0x4919    LDR	R1, [PC, #100]
0x0692	0x7808    LDRB	R0, [R1, #0]
0x0694	0xF3621007  BFI	R0, R2, #4, #4
0x0698	0x7008    STRB	R0, [R1, #0]
;serie1.c, 30 :: 		GPIOA_AFRHbits.AFRH10 = 0b0111;  // PA10 es funcion alterna AF7
0x069A	0x2207    MOVS	R2, #7
0x069C	0x4916    LDR	R1, [PC, #88]
0x069E	0x8808    LDRH	R0, [R1, #0]
0x06A0	0xF362200B  BFI	R0, R2, #8, #4
0x06A4	0x8008    STRH	R0, [R1, #0]
;serie1.c, 31 :: 		GPIOA_PUPDRbits.PUPDR10 = 0b01;  // PA10 tendra res. pull-up
0x06A6	0x2201    MOVS	R2, #1
0x06A8	0x4914    LDR	R1, [PC, #80]
0x06AA	0x6808    LDR	R0, [R1, #0]
0x06AC	0xF3625015  BFI	R0, R2, #20, #2
0x06B0	0x6008    STR	R0, [R1, #0]
;serie1.c, 33 :: 		RCC_APB2ENRbits.USART1EN = 1;  // se activa el reloj
0x06B2	0x4813    LDR	R0, [PC, #76]
0x06B4	0x6003    STR	R3, [R0, #0]
;serie1.c, 34 :: 		USART1_CR1bits.UE = 1;
0x06B6	0x4813    LDR	R0, [PC, #76]
0x06B8	0x6003    STR	R3, [R0, #0]
;serie1.c, 35 :: 		USART1_CR1bits.M = 0;  // modo 8 bits
0x06BA	0x2100    MOVS	R1, #0
0x06BC	0xB249    SXTB	R1, R1
0x06BE	0x4812    LDR	R0, [PC, #72]
0x06C0	0x6001    STR	R1, [R0, #0]
;serie1.c, 36 :: 		USART1_CR2bits.STOP = 0b00;  // 1 bit de paro
0x06C2	0x2200    MOVS	R2, #0
0x06C4	0x4911    LDR	R1, [PC, #68]
0x06C6	0x8808    LDRH	R0, [R1, #0]
0x06C8	0xF362300D  BFI	R0, R2, #12, #2
0x06CC	0x8008    STRH	R0, [R1, #0]
;serie1.c, 37 :: 		USART1_BRR = (24ul << 4) + 7;
0x06CE	0x4910    LDR	R1, [PC, #64]
0x06D0	0x4810    LDR	R0, [PC, #64]
0x06D2	0x6001    STR	R1, [R0, #0]
;serie1.c, 38 :: 		USART1_CR1bits.TE = 1;
0x06D4	0x4810    LDR	R0, [PC, #64]
0x06D6	0x6003    STR	R3, [R0, #0]
;serie1.c, 39 :: 		USART1_CR1bits.RE = 1;
0x06D8	0x4810    LDR	R0, [PC, #64]
0x06DA	0x6003    STR	R3, [R0, #0]
;serie1.c, 40 :: 		USART1_CR1bits.RXNEIE = 1;  // se habilita la interrupcion por recepcion
0x06DC	0x4810    LDR	R0, [PC, #64]
0x06DE	0x6003    STR	R3, [R0, #0]
;serie1.c, 41 :: 		NVIC_IntEnable(IVT_INT_USART1);  // se incluye en el NVIC
0x06E0	0xF2400035  MOVW	R0, #53
0x06E4	0xF7FFFDC2  BL	_NVIC_IntEnable+0
;serie1.c, 42 :: 		}
L_end_ini_uarts:
0x06E8	0xF8DDE000  LDR	LR, [SP, #0]
0x06EC	0xB001    ADD	SP, SP, #4
0x06EE	0x4770    BX	LR
0x06F0	0x06004247  	RCC_AHB1ENRbits+0
0x06F4	0x00004002  	GPIOA_MODERbits+0
0x06F8	0x00244002  	GPIOA_AFRHbits+0
0x06FC	0x000C4002  	GPIOA_PUPDRbits+0
0x0700	0x08904247  	RCC_APB2ENRbits+0
0x0704	0x01B44222  	USART1_CR1bits+0
0x0708	0x01B04222  	USART1_CR1bits+0
0x070C	0x10104001  	USART1_CR2bits+0
0x0710	0x01870000  	#391
0x0714	0x10084001  	USART1_BRR+0
0x0718	0x018C4222  	USART1_CR1bits+0
0x071C	0x01884222  	USART1_CR1bits+0
0x0720	0x01944222  	USART1_CR1bits+0
; end of _ini_uarts
_NVIC_IntEnable:
;__Lib_System_4XX.c, 172 :: 		
; ivt start address is: 0 (R0)
0x026C	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 184 :: 		
0x026E	0x2804    CMP	R0, #4
0x0270	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 189 :: 		
0x0272	0x4919    LDR	R1, [PC, #100]
0x0274	0x6809    LDR	R1, [R1, #0]
0x0276	0xF4413280  ORR	R2, R1, #65536
0x027A	0x4917    LDR	R1, [PC, #92]
0x027C	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 190 :: 		
0x027E	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 191 :: 		
; ivt start address is: 0 (R0)
0x0280	0x2805    CMP	R0, #5
0x0282	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 196 :: 		
0x0284	0x4914    LDR	R1, [PC, #80]
0x0286	0x6809    LDR	R1, [R1, #0]
0x0288	0xF4413200  ORR	R2, R1, #131072
0x028C	0x4912    LDR	R1, [PC, #72]
0x028E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 197 :: 		
0x0290	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 198 :: 		
; ivt start address is: 0 (R0)
0x0292	0x2806    CMP	R0, #6
0x0294	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 203 :: 		
0x0296	0x4910    LDR	R1, [PC, #64]
0x0298	0x6809    LDR	R1, [R1, #0]
0x029A	0xF4412280  ORR	R2, R1, #262144
0x029E	0x490E    LDR	R1, [PC, #56]
0x02A0	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 204 :: 		
0x02A2	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 205 :: 		
; ivt start address is: 0 (R0)
0x02A4	0x280F    CMP	R0, #15
0x02A6	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 210 :: 		
0x02A8	0x490C    LDR	R1, [PC, #48]
0x02AA	0x6809    LDR	R1, [R1, #0]
0x02AC	0xF0410202  ORR	R2, R1, #2
0x02B0	0x490A    LDR	R1, [PC, #40]
0x02B2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 211 :: 		
0x02B4	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 212 :: 		
; ivt start address is: 0 (R0)
0x02B6	0x2810    CMP	R0, #16
0x02B8	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 217 :: 		
0x02BA	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x02BE	0x0961    LSRS	R1, R4, #5
0x02C0	0x008A    LSLS	R2, R1, #2
0x02C2	0x4907    LDR	R1, [PC, #28]
0x02C4	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 218 :: 		
0x02C6	0xF004021F  AND	R2, R4, #31
0x02CA	0xF04F0101  MOV	R1, #1
0x02CE	0x4091    LSLS	R1, R2
0x02D0	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 219 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 220 :: 		
L_end_NVIC_IntEnable:
0x02D2	0xB001    ADD	SP, SP, #4
0x02D4	0x4770    BX	LR
0x02D6	0xBF00    NOP
0x02D8	0xED24E000  	SCB_SHCRS+0
0x02DC	0xE010E000  	STK_CTRL+0
0x02E0	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_ini_timers:
;serie1.c, 49 :: 		void ini_timers(void)
0x05A8	0xB081    SUB	SP, SP, #4
0x05AA	0xF8CDE000  STR	LR, [SP, #0]
;serie1.c, 51 :: 		RCC_APB2ENRbits.TIM10EN = 1;
0x05AE	0x2201    MOVS	R2, #1
0x05B0	0xB252    SXTB	R2, R2
0x05B2	0x480D    LDR	R0, [PC, #52]
0x05B4	0x6002    STR	R2, [R0, #0]
;serie1.c, 52 :: 		TIM10_CR1 = 0b0000000101;  // arpe = 0, cen = 1
0x05B6	0x2105    MOVS	R1, #5
0x05B8	0x480C    LDR	R0, [PC, #48]
0x05BA	0x6001    STR	R1, [R0, #0]
;serie1.c, 53 :: 		TIM10_ARR = 50000 - 1;  // contara 50000 cuentas cada vez
0x05BC	0xF24C314F  MOVW	R1, #49999
0x05C0	0x480B    LDR	R0, [PC, #44]
0x05C2	0x6001    STR	R1, [R0, #0]
;serie1.c, 54 :: 		TIM10_PSC = 2 - 1;  // pre = 2
0x05C4	0xF2400101  MOVW	R1, #1
0x05C8	0x480A    LDR	R0, [PC, #40]
0x05CA	0x6001    STR	R1, [R0, #0]
;serie1.c, 55 :: 		TIM10_CNT = 0;
0x05CC	0x2100    MOVS	R1, #0
0x05CE	0x480A    LDR	R0, [PC, #40]
0x05D0	0x6001    STR	R1, [R0, #0]
;serie1.c, 56 :: 		TIM10_DIERbits.UIE = 1;  // se habilita la interrupcion de TIM10
0x05D2	0x480A    LDR	R0, [PC, #40]
0x05D4	0x6002    STR	R2, [R0, #0]
;serie1.c, 57 :: 		NVIC_IntEnable(IVT_INT_TIM1_UP_TIM10);  // habilita en el NVIC TIM10
0x05D6	0xF2400029  MOVW	R0, #41
0x05DA	0xF7FFFE47  BL	_NVIC_IntEnable+0
;serie1.c, 58 :: 		}
L_end_ini_timers:
0x05DE	0xF8DDE000  LDR	LR, [SP, #0]
0x05E2	0xB001    ADD	SP, SP, #4
0x05E4	0x4770    BX	LR
0x05E6	0xBF00    NOP
0x05E8	0x08C44247  	RCC_APB2ENRbits+0
0x05EC	0x44004001  	TIM10_CR1+0
0x05F0	0x442C4001  	TIM10_ARR+0
0x05F4	0x44284001  	TIM10_PSC+0
0x05F8	0x44244001  	TIM10_CNT+0
0x05FC	0x81804228  	TIM10_DIERbits+0
; end of _ini_timers
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x0594	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x0596	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x059A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x059E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x05A2	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x05A4	0xB001    ADD	SP, SP, #4
0x05A6	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x0794	0xB082    SUB	SP, SP, #8
0x0796	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x079A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x079C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x079E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x07A0	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07A2	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x07A4	0x2803    CMP	R0, #3
0x07A6	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x07AA	0x4893    LDR	R0, [PC, #588]
0x07AC	0x4281    CMP	R1, R0
0x07AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x07B0	0x4892    LDR	R0, [PC, #584]
0x07B2	0x6800    LDR	R0, [R0, #0]
0x07B4	0xF0400105  ORR	R1, R0, #5
0x07B8	0x4890    LDR	R0, [PC, #576]
0x07BA	0x6001    STR	R1, [R0, #0]
0x07BC	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07BE	0x4890    LDR	R0, [PC, #576]
0x07C0	0x4281    CMP	R1, R0
0x07C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x07C4	0x488D    LDR	R0, [PC, #564]
0x07C6	0x6800    LDR	R0, [R0, #0]
0x07C8	0xF0400104  ORR	R1, R0, #4
0x07CC	0x488B    LDR	R0, [PC, #556]
0x07CE	0x6001    STR	R1, [R0, #0]
0x07D0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07D2	0x488C    LDR	R0, [PC, #560]
0x07D4	0x4281    CMP	R1, R0
0x07D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x07D8	0x4888    LDR	R0, [PC, #544]
0x07DA	0x6800    LDR	R0, [R0, #0]
0x07DC	0xF0400103  ORR	R1, R0, #3
0x07E0	0x4886    LDR	R0, [PC, #536]
0x07E2	0x6001    STR	R1, [R0, #0]
0x07E4	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07E6	0xF64E2060  MOVW	R0, #60000
0x07EA	0x4281    CMP	R1, R0
0x07EC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x07EE	0x4883    LDR	R0, [PC, #524]
0x07F0	0x6800    LDR	R0, [R0, #0]
0x07F2	0xF0400102  ORR	R1, R0, #2
0x07F6	0x4881    LDR	R0, [PC, #516]
0x07F8	0x6001    STR	R1, [R0, #0]
0x07FA	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07FC	0xF2475030  MOVW	R0, #30000
0x0800	0x4281    CMP	R1, R0
0x0802	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x0804	0x487D    LDR	R0, [PC, #500]
0x0806	0x6800    LDR	R0, [R0, #0]
0x0808	0xF0400101  ORR	R1, R0, #1
0x080C	0x487B    LDR	R0, [PC, #492]
0x080E	0x6001    STR	R1, [R0, #0]
0x0810	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x0812	0x487A    LDR	R0, [PC, #488]
0x0814	0x6801    LDR	R1, [R0, #0]
0x0816	0xF06F0007  MVN	R0, #7
0x081A	0x4001    ANDS	R1, R0
0x081C	0x4877    LDR	R0, [PC, #476]
0x081E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x0820	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0822	0x2802    CMP	R0, #2
0x0824	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x0828	0x4877    LDR	R0, [PC, #476]
0x082A	0x4281    CMP	R1, R0
0x082C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x082E	0x4873    LDR	R0, [PC, #460]
0x0830	0x6800    LDR	R0, [R0, #0]
0x0832	0xF0400106  ORR	R1, R0, #6
0x0836	0x4871    LDR	R0, [PC, #452]
0x0838	0x6001    STR	R1, [R0, #0]
0x083A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x083C	0x4870    LDR	R0, [PC, #448]
0x083E	0x4281    CMP	R1, R0
0x0840	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x0842	0x486E    LDR	R0, [PC, #440]
0x0844	0x6800    LDR	R0, [R0, #0]
0x0846	0xF0400105  ORR	R1, R0, #5
0x084A	0x486C    LDR	R0, [PC, #432]
0x084C	0x6001    STR	R1, [R0, #0]
0x084E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0850	0x486E    LDR	R0, [PC, #440]
0x0852	0x4281    CMP	R1, R0
0x0854	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x0856	0x4869    LDR	R0, [PC, #420]
0x0858	0x6800    LDR	R0, [R0, #0]
0x085A	0xF0400104  ORR	R1, R0, #4
0x085E	0x4867    LDR	R0, [PC, #412]
0x0860	0x6001    STR	R1, [R0, #0]
0x0862	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0864	0x486A    LDR	R0, [PC, #424]
0x0866	0x4281    CMP	R1, R0
0x0868	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x086A	0x4864    LDR	R0, [PC, #400]
0x086C	0x6800    LDR	R0, [R0, #0]
0x086E	0xF0400103  ORR	R1, R0, #3
0x0872	0x4862    LDR	R0, [PC, #392]
0x0874	0x6001    STR	R1, [R0, #0]
0x0876	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0878	0xF64B3080  MOVW	R0, #48000
0x087C	0x4281    CMP	R1, R0
0x087E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x0880	0x485E    LDR	R0, [PC, #376]
0x0882	0x6800    LDR	R0, [R0, #0]
0x0884	0xF0400102  ORR	R1, R0, #2
0x0888	0x485C    LDR	R0, [PC, #368]
0x088A	0x6001    STR	R1, [R0, #0]
0x088C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x088E	0xF64550C0  MOVW	R0, #24000
0x0892	0x4281    CMP	R1, R0
0x0894	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x0896	0x4859    LDR	R0, [PC, #356]
0x0898	0x6800    LDR	R0, [R0, #0]
0x089A	0xF0400101  ORR	R1, R0, #1
0x089E	0x4857    LDR	R0, [PC, #348]
0x08A0	0x6001    STR	R1, [R0, #0]
0x08A2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x08A4	0x4855    LDR	R0, [PC, #340]
0x08A6	0x6801    LDR	R1, [R0, #0]
0x08A8	0xF06F0007  MVN	R0, #7
0x08AC	0x4001    ANDS	R1, R0
0x08AE	0x4853    LDR	R0, [PC, #332]
0x08B0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x08B2	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x08B4	0x2801    CMP	R0, #1
0x08B6	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x08BA	0x4851    LDR	R0, [PC, #324]
0x08BC	0x4281    CMP	R1, R0
0x08BE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x08C0	0x484E    LDR	R0, [PC, #312]
0x08C2	0x6800    LDR	R0, [R0, #0]
0x08C4	0xF0400107  ORR	R1, R0, #7
0x08C8	0x484C    LDR	R0, [PC, #304]
0x08CA	0x6001    STR	R1, [R0, #0]
0x08CC	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x08CE	0x4851    LDR	R0, [PC, #324]
0x08D0	0x4281    CMP	R1, R0
0x08D2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x08D4	0x4849    LDR	R0, [PC, #292]
0x08D6	0x6800    LDR	R0, [R0, #0]
0x08D8	0xF0400106  ORR	R1, R0, #6
0x08DC	0x4847    LDR	R0, [PC, #284]
0x08DE	0x6001    STR	R1, [R0, #0]
0x08E0	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x08E2	0x4848    LDR	R0, [PC, #288]
0x08E4	0x4281    CMP	R1, R0
0x08E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x08E8	0x4844    LDR	R0, [PC, #272]
0x08EA	0x6800    LDR	R0, [R0, #0]
0x08EC	0xF0400105  ORR	R1, R0, #5
0x08F0	0x4842    LDR	R0, [PC, #264]
0x08F2	0x6001    STR	R1, [R0, #0]
0x08F4	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x08F6	0x4846    LDR	R0, [PC, #280]
0x08F8	0x4281    CMP	R1, R0
0x08FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x08FC	0x483F    LDR	R0, [PC, #252]
0x08FE	0x6800    LDR	R0, [R0, #0]
0x0900	0xF0400104  ORR	R1, R0, #4
0x0904	0x483D    LDR	R0, [PC, #244]
0x0906	0x6001    STR	R1, [R0, #0]
0x0908	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x090A	0xF24D20F0  MOVW	R0, #54000
0x090E	0x4281    CMP	R1, R0
0x0910	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x0912	0x483A    LDR	R0, [PC, #232]
0x0914	0x6800    LDR	R0, [R0, #0]
0x0916	0xF0400103  ORR	R1, R0, #3
0x091A	0x4838    LDR	R0, [PC, #224]
0x091C	0x6001    STR	R1, [R0, #0]
0x091E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0920	0xF64840A0  MOVW	R0, #36000
0x0924	0x4281    CMP	R1, R0
0x0926	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x0928	0x4834    LDR	R0, [PC, #208]
0x092A	0x6800    LDR	R0, [R0, #0]
0x092C	0xF0400102  ORR	R1, R0, #2
0x0930	0x4832    LDR	R0, [PC, #200]
0x0932	0x6001    STR	R1, [R0, #0]
0x0934	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0936	0xF2446050  MOVW	R0, #18000
0x093A	0x4281    CMP	R1, R0
0x093C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x093E	0x482F    LDR	R0, [PC, #188]
0x0940	0x6800    LDR	R0, [R0, #0]
0x0942	0xF0400101  ORR	R1, R0, #1
0x0946	0x482D    LDR	R0, [PC, #180]
0x0948	0x6001    STR	R1, [R0, #0]
0x094A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x094C	0x482B    LDR	R0, [PC, #172]
0x094E	0x6801    LDR	R1, [R0, #0]
0x0950	0xF06F0007  MVN	R0, #7
0x0954	0x4001    ANDS	R1, R0
0x0956	0x4829    LDR	R0, [PC, #164]
0x0958	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x095A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x095C	0x2800    CMP	R0, #0
0x095E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x0962	0x482D    LDR	R0, [PC, #180]
0x0964	0x4281    CMP	R1, R0
0x0966	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x0968	0x4824    LDR	R0, [PC, #144]
0x096A	0x6800    LDR	R0, [R0, #0]
0x096C	0xF0400107  ORR	R1, R0, #7
0x0970	0x4822    LDR	R0, [PC, #136]
0x0972	0x6001    STR	R1, [R0, #0]
0x0974	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0976	0x4825    LDR	R0, [PC, #148]
0x0978	0x4281    CMP	R1, R0
0x097A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x097C	0x481F    LDR	R0, [PC, #124]
0x097E	0x6800    LDR	R0, [R0, #0]
0x0980	0xF0400106  ORR	R1, R0, #6
0x0984	0x481D    LDR	R0, [PC, #116]
0x0986	0x6001    STR	R1, [R0, #0]
0x0988	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x098A	0x4824    LDR	R0, [PC, #144]
0x098C	0x4281    CMP	R1, R0
0x098E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x0990	0x481A    LDR	R0, [PC, #104]
0x0992	0x6800    LDR	R0, [R0, #0]
0x0994	0xF0400105  ORR	R1, R0, #5
0x0998	0x4818    LDR	R0, [PC, #96]
0x099A	0x6001    STR	R1, [R0, #0]
0x099C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x099E	0xF5B14F7A  CMP	R1, #64000
0x09A2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x09A4	0x4815    LDR	R0, [PC, #84]
0x09A6	0x6800    LDR	R0, [R0, #0]
0x09A8	0xF0400104  ORR	R1, R0, #4
0x09AC	0x4813    LDR	R0, [PC, #76]
0x09AE	0x6001    STR	R1, [R0, #0]
0x09B0	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09B2	0xF64B3080  MOVW	R0, #48000
0x09B6	0x4281    CMP	R1, R0
0x09B8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x09BA	0x4810    LDR	R0, [PC, #64]
0x09BC	0x6800    LDR	R0, [R0, #0]
0x09BE	0xF0400103  ORR	R1, R0, #3
0x09C2	0x480E    LDR	R0, [PC, #56]
0x09C4	0x6001    STR	R1, [R0, #0]
0x09C6	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09C8	0xF5B14FFA  CMP	R1, #32000
0x09CC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x09CE	0x480B    LDR	R0, [PC, #44]
0x09D0	0x6800    LDR	R0, [R0, #0]
0x09D2	0xF0400102  ORR	R1, R0, #2
0x09D6	0x4809    LDR	R0, [PC, #36]
0x09D8	0x6001    STR	R1, [R0, #0]
0x09DA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x09DC	0xF5B15F7A  CMP	R1, #16000
0x09E0	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x09E2	0xE01D    B	#58
0x09E4	0x00800101  	#16842880
0x09E8	0x64190441  	#71394329
0x09EC	0x10020000  	#4098
0x09F0	0x00030000  	#3
0x09F4	0x86A00001  	#100000
0x09F8	0x49F00002  	#150000
0x09FC	0x3C004002  	FLASH_ACR+0
0x0A00	0xD4C00001  	#120000
0x0A04	0x5F900001  	#90000
0x0A08	0x32800002  	#144000
0x0A0C	0x77000001  	#96000
0x0A10	0x19400001  	#72000
0x0A14	0xA5E00001  	#108000
0x0A18	0xB5800001  	#112000
0x0A1C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x0A20	0x482D    LDR	R0, [PC, #180]
0x0A22	0x6800    LDR	R0, [R0, #0]
0x0A24	0xF0400101  ORR	R1, R0, #1
0x0A28	0x482B    LDR	R0, [PC, #172]
0x0A2A	0x6001    STR	R1, [R0, #0]
0x0A2C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x0A2E	0x482A    LDR	R0, [PC, #168]
0x0A30	0x6801    LDR	R1, [R0, #0]
0x0A32	0xF06F0007  MVN	R0, #7
0x0A36	0x4001    ANDS	R1, R0
0x0A38	0x4827    LDR	R0, [PC, #156]
0x0A3A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x0A3C	0x2101    MOVS	R1, #1
0x0A3E	0xB249    SXTB	R1, R1
0x0A40	0x4826    LDR	R0, [PC, #152]
0x0A42	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x0A44	0x4826    LDR	R0, [PC, #152]
0x0A46	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x0A48	0xF7FFFD7E  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x0A4C	0x4825    LDR	R0, [PC, #148]
0x0A4E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x0A50	0x4825    LDR	R0, [PC, #148]
0x0A52	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x0A54	0x4825    LDR	R0, [PC, #148]
0x0A56	0xEA020100  AND	R1, R2, R0, LSL #0
0x0A5A	0x4825    LDR	R0, [PC, #148]
0x0A5C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x0A5E	0xF0020001  AND	R0, R2, #1
0x0A62	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x0A64	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0A66	0x4822    LDR	R0, [PC, #136]
0x0A68	0x6800    LDR	R0, [R0, #0]
0x0A6A	0xF0000002  AND	R0, R0, #2
0x0A6E	0x2800    CMP	R0, #0
0x0A70	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x0A72	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0A74	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x0A76	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0A78	0xF4023080  AND	R0, R2, #65536
0x0A7C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0A7E	0x481C    LDR	R0, [PC, #112]
0x0A80	0x6800    LDR	R0, [R0, #0]
0x0A82	0xF4003000  AND	R0, R0, #131072
0x0A86	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x0A88	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x0A8A	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0A8C	0x460A    MOV	R2, R1
0x0A8E	0x9901    LDR	R1, [SP, #4]
0x0A90	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x0A92	0x9101    STR	R1, [SP, #4]
0x0A94	0x4611    MOV	R1, R2
0x0A96	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0A98	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0A9C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x0A9E	0x4814    LDR	R0, [PC, #80]
0x0AA0	0x6800    LDR	R0, [R0, #0]
0x0AA2	0xF0407180  ORR	R1, R0, #16777216
0x0AA6	0x4812    LDR	R0, [PC, #72]
0x0AA8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0AAA	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x0AAC	0x4810    LDR	R0, [PC, #64]
0x0AAE	0x6800    LDR	R0, [R0, #0]
0x0AB0	0xF0007000  AND	R0, R0, #33554432
0x0AB4	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x0AB6	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x0AB8	0x460A    MOV	R2, R1
0x0ABA	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x0ABC	0x480A    LDR	R0, [PC, #40]
0x0ABE	0x6800    LDR	R0, [R0, #0]
0x0AC0	0xF000010C  AND	R1, R0, #12
0x0AC4	0x0090    LSLS	R0, R2, #2
0x0AC6	0xF000000C  AND	R0, R0, #12
0x0ACA	0x4281    CMP	R1, R0
0x0ACC	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0ACE	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x0AD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AD4	0xB002    ADD	SP, SP, #8
0x0AD6	0x4770    BX	LR
0x0AD8	0x3C004002  	FLASH_ACR+0
0x0ADC	0x80204247  	FLASH_ACR+0
0x0AE0	0x80244247  	FLASH_ACR+0
0x0AE4	0x38044002  	RCC_PLLCFGR+0
0x0AE8	0x38084002  	RCC_CFGR+0
0x0AEC	0xFFFF000F  	#1048575
0x0AF0	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x0548	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x054A	0x480D    LDR	R0, [PC, #52]
0x054C	0x6800    LDR	R0, [R0, #0]
0x054E	0xF0400101  ORR	R1, R0, #1
0x0552	0x480B    LDR	R0, [PC, #44]
0x0554	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x0556	0x2100    MOVS	R1, #0
0x0558	0x480A    LDR	R0, [PC, #40]
0x055A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x055C	0x4808    LDR	R0, [PC, #32]
0x055E	0x6801    LDR	R1, [R0, #0]
0x0560	0x4809    LDR	R0, [PC, #36]
0x0562	0x4001    ANDS	R1, R0
0x0564	0x4806    LDR	R0, [PC, #24]
0x0566	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x0568	0x4908    LDR	R1, [PC, #32]
0x056A	0x4809    LDR	R0, [PC, #36]
0x056C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x056E	0x4804    LDR	R0, [PC, #16]
0x0570	0x6801    LDR	R1, [R0, #0]
0x0572	0xF46F2080  MVN	R0, #262144
0x0576	0x4001    ANDS	R1, R0
0x0578	0x4801    LDR	R0, [PC, #4]
0x057A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x057C	0xB001    ADD	SP, SP, #4
0x057E	0x4770    BX	LR
0x0580	0x38004002  	RCC_CR+0
0x0584	0x38084002  	RCC_CFGR+0
0x0588	0xFFFFFEF6  	#-17367041
0x058C	0x30102400  	#603992080
0x0590	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x0B14	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x0B16	0x4904    LDR	R1, [PC, #16]
0x0B18	0x4804    LDR	R0, [PC, #16]
0x0B1A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x0B1C	0x4904    LDR	R1, [PC, #16]
0x0B1E	0x4805    LDR	R0, [PC, #20]
0x0B20	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x0B22	0xB001    ADD	SP, SP, #4
0x0B24	0x4770    BX	LR
0x0B26	0xBF00    NOP
0x0B28	0x86A00001  	#100000
0x0B2C	0x00002000  	___System_CLOCK_IN_KHZ+0
0x0B30	0x00030000  	#3
0x0B34	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x078C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x078E	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x0790	0xB001    ADD	SP, SP, #4
0x0792	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x0724	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x0726	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x072A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x072E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x0730	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x0734	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x0736	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x0738	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x073A	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x073C	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x073E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x0742	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x0746	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x074A	0xB001    ADD	SP, SP, #4
0x074C	0x4770    BX	LR
; end of ___EnableFPU
0x0B38	0xB500    PUSH	(R14)
0x0B3A	0xF8DFB010  LDR	R11, [PC, #16]
0x0B3E	0xF8DFA010  LDR	R10, [PC, #16]
0x0B42	0xF7FFFD5D  BL	1536
0x0B46	0xBD00    POP	(R15)
0x0B48	0x4770    BX	LR
0x0B4A	0xBF00    NOP
0x0B4C	0x00002000  	#536870912
0x0B50	0x00082000  	#536870920
_tiempo10:
;serie1.c, 60 :: 		void tiempo10(void) iv IVT_INT_TIM1_UP_TIM10 ics ICS_AUTO
;serie1.c, 62 :: 		if(TIM10_SRbits.UIF)
0x0750	0x4805    LDR	R0, [PC, #20]
0x0752	0x6800    LDR	R0, [R0, #0]
0x0754	0xB138    CBZ	R0, L_tiempo102
;serie1.c, 64 :: 		TIM10_SRbits.UIF = 0;
0x0756	0x2100    MOVS	R1, #0
0x0758	0xB249    SXTB	R1, R1
0x075A	0x4803    LDR	R0, [PC, #12]
0x075C	0x6001    STR	R1, [R0, #0]
;serie1.c, 65 :: 		USART1_DR = GPIOA_IDR;
0x075E	0x4803    LDR	R0, [PC, #12]
0x0760	0x6801    LDR	R1, [R0, #0]
0x0762	0x4803    LDR	R0, [PC, #12]
0x0764	0x6001    STR	R1, [R0, #0]
;serie1.c, 66 :: 		}
L_tiempo102:
;serie1.c, 67 :: 		}
L_end_tiempo10:
0x0766	0x4770    BX	LR
0x0768	0x82004228  	TIM10_SRbits+0
0x076C	0x00104002  	GPIOA_IDR+0
0x0770	0x10044001  	USART1_DR+0
; end of _tiempo10
_recibe8:
;serie1.c, 44 :: 		void recibe8(void) iv IVT_INT_USART1 ics ICS_AUTO
;serie1.c, 46 :: 		GPIOA_ODR = (USART1_DR >> 4)&0xf;
0x0774	0x4803    LDR	R0, [PC, #12]
0x0776	0x6800    LDR	R0, [R0, #0]
0x0778	0x0900    LSRS	R0, R0, #4
0x077A	0xF000010F  AND	R1, R0, #15
0x077E	0x4802    LDR	R0, [PC, #8]
0x0780	0x6001    STR	R1, [R0, #0]
;serie1.c, 47 :: 		}
L_end_recibe8:
0x0782	0x4770    BX	LR
0x0784	0x10044001  	USART1_DR+0
0x0788	0x00144002  	GPIOA_ODR+0
; end of _recibe8
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0198     [184]    _GPIO_Clk_Enable
0x0250      [28]    _GPIO_Digital_Output
0x026C     [120]    _NVIC_IntEnable
0x02E4     [612]    _GPIO_Config
0x0548      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0594      [20]    ___CC2DW
0x05A8      [88]    _ini_timers
0x0600      [58]    ___FillZeros
0x063C      [44]    _ini_puertos
0x0668     [188]    _ini_uarts
0x0724      [42]    ___EnableFPU
0x0750      [36]    _tiempo10
0x0774      [24]    _recibe8
0x078C       [8]    ___GenExcept
0x0794     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x0AF4      [32]    _main
0x0B14      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
