#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Tue May 22 09:26:06 2018
# Process ID: 15816
# Current directory: D:/vivado/cpu_design - 副本
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6956 D:\vivado\cpu_design - 副本\cpu_design.xpr
# Log file: D:/vivado/cpu_design - 副本/vivado.log
# Journal file: D:/vivado/cpu_design - 副本\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/vivado/cpu_design - 副本/cpu_design.xpr}
INFO: [Project 1-313] Project file moved from 'D:/vivado/cpu_design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 733.871 ; gain = 128.309
file mkdir D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1
file mkdir D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1
file mkdir D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new
file mkdir D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new
file mkdir D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new
file mkdir D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new
file mkdir D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1
file mkdir {D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new}
close [ open {D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new/cpu_cons.xdc} w ]
add_files -fileset constrs_1 {{D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new/cpu_cons.xdc}}
remove_files -fileset constrs_1 {{D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new/cpu_cons.xdc}}
file delete -force {D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new/cpu_cons.xdc}
close [ open {D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/7_SegLED.v} w ]
add_files {{D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/7_SegLED.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 10:11:23 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 10:11:23 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 10:15:48 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 10:15:48 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
update_compile_order -fileset sources_1
close [ open {D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/display.v} w ]
add_files {{D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/display.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 10:28:42 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 10:28:42 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
[Tue May 22 10:29:22 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 971.590 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 971.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.512 ; gain = 337.613
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 10:36:54 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 10:36:54 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue May 22 10:37:43 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 10:40:31 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 10:40:31 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1477.238 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1477.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[0]}]]
place_ports {led[0]} W7
place_ports {led[1]} W6
place_ports {led[2]} U8
place_ports {led[3]} V8
place_ports {led[4]} U5
place_ports {led[5]} V5
place_ports {led[6]} U7
place_ports {led[7]} V7
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sw0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
place_ports reset V17
place_ports sw0 V16
close [ open {D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new/cons.xdc} w ]
add_files -fileset constrs_1 {{D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new/cons.xdc}}
set_property target_constrs_file {D:/vivado/cpu_design - 副本/cpu_design.srcs/constrs_1/new/cons.xdc} [current_fileset -constrset]
save_constraints -force
close_design
close [ open {D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/fourSelectOne.v} w ]
add_files {{D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/fourSelectOne.v}}
update_compile_order -fileset sources_1
close [ open {D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/clock_div.v} w ]
add_files {{D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/clock_div.v}}
update_compile_order -fileset sources_1
close [ open {D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/counter.v} w ]
add_files {{D:/vivado/cpu_design - 副本/cpu_design.srcs/sources_1/new/counter.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 11:27:30 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 11:27:30 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 11:30:38 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 11:30:38 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 11:31:24 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 11:31:24 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 11:32:25 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 11:32:25 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 22 11:32:55 2018] Launched synth_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/synth_1/runme.log
[Tue May 22 11:32:55 2018] Launched impl_1...
Run output will be captured here: D:/vivado/cpu_design - 副本/cpu_design.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/vivado/cpu_design - 副本/.Xil/Vivado-15816-Curry/dcp/display.xdc]
Finished Parsing XDC File [D:/vivado/cpu_design - 副本/.Xil/Vivado-15816-Curry/dcp/display.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1525.277 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1525.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1525.277 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {sign[3]} {sign[2]} {sign[1]} {sign[0]}]]
place_ports {sign[0]} U2
place_ports {sign[1]} U4
place_ports {sign[2]} V4
place_ports {sign[3]} W4
place_ports clk W5
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
save_constraints -force
exit
