// Seed: 1866217989
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  logic id_3, id_4;
  always @(id_3 or posedge "" & id_3);
  assign id_1 = 1'b0;
  logic id_5;
endmodule
