vhdl work "E:\Facultate\1.2\Proiectare Logica\Lab\bilet_6\bilet_6.vhd"
