Classic Timing Analyzer report for clock_hz
Tue May 08 13:00:35 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+-------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.133 ns                         ; temp       ; clk_out     ; clk_in     ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 223.21 MHz ( period = 4.480 ns ) ; counter[0] ; counter[24] ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 223.21 MHz ( period = 4.480 ns )                    ; counter[0]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.265 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; counter[1]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 240.21 MHz ( period = 4.163 ns )                    ; counter[2]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.948 ns                ;
; N/A                                     ; 242.48 MHz ( period = 4.124 ns )                    ; counter[3]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; counter[6]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.844 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; counter[4]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 251.13 MHz ( period = 3.982 ns )                    ; counter[5]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.767 ns                ;
; N/A                                     ; 252.14 MHz ( period = 3.966 ns )                    ; counter[0]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; counter[0]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; counter[0]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.690 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; counter[0]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.684 ns                ;
; N/A                                     ; 261.51 MHz ( period = 3.824 ns )                    ; counter[0]  ; counter[29] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 261.85 MHz ( period = 3.819 ns )                    ; counter[0]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 262.33 MHz ( period = 3.812 ns )                    ; counter[7]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.597 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; counter[0]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; counter[0]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 266.45 MHz ( period = 3.753 ns )                    ; counter[0]  ; counter[28] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; counter[1]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.509 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; counter[1]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 271.15 MHz ( period = 3.688 ns )                    ; counter[0]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.482 ns                ;
; N/A                                     ; 271.59 MHz ( period = 3.682 ns )                    ; counter[0]  ; counter[27] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 271.67 MHz ( period = 3.681 ns )                    ; counter[8]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.466 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; counter[10] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; counter[10] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; counter[2]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 274.50 MHz ( period = 3.643 ns )                    ; counter[1]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.438 ns                ;
; N/A                                     ; 274.88 MHz ( period = 3.638 ns )                    ; counter[1]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; counter[2]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.424 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; counter[0]  ; counter[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.406 ns                ;
; N/A                                     ; 277.01 MHz ( period = 3.610 ns )                    ; counter[3]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.405 ns                ;
; N/A                                     ; 277.01 MHz ( period = 3.610 ns )                    ; counter[11] ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; counter[3]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.385 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; counter[2]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.373 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; counter[9]  ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.358 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; counter[2]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 279.96 MHz ( period = 3.572 ns )                    ; counter[1]  ; counter[29] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.367 ns                ;
; N/A                                     ; 280.35 MHz ( period = 3.567 ns )                    ; counter[1]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 282.09 MHz ( period = 3.545 ns )                    ; counter[12] ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.331 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; counter[6]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; counter[10] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 282.17 MHz ( period = 3.544 ns )                    ; counter[10] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; counter[10] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.337 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; counter[10] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.336 ns                ;
; N/A                                     ; 282.49 MHz ( period = 3.540 ns )                    ; counter[0]  ; counter[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.335 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; counter[3]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.334 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; counter[10] ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 282.97 MHz ( period = 3.534 ns )                    ; counter[3]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; counter[6]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.320 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; counter[5]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 284.41 MHz ( period = 3.516 ns )                    ; counter[5]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.310 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; counter[2]  ; counter[29] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; counter[4]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 285.55 MHz ( period = 3.502 ns )                    ; counter[2]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; counter[1]  ; counter[28] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 285.63 MHz ( period = 3.501 ns )                    ; counter[24] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 285.71 MHz ( period = 3.500 ns )                    ; counter[24] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.295 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; counter[29] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 286.29 MHz ( period = 3.493 ns )                    ; counter[7]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.287 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; counter[29] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.277 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; counter[7]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; counter[4]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; counter[1]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.280 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; counter[1]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.279 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; counter[6]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.269 ns                ;
; N/A                                     ; 287.94 MHz ( period = 3.473 ns )                    ; counter[0]  ; counter[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; counter[3]  ; counter[29] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; counter[5]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; counter[6]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.263 ns                ;
; N/A                                     ; 288.52 MHz ( period = 3.466 ns )                    ; counter[13] ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; counter[0]  ; counter[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.60 MHz ( period = 3.465 ns )                    ; counter[0]  ; counter[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; counter[3]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 289.94 MHz ( period = 3.449 ns )                    ; counter[5]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.243 ns                ;
; N/A                                     ; 289.94 MHz ( period = 3.449 ns )                    ; counter[30] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; counter[30] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.233 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; counter[8]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 290.95 MHz ( period = 3.437 ns )                    ; counter[8]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; counter[4]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 291.04 MHz ( period = 3.436 ns )                    ; counter[2]  ; counter[28] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 291.46 MHz ( period = 3.431 ns )                    ; counter[4]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.55 MHz ( period = 3.430 ns )                    ; counter[1]  ; counter[27] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.225 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; counter[6]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 291.97 MHz ( period = 3.425 ns )                    ; counter[6]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 292.57 MHz ( period = 3.418 ns )                    ; counter[13] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.213 ns                ;
; N/A                                     ; 292.65 MHz ( period = 3.417 ns )                    ; counter[13] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 293.26 MHz ( period = 3.410 ns )                    ; counter[5]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; counter[5]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.203 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; counter[5]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.202 ns                ;
; N/A                                     ; 293.94 MHz ( period = 3.402 ns )                    ; counter[6]  ; counter[29] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; counter[20] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 294.12 MHz ( period = 3.400 ns )                    ; counter[20] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; counter[5]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; counter[3]  ; counter[28] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; counter[14] ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; counter[6]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; counter[24] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 294.64 MHz ( period = 3.394 ns )                    ; counter[24] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 294.72 MHz ( period = 3.393 ns )                    ; counter[24] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 294.81 MHz ( period = 3.392 ns )                    ; counter[24] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.187 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; counter[29] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; counter[7]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; counter[29] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 295.33 MHz ( period = 3.386 ns )                    ; counter[7]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; counter[29] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; counter[7]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 295.51 MHz ( period = 3.384 ns )                    ; counter[29] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 295.51 MHz ( period = 3.384 ns )                    ; counter[7]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.178 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; counter[1]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.171 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; counter[4]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; counter[31] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; counter[4]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; counter[31] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.157 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; counter[4]  ; counter[29] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; counter[2]  ; counter[27] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.160 ns                ;
; N/A                                     ; 297.62 MHz ( period = 3.360 ns )                    ; counter[4]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; counter[1]  ; counter[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 298.06 MHz ( period = 3.355 ns )                    ; counter[22] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.141 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; counter[22] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.140 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; counter[30] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; counter[30] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 299.31 MHz ( period = 3.341 ns )                    ; counter[30] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; counter[30] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; counter[6]  ; counter[28] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; counter[8]  ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; counter[8]  ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.125 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; counter[8]  ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.124 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; counter[18] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; counter[18] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.115 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; counter[8]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 300.57 MHz ( period = 3.327 ns )                    ; counter[10] ; counter[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; counter[5]  ; counter[29] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; counter[3]  ; counter[27] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; counter[10] ; counter[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; counter[10] ; counter[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; counter[6]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; counter[13] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 302.02 MHz ( period = 3.311 ns )                    ; counter[13] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.106 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; counter[0]  ; counter[23] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; counter[13] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.105 ns                ;
; N/A                                     ; 302.21 MHz ( period = 3.309 ns )                    ; counter[13] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.104 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; counter[19] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 303.12 MHz ( period = 3.299 ns )                    ; counter[19] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 303.21 MHz ( period = 3.298 ns )                    ; counter[7]  ; counter[31] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.093 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; counter[4]  ; counter[28] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; counter[2]  ; counter[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; counter[20] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; counter[20] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.080 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; counter[20] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; counter[2]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; counter[2]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 303.77 MHz ( period = 3.292 ns )                    ; counter[20] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 304.14 MHz ( period = 3.288 ns )                    ; counter[1]  ; counter[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.083 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; counter[21] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; counter[21] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; counter[31] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; counter[31] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; 306.28 MHz ( period = 3.265 ns )                    ; counter[31] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 306.28 MHz ( period = 3.265 ns )                    ; counter[12] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; counter[12] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; counter[4]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 306.37 MHz ( period = 3.264 ns )                    ; counter[31] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 306.65 MHz ( period = 3.261 ns )                    ; counter[15] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; counter[6]  ; counter[27] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.056 ns                ;
; N/A                                     ; 306.75 MHz ( period = 3.260 ns )                    ; counter[15] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 307.13 MHz ( period = 3.256 ns )                    ; counter[0]  ; counter[13] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; counter[5]  ; counter[28] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 307.22 MHz ( period = 3.255 ns )                    ; counter[3]  ; counter[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.050 ns                ;
; N/A                                     ; 307.50 MHz ( period = 3.252 ns )                    ; counter[3]  ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; counter[14] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 307.69 MHz ( period = 3.250 ns )                    ; counter[14] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; counter[22] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; counter[22] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; counter[0]  ; temp        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; counter[22] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; counter[22] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 308.64 MHz ( period = 3.240 ns )                    ; counter[0]  ; counter[6]  ; clk_in     ; clk_in   ; None                        ; None                      ; 3.025 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; counter[7]  ; counter[30] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.022 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; counter[28] ; counter[19] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 309.98 MHz ( period = 3.226 ns )                    ; counter[28] ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.011 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; counter[4]  ; counter[27] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; counter[2]  ; counter[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.018 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; counter[18] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; counter[18] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.009 ns                ;
; N/A                                     ; 310.37 MHz ( period = 3.222 ns )                    ; counter[18] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 310.46 MHz ( period = 3.221 ns )                    ; counter[18] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 310.66 MHz ( period = 3.219 ns )                    ; counter[2]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 312.11 MHz ( period = 3.204 ns )                    ; counter[16] ; counter[24] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; counter[19] ; counter[22] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; counter[5]  ; counter[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.978 ns                ;
; N/A                                     ; 313.19 MHz ( period = 3.193 ns )                    ; counter[19] ; counter[21] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 313.28 MHz ( period = 3.192 ns )                    ; counter[19] ; counter[20] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.978 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; counter[19] ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.977 ns                ;
; N/A                                     ; 313.58 MHz ( period = 3.189 ns )                    ; counter[6]  ; counter[26] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; 313.97 MHz ( period = 3.185 ns )                    ; counter[5]  ; counter[14] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 313.97 MHz ( period = 3.185 ns )                    ; counter[5]  ; counter[12] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; counter[5]  ; counter[27] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; counter[3]  ; counter[25] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; 314.37 MHz ( period = 3.181 ns )                    ; counter[3]  ; counter[18] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.975 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; counter[3]  ; counter[16] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; counter[24] ; counter[11] ; clk_in     ; clk_in   ; None                        ; None                      ; 2.963 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;             ;             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+------+---------+------------+
; Slack ; Required tco ; Actual tco ; From ; To      ; From Clock ;
+-------+--------------+------------+------+---------+------------+
; N/A   ; None         ; 8.133 ns   ; temp ; clk_out ; clk_in     ;
+-------+--------------+------------+------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 08 13:00:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock_hz -c clock_hz --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 223.21 MHz between source register "counter[0]" and destination register "counter[24]" (period= 4.48 ns)
    Info: + Longest register to register delay is 4.265 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y27_N25; Fanout = 3; REG Node = 'counter[0]'
        Info: 2: + IC(0.493 ns) + CELL(0.393 ns) = 0.886 ns; Loc. = LCCOMB_X56_Y27_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.957 ns; Loc. = LCCOMB_X56_Y27_N2; Fanout = 2; COMB Node = 'Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.028 ns; Loc. = LCCOMB_X56_Y27_N4; Fanout = 2; COMB Node = 'Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.099 ns; Loc. = LCCOMB_X56_Y27_N6; Fanout = 2; COMB Node = 'Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.170 ns; Loc. = LCCOMB_X56_Y27_N8; Fanout = 2; COMB Node = 'Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.241 ns; Loc. = LCCOMB_X56_Y27_N10; Fanout = 2; COMB Node = 'Add0~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.312 ns; Loc. = LCCOMB_X56_Y27_N12; Fanout = 2; COMB Node = 'Add0~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.471 ns; Loc. = LCCOMB_X56_Y27_N14; Fanout = 2; COMB Node = 'Add0~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.542 ns; Loc. = LCCOMB_X56_Y27_N16; Fanout = 2; COMB Node = 'Add0~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.613 ns; Loc. = LCCOMB_X56_Y27_N18; Fanout = 2; COMB Node = 'Add0~19'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.684 ns; Loc. = LCCOMB_X56_Y27_N20; Fanout = 2; COMB Node = 'Add0~21'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.755 ns; Loc. = LCCOMB_X56_Y27_N22; Fanout = 2; COMB Node = 'Add0~23'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.826 ns; Loc. = LCCOMB_X56_Y27_N24; Fanout = 2; COMB Node = 'Add0~25'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.897 ns; Loc. = LCCOMB_X56_Y27_N26; Fanout = 2; COMB Node = 'Add0~27'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.968 ns; Loc. = LCCOMB_X56_Y27_N28; Fanout = 2; COMB Node = 'Add0~29'
        Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.114 ns; Loc. = LCCOMB_X56_Y27_N30; Fanout = 2; COMB Node = 'Add0~31'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.185 ns; Loc. = LCCOMB_X56_Y26_N0; Fanout = 2; COMB Node = 'Add0~33'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.256 ns; Loc. = LCCOMB_X56_Y26_N2; Fanout = 2; COMB Node = 'Add0~35'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.327 ns; Loc. = LCCOMB_X56_Y26_N4; Fanout = 2; COMB Node = 'Add0~37'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.398 ns; Loc. = LCCOMB_X56_Y26_N6; Fanout = 2; COMB Node = 'Add0~39'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.469 ns; Loc. = LCCOMB_X56_Y26_N8; Fanout = 2; COMB Node = 'Add0~41'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.540 ns; Loc. = LCCOMB_X56_Y26_N10; Fanout = 2; COMB Node = 'Add0~43'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.611 ns; Loc. = LCCOMB_X56_Y26_N12; Fanout = 2; COMB Node = 'Add0~45'
        Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.770 ns; Loc. = LCCOMB_X56_Y26_N14; Fanout = 2; COMB Node = 'Add0~47'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.180 ns; Loc. = LCCOMB_X56_Y26_N16; Fanout = 1; COMB Node = 'Add0~48'
        Info: 27: + IC(0.726 ns) + CELL(0.275 ns) = 4.181 ns; Loc. = LCCOMB_X55_Y27_N12; Fanout = 1; COMB Node = 'counter~11'
        Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.265 ns; Loc. = LCFF_X55_Y27_N13; Fanout = 3; REG Node = 'counter[24]'
        Info: Total cell delay = 3.046 ns ( 71.42 % )
        Info: Total interconnect delay = 1.219 ns ( 28.58 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 2.646 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X55_Y27_N13; Fanout = 3; REG Node = 'counter[24]'
            Info: Total cell delay = 1.536 ns ( 58.05 % )
            Info: Total interconnect delay = 1.110 ns ( 41.95 % )
        Info: - Longest clock path from clock "clk_in" to source register is 2.647 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_in'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk_in~clkctrl'
            Info: 3: + IC(0.993 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X57_Y27_N25; Fanout = 3; REG Node = 'counter[0]'
            Info: Total cell delay = 1.536 ns ( 58.03 % )
            Info: Total interconnect delay = 1.111 ns ( 41.97 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk_in" to destination pin "clk_out" through register "temp" is 8.133 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.646 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X55_Y27_N9; Fanout = 2; REG Node = 'temp'
        Info: Total cell delay = 1.536 ns ( 58.05 % )
        Info: Total interconnect delay = 1.110 ns ( 41.95 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.237 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y27_N9; Fanout = 2; REG Node = 'temp'
        Info: 2: + IC(2.419 ns) + CELL(2.818 ns) = 5.237 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'clk_out'
        Info: Total cell delay = 2.818 ns ( 53.81 % )
        Info: Total interconnect delay = 2.419 ns ( 46.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Tue May 08 13:00:35 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


