{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1638925756368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1638925756369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 19:09:16 2021 " "Processing started: Tue Dec 07 19:09:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1638925756369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1638925756369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_TEST -c VGA_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_TEST -c VGA_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1638925756369 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1638925756727 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "PLL.qsys " "Elaborating Qsys system entity \"PLL.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1638925756789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:17 Progress: Loading PLL/PLL.qsys " "2021.12.07.19:09:17 Progress: Loading PLL/PLL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925757853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:18 Progress: Reading input file " "2021.12.07.19:09:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925758098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:18 Progress: Adding altpll_0 \[altpll 12.1\] " "2021.12.07.19:09:18 Progress: Adding altpll_0 \[altpll 12.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925758240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:18 Progress: Parameterizing module altpll_0 " "2021.12.07.19:09:18 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925758515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:18 Progress: Building connections " "2021.12.07.19:09:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925758519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:18 Progress: Parameterizing connections " "2021.12.07.19:09:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925758519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:18 Progress: Validating " "2021.12.07.19:09:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925758521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.07.19:09:18 Progress: Done reading input file " "2021.12.07.19:09:18 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925758636 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638925758710 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "PLL.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638925758710 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "PLL.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638925758710 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "PLL.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "" 0 -1 1638925758710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH " "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925759147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections " "Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925759243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925759247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925759249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925759250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"PLL\" instantiated altpll \"altpll_0\" " "Altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925761489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Done PLL\" with 2 modules, 2 files, 12181 bytes " "PLL: Done PLL\" with 2 modules, 2 files, 12181 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "" 0 -1 1638925761489 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "PLL.qsys " "Finished elaborating Qsys system entity \"PLL.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "" 0 -1 1638925762157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pcg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl " "Found design unit 1: ctrl" {  } { { "PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/PCG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638925762526 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl-body " "Found design unit 2: ctrl-body" {  } { { "PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/PCG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638925762526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638925762526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_TEST-MAIN " "Found design unit 1: VGA_TEST-MAIN" {  } { { "VGA_TEST.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/VGA_TEST.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638925762529 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_TEST " "Found entity 1: VGA_TEST" {  } { { "VGA_TEST.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/VGA_TEST.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925762529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638925762529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/SYNC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1638925762531 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/SYNC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925762531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638925762531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "db/ip/PLL/PLL.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/PLL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925762539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638925762539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/submodules/PLL_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925762550 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/submodules/PLL_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925762550 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_bva2 " "Found entity 3: PLL_altpll_0_altpll_bva2" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/submodules/PLL_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925762550 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/submodules/PLL_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925762550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638925762550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_TEST " "Elaborating entity \"VGA_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1638925762599 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET VGA_TEST.vhd(28) " "VHDL Signal Declaration warning at VGA_TEST.vhd(28): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_TEST.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/VGA_TEST.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1638925762600 "|VGA_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C " "Elaborating entity \"PLL\" for hierarchy \"PLL:C\"" {  } { { "VGA_TEST.vhd" "C" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/VGA_TEST.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638925762601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 PLL:C\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\"" {  } { { "db/ip/PLL/PLL.v" "altpll_0" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/PLL.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638925762613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "stdsync2" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/submodules/PLL_altpll_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638925762615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "dffpipe3" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/submodules/PLL_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638925762616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_bva2 PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_bva2\" for hierarchy \"PLL:C\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_bva2:sd1\"" {  } { { "db/ip/PLL/submodules/PLL_altpll_0.v" "sd1" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/ip/PLL/submodules/PLL_altpll_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638925762617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA_TEST.vhd" "C1" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/VGA_TEST.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1638925762619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RGB SYNC.vhd(36) " "Verilog HDL or VHDL warning at SYNC.vhd(36): object \"RGB\" assigned a value but never read" {  } { { "SYNC.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/SYNC.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1638925762620 "|VGA_TEST|SYNC:C1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SYNC:C1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYNC:C1\|Mult0\"" {  } { { "PCG.vhd" "Mult0" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/PCG.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1638925762957 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SYNC:C1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SYNC:C1\|Mult1\"" {  } { { "PCG.vhd" "Mult1" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/PCG.vhd" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1638925762957 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1638925762957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SYNC:C1\|lpm_mult:Mult0\"" {  } { { "PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/PCG.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1638925763034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|lpm_mult:Mult0 " "Instantiated megafunction \"SYNC:C1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1638925763035 ""}  } { { "PCG.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/PCG.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1638925763035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1638925763096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1638925763096 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "VGA_TEST.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/VGA_TEST.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1638925763479 "|VGA_TEST|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "VGA_TEST.vhd" "" { Text "C:/Users/payan/Desktop/Arquitectura-de-Computadoras/Practicas/03/Ejercicio01/TarjetaEscuela/VGA_TEST.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1638925763479 "|VGA_TEST|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1638925763479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1638925763577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1638925763866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1638925763866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1638925763909 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1638925763909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1638925763909 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1638925763909 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1638925763909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1638925763909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1638925763935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 19:09:23 2021 " "Processing ended: Tue Dec 07 19:09:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1638925763935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1638925763935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1638925763935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1638925763935 ""}
