{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697060871886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697060871893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 14:47:51 2023 " "Processing started: Wed Oct 11 14:47:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697060871893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060871893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060871894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697060872360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697060872360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881550 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(16) " "Verilog HDL information at task2.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697060881552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1_tb " "Found entity 1: task1_tb" {  } { { "task1_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881553 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(39) " "Verilog HDL Expression warning at DE1_SoC.sv(39): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(40) " "Verilog HDL Expression warning at DE1_SoC.sv(40): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(41) " "Verilog HDL Expression warning at DE1_SoC.sv(41): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(42) " "Verilog HDL Expression warning at DE1_SoC.sv(42): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(43) " "Verilog HDL Expression warning at DE1_SoC.sv(43): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(44) " "Verilog HDL Expression warning at DE1_SoC.sv(44): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(45) " "Verilog HDL Expression warning at DE1_SoC.sv(45): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(46) " "Verilog HDL Expression warning at DE1_SoC.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(47) " "Verilog HDL Expression warning at DE1_SoC.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(48) " "Verilog HDL Expression warning at DE1_SoC.sv(48): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(49) " "Verilog HDL Expression warning at DE1_SoC.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(50) " "Verilog HDL Expression warning at DE1_SoC.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(51) " "Verilog HDL Expression warning at DE1_SoC.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(52) " "Verilog HDL Expression warning at DE1_SoC.sv(52): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(60) " "Verilog HDL Expression warning at DE1_SoC.sv(60): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(61) " "Verilog HDL Expression warning at DE1_SoC.sv(61): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(63) " "Verilog HDL Expression warning at DE1_SoC.sv(63): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(64) " "Verilog HDL Expression warning at DE1_SoC.sv(64): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(65) " "Verilog HDL Expression warning at DE1_SoC.sv(65): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(73) " "Verilog HDL Expression warning at DE1_SoC.sv(73): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(74) " "Verilog HDL Expression warning at DE1_SoC.sv(74): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(76) " "Verilog HDL Expression warning at DE1_SoC.sv(76): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(77) " "Verilog HDL Expression warning at DE1_SoC.sv(77): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(78) " "Verilog HDL Expression warning at DE1_SoC.sv(78): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC.sv(11) " "Verilog HDL Declaration information at DE1_SoC.sv(11): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881557 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" DE1_SoC_tb.sv(14) " "Verilog HDL syntax error at DE1_SoC_tb.sv(14) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE1_SoC_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_tb.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1697060881558 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC_tb DE1_SoC_tb.sv(3) " "Ignored design unit \"DE1_SoC_tb\" at DE1_SoC_tb.sv(3) due to previous errors" {  } { { "DE1_SoC_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_tb.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1697060881558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3port2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3port2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3port2 " "Found entity 1: ram32x3port2" {  } { { "ram32x3port2.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3port2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3_tb " "Found entity 1: task3_tb" {  } { { "task3_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(44) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(44): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(45) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(45): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(46) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(47) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(48) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(48): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(49) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(50) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(51) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(52) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(52): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(53) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(53): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(54) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(54): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(55) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(55): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(56) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(56): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(57) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(57): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(65) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(65): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(66) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(66): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(68) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(68): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(69) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(69): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(70) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(70): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(79) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(79): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(80) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(80): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(81) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(81): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(82) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(82): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(83) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(83): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(84) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(84): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(85) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(85): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(86) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(86): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(87) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(87): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(88) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(88): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881566 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(89) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(89): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(90) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(90): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(91) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(91): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(92) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(92): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(107) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(107): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(108) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(108): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(110) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(110): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(111) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(111): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(112) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(112): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoC_augment.sv(119) " "Verilog HDL information at DE1_SoC_augment.sv(119): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC_augment.sv(10) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(10): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697060881567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_augment " "Found entity 1: DE1_SoC_augment" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_augment.sv(20) " "Verilog HDL information at task2_augment.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "task2_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2_augment.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697060881569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2_augment " "Found entity 1: task2_augment" {  } { { "task2_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2_augment.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_single.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_single " "Found entity 1: dff_single" {  } { { "dff_single.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/dff_single.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_pair.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_pair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pair " "Found entity 1: dff_pair" {  } { { "dff_pair.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/dff_pair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697060881572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881613 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 63 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697060881688 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 11 14:48:01 2023 " "Processing ended: Wed Oct 11 14:48:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697060881688 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697060881688 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697060881688 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697060881688 ""}
