# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Top-level unit(s) detected:
# Entity => HT4
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0015: TestBench/ht4_TB.vhd : (51, 1): ';' expected.
# Error: COMP96_0019: TestBench/ht4_TB.vhd : (53, 1): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/ht4_TB.vhd : (53, 15): Design unit declaration expected.
# Error: COMP96_0018: TestBench/ht4_TB.vhd : (56, 8): Identifier expected.
# Error: COMP96_0016: TestBench/ht4_TB.vhd : (56, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0077: TestBench/ht4_TB.vhd : (41, 13): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: TestBench/ht4_TB.vhd : (43, 13): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0077: TestBench/ht4_TB.vhd : (45, 13): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (54, 6): Unknown architecture name used in configuration declaration.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0077: TestBench/ht4_TB.vhd : (41, 13): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (54, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0617: HT4.vhd : (49, 20): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0071: HT4.vhd : (61, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (61, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (62, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (62, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (66, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (66, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (67, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (67, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (71, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (71, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (72, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (72, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (76, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (76, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (77, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (77, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 17 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0617: HT4.vhd : (49, 20): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'STD_LOGIC_VECTOR'.
# Error: COMP96_0071: HT4.vhd : (62, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (62, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (66, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (66, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (67, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (67, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (71, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (71, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (72, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (72, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (76, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (76, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (77, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (77, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 15 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0617: HT4.vhd : (49, 20): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'STD_LOGIC_VECTOR'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0015: HT4.vhd : (49, 38): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0117: HT4.vhd : (39, 17): Array type for "temp" is not constrained.
# Error: COMP96_0077: HT4.vhd : (60, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (65, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (70, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (75, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0015: HT4.vhd : (49, 21): '<=' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0117: HT4.vhd : (39, 17): Array type for "temp" is not constrained.
# Error: COMP96_0077: HT4.vhd : (60, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (65, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (70, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (75, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0149: HT4.vhd : (49, 36): Explicit type conversions are allowed between closely related types only.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0117: HT4.vhd : (39, 17): Array type for "temp" is not constrained.
# Error: COMP96_0077: HT4.vhd : (65, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (70, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (75, 21): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0077: HT4.vhd : (60, 23): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (65, 23): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (70, 23): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: HT4.vhd : (75, 23): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0015: TestBench/ht4_TB.vhd : (46, 1): ';' expected.
# Error: COMP96_0019: TestBench/ht4_TB.vhd : (48, 1): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/ht4_TB.vhd : (48, 15): Design unit declaration expected.
# Error: COMP96_0018: TestBench/ht4_TB.vhd : (51, 8): Identifier expected.
# Error: COMP96_0016: TestBench/ht4_TB.vhd : (51, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (20, 17): Array type for "input" is not constrained.
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (24, 18): Array type for "output" is not constrained.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (20, 17): Array type for "input" is not constrained.
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (24, 18): Array type for "output" is not constrained.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (20, 17): Array type for "input" is not constrained.
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (24, 18): Array type for "output" is not constrained.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "HT4" of Entity "ht4_tb"
# Error: COMP96_0111: TestBench/ht4_TB.vhd : (46, 5): Labels do not match.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "HT4" of Entity "ht4_tb"
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (20, 17): Array type for "input" is not constrained.
# Error: COMP96_0117: TestBench/ht4_TB.vhd : (24, 18): Array type for "output" is not constrained.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0367: HT4.vhd : (60, 23): Improper array length (1). Expected length is 16.
# Warning: COMP96_0421: HT4.vhd : (61, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (62, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (65, 23): Improper array length (1). Expected length is 16.
# Warning: COMP96_0421: HT4.vhd : (66, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (67, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (70, 23): Improper array length (1). Expected length is 16.
# Warning: COMP96_0421: HT4.vhd : (71, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (72, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (75, 23): Improper array length (1). Expected length is 16.
# Warning: COMP96_0421: HT4.vhd : (76, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (77, 11): Array comparison is always FALSE.
# Compile failure 4 Errors 8 Warnings  Analysis time :  16.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0077: HT4.vhd : (60, 23): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Warning: COMP96_0421: HT4.vhd : (61, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (62, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (65, 23): Improper array length (1). Expected length is 16.
# Warning: COMP96_0421: HT4.vhd : (66, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (67, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (70, 23): Improper array length (1). Expected length is 16.
# Warning: COMP96_0421: HT4.vhd : (71, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (72, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (75, 23): Improper array length (1). Expected length is 16.
# Warning: COMP96_0421: HT4.vhd : (76, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (77, 11): Array comparison is always FALSE.
# Compile failure 4 Errors 8 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0077: HT4.vhd : (60, 23): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Warning: COMP96_0421: HT4.vhd : (61, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (62, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (65, 23): Improper array length (1). Expected length is 8.
# Warning: COMP96_0421: HT4.vhd : (66, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (67, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (70, 23): Improper array length (1). Expected length is 8.
# Warning: COMP96_0421: HT4.vhd : (71, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (72, 11): Array comparison is always FALSE.
# Error: COMP96_0367: HT4.vhd : (75, 23): Improper array length (1). Expected length is 8.
# Warning: COMP96_0421: HT4.vhd : (76, 17): Array comparison is always FALSE.
# Warning: COMP96_0421: HT4.vhd : (77, 11): Array comparison is always FALSE.
# Compile failure 4 Errors 8 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Error: COMP96_0071: HT4.vhd : (61, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (61, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (62, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (62, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (66, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (66, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (67, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (67, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: HT4.vhd : (70, 23): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0071: HT4.vhd : (71, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (71, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (72, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (72, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: HT4.vhd : (75, 23): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0071: HT4.vhd : (76, 23): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (76, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: HT4.vhd : (77, 19): Operator "=" is not defined for such operands.
# Error: COMP96_0077: HT4.vhd : (77, 10): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 18 Errors 0 Warnings  Analysis time :  0.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ht4' of entity `HT4.ht4' is not up-to-date. Please recompile file `E:\_Project\HamTaraahi\HT4/src/HT4.vhd'.
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0077: TestBench/ht4_TB.vhd : (41, 11): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0077: TestBench/ht4_TB.vhd : (41, 11): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0077: TestBench/ht4_TB.vhd : (41, 11): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Error: COMP96_0209: TestBench/ht4_TB.vhd : (49, 6): Unknown architecture name used in configuration declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  8:55 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:02 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:05 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 100 ns
# KERNEL: stopped at time: 100 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:08 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:15 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:17 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Error: COMP96_0078: TestBench/ht4_TB.vhd : (69, 26): Unknown identifier "clk".
# Error: COMP96_0133: TestBench/ht4_TB.vhd : (69, 26): Cannot find object declaration.
# Error: COMP96_0104: TestBench/ht4_TB.vhd : (69, 26): Undefined type of expression.
# Error: COMP96_0152: TestBench/ht4_TB.vhd : (69, 26): Formal "s" of class signal must be associated with a signal.
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:18 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5864 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:19 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/HT4.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:30 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
# 3 object(s) traced.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:34 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:35 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
run 50ns
# KERNEL: stopped at time: 50 ns
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:36 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:37 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:37 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:38 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6430 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:39 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  9:42 PM, Sunday, April 24, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
run 50ns
# KERNEL: stopped at time: 50 ns
acom -O3 -e 100 -work HT4 -2002  $dsn/src/TestBench/ht4_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
SetActiveLib -work
comp -include "$dsn\src\HT4.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/HT4.vhd
# Compile Entity "HT4"
# Compile Architecture "HT4" of Entity "HT4"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp -include "$dsn\src\TestBench\ht4_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:/_Project/HamTaraahi/HT4/src/TestBench/ht4_TB.vhd
# Compile Entity "ht4_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ht4_tb"
# Compile Configuration "TESTBENCH_FOR_ht4"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim +access +r TESTBENCH_FOR_ht4 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6429 kB (elbread=427 elab2=5863 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location E:\_Project\HamTaraahi\HT4\src\wave.asdb
#  10:03 PM, Sunday, April 24, 2022
#  Simulation has been initialized
wave 
wave -noreg input
wave -noreg reset
wave -noreg clock
wave -noreg output
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\ht4_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_ht4 
# 4 object(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/wave.asdb'.
# 4 object(s) traced.
run 50ns
# KERNEL: stopped at time: 50 ns
# Waveform file 'E:/_Project/HamTaraahi/HT4/src/untitled.awc' connected to 'E:/_Project/HamTaraahi/HT4/src/untitled.asdb'.
# Adding file E:\_Project\HamTaraahi\HT4\src\untitled.asdb ... Done
# Adding file E:\_Project\HamTaraahi\HT4\src\untitled.awc ... Done
