(pcb "/Users/ben/Library/Mobile Documents/com~apple~CloudDocs/PCBs/spork-8/Clock/Clock.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  131064 -93980  31496 -93980  31496 -34036  131064 -34036
            131064 -93980)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U2 111252 -68072 front 0 (PN 74LS32))
      (place U1 98552 -68072 front 0 (PN 74LS02))
      (place U6 74168 -79756 front 90 (PN 74LS32))
      (place U4 74168 -67056 front 90 (PN 74LS08))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW3 115824 -48768 front 0 (PN SW_Push))
      (place SW2 105664 -48768 front 0 (PN SW_Push))
      (place SW1 95504 -48768 front 0 (PN SW_Push))
      (place SW4 59436 -42164 front 0 (PN SW_Push))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R3 115824 -57912 front 0 (PN 100k))
      (place R2 105156 -57912 front 0 (PN 100k))
      (place R1 94488 -57912 front 0 (PN 100k))
      (place R7 58928 -37592 front 0 (PN 1M))
      (place R6 45720 -37592 front 270 (PN 1k))
      (place R5 45720 -83312 front 90 (PN 1k))
      (place R4 55880 -64008 front 0 (PN 1k))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C8 117856 -65024 front 180 (PN 0.1uF))
      (place C6 71120 -73152 front 270 (PN 0.1uF))
      (place C5 71120 -60960 front 270 (PN 0.1uF))
      (place C3 50292 -50800 front 0 (PN 0.01uF))
      (place C2 56896 -67564 front 0 (PN 1uF))
      (place C1 56896 -70612 front 0 (PN 0.01uF))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (place C7 105156 -65024 front 180 (PN 0.1uF))
      (place C4 50292 -48260 front 0 (PN 0.1uF))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X1 73152 -46736 front 0 (PN "ACO-xxxMHz"))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U7 48768 -37592 front 0 (PN LM555xN))
      (place U5 45212 -62484 front 0 (PN LM555xN))
    )
    (component Potentiometer_THT:Potentiometer_Alps_RK09Y11_Single_Horizontal
      (place RV1 50800 -81788 front 0 (PN 100k))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 40132 -65532 front 270 (PN 1k))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Horizontal
      (place J2 35560 -83058 front 180 (PN Conn_01x16))
      (place J1 127000 -44958 front 0 (PN Conn_01x16))
    )
    (component LED_THT:LED_D3.0mm_Clear
      (place D7 71628 -87884 front 0 (PN LED))
    )
    (component LED_THT:LED_D3.0mm_Clear::1
      (place D6 45212 -55880 front 0 (PN LED))
      (place D5 117856 -41656 front 0 (PN LED))
      (place D4 45212 -87884 front 0 (PN LED))
      (place D3 107696 -41656 front 0 (PN LED))
      (place D2 71628 -52832 front 0 (PN LED))
      (place D1 97536 -41656 front 0 (PN LED))
    )
  )
  (library
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Potentiometer_THT:Potentiometer_Alps_RK09Y11_Single_Horizontal
      (outline (path signal 100  -1950 7250  -1950 -2250))
      (outline (path signal 100  -1950 -2250  3450 -2250))
      (outline (path signal 100  3450 -2250  3450 7250))
      (outline (path signal 100  3450 7250  -1950 7250))
      (outline (path signal 100  3450 6000  3450 -1000))
      (outline (path signal 100  3450 -1000  8450 -1000))
      (outline (path signal 100  8450 -1000  8450 6000))
      (outline (path signal 100  8450 6000  3450 6000))
      (outline (path signal 100  8450 5000  8450 0))
      (outline (path signal 100  8450 0  15450 0))
      (outline (path signal 100  15450 0  15450 5000))
      (outline (path signal 100  15450 5000  8450 5000))
      (outline (path signal 120  -2071 7370  3570 7370))
      (outline (path signal 120  -2071 -2370  3570 -2370))
      (outline (path signal 120  -2071 7370  -2071 -2370))
      (outline (path signal 120  3570 7370  3570 -2370))
      (outline (path signal 120  3570 6120  8570 6120))
      (outline (path signal 120  3570 -1120  8570 -1120))
      (outline (path signal 120  3570 6120  3570 -1120))
      (outline (path signal 120  8570 6120  8570 -1120))
      (outline (path signal 120  8570 5120  15570 5120))
      (outline (path signal 120  8570 -120  15570 -120))
      (outline (path signal 120  8570 5120  8570 -120))
      (outline (path signal 120  15570 5120  15570 -120))
      (outline (path signal 50  -2200 7500  -2200 -2500))
      (outline (path signal 50  -2200 -2500  15700 -2500))
      (outline (path signal 50  15700 -2500  15700 7500))
      (outline (path signal 50  15700 7500  -2200 7500))
      (pin Round[A]Pad_1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 0 2500)
      (pin Round[A]Pad_1800_um 3 0 5000)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Horizontal
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -39370))
      (outline (path signal 100  4040 -39370  1500 -39370))
      (outline (path signal 100  1500 -39370  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 100  -320 -14920  1500 -14920))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  1500 -15560))
      (outline (path signal 100  4040 -14920  10040 -14920))
      (outline (path signal 100  10040 -14920  10040 -15560))
      (outline (path signal 100  4040 -15560  10040 -15560))
      (outline (path signal 100  -320 -17460  1500 -17460))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  1500 -18100))
      (outline (path signal 100  4040 -17460  10040 -17460))
      (outline (path signal 100  10040 -17460  10040 -18100))
      (outline (path signal 100  4040 -18100  10040 -18100))
      (outline (path signal 100  -320 -20000  1500 -20000))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20640  1500 -20640))
      (outline (path signal 100  4040 -20000  10040 -20000))
      (outline (path signal 100  10040 -20000  10040 -20640))
      (outline (path signal 100  4040 -20640  10040 -20640))
      (outline (path signal 100  -320 -22540  1500 -22540))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -23180  1500 -23180))
      (outline (path signal 100  4040 -22540  10040 -22540))
      (outline (path signal 100  10040 -22540  10040 -23180))
      (outline (path signal 100  4040 -23180  10040 -23180))
      (outline (path signal 100  -320 -25080  1500 -25080))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25720  1500 -25720))
      (outline (path signal 100  4040 -25080  10040 -25080))
      (outline (path signal 100  10040 -25080  10040 -25720))
      (outline (path signal 100  4040 -25720  10040 -25720))
      (outline (path signal 100  -320 -27620  1500 -27620))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  1500 -28260))
      (outline (path signal 100  4040 -27620  10040 -27620))
      (outline (path signal 100  10040 -27620  10040 -28260))
      (outline (path signal 100  4040 -28260  10040 -28260))
      (outline (path signal 100  -320 -30160  1500 -30160))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30800  1500 -30800))
      (outline (path signal 100  4040 -30160  10040 -30160))
      (outline (path signal 100  10040 -30160  10040 -30800))
      (outline (path signal 100  4040 -30800  10040 -30800))
      (outline (path signal 100  -320 -32700  1500 -32700))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -33340  1500 -33340))
      (outline (path signal 100  4040 -32700  10040 -32700))
      (outline (path signal 100  10040 -32700  10040 -33340))
      (outline (path signal 100  4040 -33340  10040 -33340))
      (outline (path signal 100  -320 -35240  1500 -35240))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35880  1500 -35880))
      (outline (path signal 100  4040 -35240  10040 -35240))
      (outline (path signal 100  10040 -35240  10040 -35880))
      (outline (path signal 100  4040 -35880  10040 -35880))
      (outline (path signal 100  -320 -37780  1500 -37780))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -38420  1500 -38420))
      (outline (path signal 100  4040 -37780  10040 -37780))
      (outline (path signal 100  10040 -37780  10040 -38420))
      (outline (path signal 100  4040 -38420  10040 -38420))
      (outline (path signal 120  1440 1330  1440 -39430))
      (outline (path signal 120  1440 -39430  4100 -39430))
      (outline (path signal 120  4100 -39430  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  1440 -13970  4100 -13970))
      (outline (path signal 120  4100 -14860  10100 -14860))
      (outline (path signal 120  10100 -14860  10100 -15620))
      (outline (path signal 120  10100 -15620  4100 -15620))
      (outline (path signal 120  1042.93 -14860  1440 -14860))
      (outline (path signal 120  1042.93 -15620  1440 -15620))
      (outline (path signal 120  1440 -16510  4100 -16510))
      (outline (path signal 120  4100 -17400  10100 -17400))
      (outline (path signal 120  10100 -17400  10100 -18160))
      (outline (path signal 120  10100 -18160  4100 -18160))
      (outline (path signal 120  1042.93 -17400  1440 -17400))
      (outline (path signal 120  1042.93 -18160  1440 -18160))
      (outline (path signal 120  1440 -19050  4100 -19050))
      (outline (path signal 120  4100 -19940  10100 -19940))
      (outline (path signal 120  10100 -19940  10100 -20700))
      (outline (path signal 120  10100 -20700  4100 -20700))
      (outline (path signal 120  1042.93 -19940  1440 -19940))
      (outline (path signal 120  1042.93 -20700  1440 -20700))
      (outline (path signal 120  1440 -21590  4100 -21590))
      (outline (path signal 120  4100 -22480  10100 -22480))
      (outline (path signal 120  10100 -22480  10100 -23240))
      (outline (path signal 120  10100 -23240  4100 -23240))
      (outline (path signal 120  1042.93 -22480  1440 -22480))
      (outline (path signal 120  1042.93 -23240  1440 -23240))
      (outline (path signal 120  1440 -24130  4100 -24130))
      (outline (path signal 120  4100 -25020  10100 -25020))
      (outline (path signal 120  10100 -25020  10100 -25780))
      (outline (path signal 120  10100 -25780  4100 -25780))
      (outline (path signal 120  1042.93 -25020  1440 -25020))
      (outline (path signal 120  1042.93 -25780  1440 -25780))
      (outline (path signal 120  1440 -26670  4100 -26670))
      (outline (path signal 120  4100 -27560  10100 -27560))
      (outline (path signal 120  10100 -27560  10100 -28320))
      (outline (path signal 120  10100 -28320  4100 -28320))
      (outline (path signal 120  1042.93 -27560  1440 -27560))
      (outline (path signal 120  1042.93 -28320  1440 -28320))
      (outline (path signal 120  1440 -29210  4100 -29210))
      (outline (path signal 120  4100 -30100  10100 -30100))
      (outline (path signal 120  10100 -30100  10100 -30860))
      (outline (path signal 120  10100 -30860  4100 -30860))
      (outline (path signal 120  1042.93 -30100  1440 -30100))
      (outline (path signal 120  1042.93 -30860  1440 -30860))
      (outline (path signal 120  1440 -31750  4100 -31750))
      (outline (path signal 120  4100 -32640  10100 -32640))
      (outline (path signal 120  10100 -32640  10100 -33400))
      (outline (path signal 120  10100 -33400  4100 -33400))
      (outline (path signal 120  1042.93 -32640  1440 -32640))
      (outline (path signal 120  1042.93 -33400  1440 -33400))
      (outline (path signal 120  1440 -34290  4100 -34290))
      (outline (path signal 120  4100 -35180  10100 -35180))
      (outline (path signal 120  10100 -35180  10100 -35940))
      (outline (path signal 120  10100 -35940  4100 -35940))
      (outline (path signal 120  1042.93 -35180  1440 -35180))
      (outline (path signal 120  1042.93 -35940  1440 -35940))
      (outline (path signal 120  1440 -36830  4100 -36830))
      (outline (path signal 120  4100 -37720  10100 -37720))
      (outline (path signal 120  10100 -37720  10100 -38480))
      (outline (path signal 120  10100 -38480  4100 -38480))
      (outline (path signal 120  1042.93 -37720  1440 -37720))
      (outline (path signal 120  1042.93 -38480  1440 -38480))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 50  -1800 -39900  10550 -39900))
      (outline (path signal 50  10550 -39900  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm_Clear
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D3.0mm_Clear::1
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U2-7 U1-7 R3-1 R2-1 R1-1 C8-2 C7-2 C6-2 C5-2 X1-7 U7-1 U6-7 U5-1 U4-7
        SW4-1 SW4-1@1 RN1-1 J2-16 J1-1 C4-2 C3-2 C2-2 C1-2)
    )
    (net "Net-(C1-Pad1)"
      (pins U5-5 C1-1)
    )
    (net "Net-(C2-Pad1)"
      (pins U5-6 U5-2 RV1-1 C2-1)
    )
    (net "Net-(C3-Pad1)"
      (pins U7-5 C3-1)
    )
    (net "Net-(C4-Pad1)"
      (pins U7-7 U7-6 R7-1 C4-1)
    )
    (net "Net-(D1-Pad2)"
      (pins U2-3 U1-5 U1-8 U4-1 D1-2)
    )
    (net "Net-(D1-Pad1)"
      (pins RN1-9 D1-1)
    )
    (net "Net-(D2-Pad2)"
      (pins X1-8 U4-2 D2-2)
    )
    (net "Net-(D2-Pad1)"
      (pins RN1-8 D2-1)
    )
    (net "Net-(D3-Pad2)"
      (pins U2-6 U1-9 U1-2 U4-4 D3-2)
    )
    (net "Net-(D3-Pad1)"
      (pins RN1-7 D3-1)
    )
    (net "Net-(D4-Pad2)"
      (pins U5-3 U4-5 D4-2)
    )
    (net "Net-(D4-Pad1)"
      (pins RN1-6 D4-1)
    )
    (net "Net-(D5-Pad2)"
      (pins U2-8 U1-6 U1-3 U4-9 D5-2)
    )
    (net "Net-(D5-Pad1)"
      (pins RN1-5 D5-1)
    )
    (net "Net-(D6-Pad2)"
      (pins U7-3 U4-10 D6-2)
    )
    (net "Net-(D6-Pad1)"
      (pins RN1-4 D6-1)
    )
    (net CLOCK
      (pins U6-6 J2-13 J1-4 D7-2)
    )
    (net "Net-(D7-Pad1)"
      (pins RN1-3 D7-1)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14)
    )
    (net "Net-(J1-Pad13)"
      (pins J1-13)
    )
    (net "Net-(J1-Pad12)"
      (pins J1-12)
    )
    (net "Net-(J1-Pad11)"
      (pins J1-11)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net RESET
      (pins U2-12 J2-14 J1-3)
    )
    (net VCC
      (pins U2-14 U1-14 SW3-1 SW3-1@1 SW2-1 SW2-1@1 SW1-1 SW1-1@1 C8-1 C7-1 C6-1 C5-1
        X1-14 U7-8 U7-4 U6-14 U5-8 U5-4 U4-14 R7-2 R6-2 R4-2 J2-15 J1-2)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11)
    )
    (net "Net-(J2-Pad10)"
      (pins J2-10)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8)
    )
    (net "Net-(J2-Pad7)"
      (pins J2-7)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5)
    )
    (net "Net-(J2-Pad4)"
      (pins J2-4)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(R1-Pad2)"
      (pins U2-1 SW1-2 SW1-2@1 R1-2)
    )
    (net "Net-(R2-Pad2)"
      (pins U2-4 SW2-2 SW2-2@1 R2-2)
    )
    (net "Net-(R3-Pad2)"
      (pins U2-13 SW3-2 SW3-2@1 R3-2)
    )
    (net "Net-(R4-Pad1)"
      (pins U5-7 R5-2 R4-1)
    )
    (net "Net-(R5-Pad1)"
      (pins RV1-2 R5-1)
    )
    (net "Net-(R6-Pad1)"
      (pins U7-2 SW4-2 SW4-2@1 R6-1)
    )
    (net "Net-(RV1-Pad3)"
      (pins RV1-3)
    )
    (net "Net-(U1-Pad10)"
      (pins U2-10 U1-10)
    )
    (net "Net-(U4-Pad6)"
      (pins U6-2 U4-6)
    )
    (net "Net-(U4-Pad3)"
      (pins U6-1 U4-3)
    )
    (net "Net-(U4-Pad8)"
      (pins U6-5 U4-8)
    )
    (net "Net-(U6-Pad3)"
      (pins U6-4 U6-3)
    )
    (net "Net-(X1-Pad1)"
      (pins X1-1)
    )
    (net GND_1k
      (pins U1-12 U1-11 U6-13 U6-12 U6-10 U6-9 U4-13 U4-12 RN1-2)
    )
    (net "Net-(U1-Pad13)"
      (pins U1-13)
    )
    (net "Net-(U1-Pad4)"
      (pins U2-5 U1-4)
    )
    (net "Net-(U1-Pad1)"
      (pins U2-2 U1-1)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (net "Net-(U6-Pad11)"
      (pins U6-11)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11 U2-9)
    )
    (class kicad_default "" CLOCK GND GND_1k "Net-(C1-Pad1)" "Net-(C2-Pad1)"
      "Net-(C3-Pad1)" "Net-(C4-Pad1)" "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)"
      "Net-(D2-Pad2)" "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(D4-Pad1)" "Net-(D4-Pad2)"
      "Net-(D5-Pad1)" "Net-(D5-Pad2)" "Net-(D6-Pad1)" "Net-(D6-Pad2)" "Net-(D7-Pad1)"
      "Net-(J1-Pad10)" "Net-(J1-Pad11)" "Net-(J1-Pad12)" "Net-(J1-Pad13)"
      "Net-(J1-Pad14)" "Net-(J1-Pad15)" "Net-(J1-Pad16)" "Net-(J1-Pad5)" "Net-(J1-Pad6)"
      "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J1-Pad9)" "Net-(J2-Pad1)" "Net-(J2-Pad10)"
      "Net-(J2-Pad11)" "Net-(J2-Pad12)" "Net-(J2-Pad2)" "Net-(J2-Pad3)" "Net-(J2-Pad4)"
      "Net-(J2-Pad5)" "Net-(J2-Pad6)" "Net-(J2-Pad7)" "Net-(J2-Pad8)" "Net-(J2-Pad9)"
      "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(R3-Pad2)" "Net-(R4-Pad1)" "Net-(R5-Pad1)"
      "Net-(R6-Pad1)" "Net-(RN1-Pad2)" "Net-(RV1-Pad3)" "Net-(U1-Pad1)" "Net-(U1-Pad10)"
      "Net-(U1-Pad13)" "Net-(U1-Pad14)" "Net-(U1-Pad3)" "Net-(U1-Pad4)" "Net-(U1-Pad8)"
      "Net-(U2-Pad1)" "Net-(U2-Pad11)" "Net-(U2-Pad14)" "Net-(U2-Pad3)" "Net-(U4-Pad11)"
      "Net-(U4-Pad3)" "Net-(U4-Pad6)" "Net-(U4-Pad8)" "Net-(U6-Pad11)" "Net-(U6-Pad3)"
      "Net-(U6-Pad8)" "Net-(X1-Pad1)" RESET VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
