m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA_Software/ModelSiim_SE_10_5/examples
T_opt
!s110 1731548523
VTJIkb9^o5eAR<0j2DoiHi3
04 6 4 work tb_lsd fast 0
=2-38d57ae36083-6735556b-10f-29e4
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.5;63
R0
vlsd
Z2 !s110 1731548526
!i10b 1
!s100 Z80OhI0JhkKCBh]aOoCeU2
IGdneflP7H@IidNcDWNaYM3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 dD:/DATAFiles/QuartusII/class/202411140901/rtl
w1731548504
8D:/DATAFiles/QuartusII/class/202411140901/rtl/lsd.v
FD:/DATAFiles/QuartusII/class/202411140901/rtl/lsd.v
L0 1
Z5 OL;L;10.5;63
r1
!s85 0
31
Z6 !s108 1731548526.000000
!s107 D:/DATAFiles/QuartusII/class/202411140901/rtl/lsd.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/DATAFiles/QuartusII/class/202411140901/rtl/lsd.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_lsd
R2
!i10b 1
!s100 2mZ>d>VR4iH`^QO>l?WUC3
Im3a`T2]`glPSnjE:k`zX_0
R3
R4
w1731548448
8D:/DATAFiles/QuartusII/class/202411140901/rtl/tb_lsd.v
FD:/DATAFiles/QuartusII/class/202411140901/rtl/tb_lsd.v
L0 2
R5
r1
!s85 0
31
R6
!s107 D:/DATAFiles/QuartusII/class/202411140901/rtl/tb_lsd.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/DATAFiles/QuartusII/class/202411140901/rtl/tb_lsd.v|
!i113 0
R7
R1
