# compile vhdl design source files
vhdl xil_defaultlib  "../../../Hex2Segment_display.srcs/sources_1/imports/lab3/FullAdder_4Bit.vhd"
vhdl xil_defaultlib  "../../../Hex2Segment_display.srcs/sources_1/imports/lab3/hex_display.vhd"
vhdl xil_defaultlib  "../../../Hex2Segment_display.srcs/sources_1/new/Lab3.vhd"
vhdl xil_defaultlib  "../../../Hex2Segment_display.srcs/sim_1/imports/new/Lab3_tb.vhd"
vhdl xil_defaultlib  "../../../Hex2Segment_display.srcs/sim_1/imports/lab3/FullAdder_4Bit_tb.vhd"

# Do not sort compile order
nosort
