Analysis & Synthesis report for SFG05S
Sun Mar 12 20:17:09 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Source assignments for YM2148:C_2148|txmit:UART_TX|lpm_counter:no_bits_sent_rtl_0
  8. Source assignments for YM2148:C_2148|txmit:UART_TX|lpm_counter:clkdiv_rtl_1
  9. Source assignments for YM2148:C_2148|rcvr:UART_RX|lpm_counter:clkdiv_rtl_2
 10. Source assignments for YM2148:C_2148|rcvr:UART_RX|lpm_counter:no_bits_rcvd_rtl_3
 11. Parameter Settings for User Entity Instance: YM2148:C_2148|txmit:UART_TX
 12. Parameter Settings for User Entity Instance: YM2148:C_2148|rcvr:UART_RX
 13. Parameter Settings for Inferred Entity Instance: YM2148:C_2148|txmit:UART_TX|lpm_counter:no_bits_sent_rtl_0
 14. Parameter Settings for Inferred Entity Instance: YM2148:C_2148|txmit:UART_TX|lpm_counter:clkdiv_rtl_1
 15. Parameter Settings for Inferred Entity Instance: YM2148:C_2148|rcvr:UART_RX|lpm_counter:clkdiv_rtl_2
 16. Parameter Settings for Inferred Entity Instance: YM2148:C_2148|rcvr:UART_RX|lpm_counter:no_bits_rcvd_rtl_3
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Mar 12 20:17:09 2017    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; SFG05S                                   ;
; Top-level Entity Name       ; SFG05S                                   ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 135                                      ;
; Total pins                  ; 53                                       ;
+-----------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                     ;
+----------------------------------------------------------------+------------------+---------------+
; Option                                                         ; Setting          ; Default Value ;
+----------------------------------------------------------------+------------------+---------------+
; Device                                                         ; EPM7160STC100-10 ;               ;
; Top-level entity name                                          ; SFG05S           ; SFG05S        ;
; Family name                                                    ; MAX7000S         ; Stratix II    ;
; Use Generated Physical Constraints File                        ; Off              ;               ;
; Use smart compilation                                          ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off              ; Off           ;
; Preserve fewer node names                                      ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off              ; Off           ;
; Verilog Version                                                ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93           ; VHDL93        ;
; State Machine Processing                                       ; Auto             ; Auto          ;
; Safe State Machine                                             ; Off              ; Off           ;
; Extract Verilog State Machines                                 ; On               ; On            ;
; Extract VHDL State Machines                                    ; On               ; On            ;
; Ignore Verilog initial constructs                              ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On               ; On            ;
; Parallel Synthesis                                             ; Off              ; Off           ;
; NOT Gate Push-Back                                             ; On               ; On            ;
; Power-Up Don't Care                                            ; On               ; On            ;
; Remove Duplicate Registers                                     ; On               ; On            ;
; Ignore CARRY Buffers                                           ; Off              ; Off           ;
; Ignore CASCADE Buffers                                         ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off              ; Off           ;
; Ignore LCELL Buffers                                           ; Auto             ; Auto          ;
; Ignore SOFT Buffers                                            ; Off              ; Off           ;
; Limit AHDL Integers to 32 Bits                                 ; Off              ; Off           ;
; Optimization Technique                                         ; Speed            ; Speed         ;
; Allow XOR Gate Usage                                           ; On               ; On            ;
; Auto Logic Cell Insertion                                      ; On               ; On            ;
; Parallel Expander Chain Length                                 ; 4                ; 4             ;
; Auto Parallel Expanders                                        ; On               ; On            ;
; Auto Open-Drain Pins                                           ; On               ; On            ;
; Auto Resource Sharing                                          ; Off              ; Off           ;
; Maximum Fan-in Per Macrocell                                   ; 100              ; 100           ;
; Use LogicLock Constraints during Resource Balancing            ; On               ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off              ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On               ; On            ;
; HDL message level                                              ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100              ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100              ; 100           ;
; Block Design Naming                                            ; Auto             ; Auto          ;
; Synthesis Effort                                               ; Auto             ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On               ; On            ;
; Analysis & Synthesis Message Level                             ; Medium           ; Medium        ;
+----------------------------------------------------------------+------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                      ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+
; rcvr.vhd                         ; yes             ; User VHDL File  ; C:/altera/W/SFG05S/rcvr.vhd                                          ;
; txmit.vhd                        ; yes             ; User VHDL File  ; C:/altera/W/SFG05S/txmit.vhd                                         ;
; YM2148.vhd                       ; yes             ; User VHDL File  ; C:/altera/W/SFG05S/YM2148.vhd                                        ;
; SFG05S.vhd                       ; yes             ; User VHDL File  ; C:/altera/W/SFG05S/SFG05S.vhd                                        ;
; lpm_counter.tdf                  ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction    ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 135                  ;
; Total registers      ; 94                   ;
; I/O pins             ; 53                   ;
; Shareable expanders  ; 20                   ;
; Parallel expanders   ; 19                   ;
; Maximum fan-out node ; pSltAdr[7]           ;
; Maximum fan-out      ; 53                   ;
; Total fan-out        ; 1629                 ;
; Average fan-out      ; 7.83                 ;
+----------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                               ;
+-------------------------------------------+------------+------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Macrocells ; Pins ; Full Hierarchy Name                                                ; Library Name ;
+-------------------------------------------+------------+------+--------------------------------------------------------------------+--------------+
; |SFG05S                                   ; 135        ; 53   ; |SFG05S                                                            ; work         ;
;    |YM2148:C_2148|                        ; 131        ; 0    ; |SFG05S|YM2148:C_2148                                              ; work         ;
;       |rcvr:UART_RX|                      ; 41         ; 0    ; |SFG05S|YM2148:C_2148|rcvr:UART_RX                                 ; work         ;
;          |lpm_counter:clkdiv_rtl_2|       ; 7          ; 0    ; |SFG05S|YM2148:C_2148|rcvr:UART_RX|lpm_counter:clkdiv_rtl_2        ; work         ;
;          |lpm_counter:no_bits_rcvd_rtl_3| ; 4          ; 0    ; |SFG05S|YM2148:C_2148|rcvr:UART_RX|lpm_counter:no_bits_rcvd_rtl_3  ; work         ;
;       |txmit:UART_TX|                     ; 40         ; 0    ; |SFG05S|YM2148:C_2148|txmit:UART_TX                                ; work         ;
;          |lpm_counter:clkdiv_rtl_1|       ; 7          ; 0    ; |SFG05S|YM2148:C_2148|txmit:UART_TX|lpm_counter:clkdiv_rtl_1       ; work         ;
;          |lpm_counter:no_bits_sent_rtl_0| ; 4          ; 0    ; |SFG05S|YM2148:C_2148|txmit:UART_TX|lpm_counter:no_bits_sent_rtl_0 ; work         ;
+-------------------------------------------+------------+------+--------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------+
; Source assignments for YM2148:C_2148|txmit:UART_TX|lpm_counter:no_bits_sent_rtl_0 ;
+---------------------------+-------+------+----------------------------------------+
; Assignment                ; Value ; From ; To                                     ;
+---------------------------+-------+------+----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                      ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                      ;
+---------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for YM2148:C_2148|txmit:UART_TX|lpm_counter:clkdiv_rtl_1 ;
+---------------------------+-------+------+----------------------------------+
; Assignment                ; Value ; From ; To                               ;
+---------------------------+-------+------+----------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                ;
+---------------------------+-------+------+----------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for YM2148:C_2148|rcvr:UART_RX|lpm_counter:clkdiv_rtl_2 ;
+---------------------------+-------+------+---------------------------------+
; Assignment                ; Value ; From ; To                              ;
+---------------------------+-------+------+---------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                               ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                               ;
+---------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for YM2148:C_2148|rcvr:UART_RX|lpm_counter:no_bits_rcvd_rtl_3 ;
+---------------------------+-------+------+---------------------------------------+
; Assignment                ; Value ; From ; To                                    ;
+---------------------------+-------+------+---------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                     ;
+---------------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YM2148:C_2148|txmit:UART_TX ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; databytes      ; 8     ; Signed Integer                                  ;
; stopbits       ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YM2148:C_2148|rcvr:UART_RX ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; databytes      ; 8     ; Signed Integer                                 ;
; stopbits       ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: YM2148:C_2148|txmit:UART_TX|lpm_counter:no_bits_sent_rtl_0 ;
+------------------------+-------------------+----------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                           ;
+------------------------+-------------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 4                 ; Untyped                                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                        ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                        ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                        ;
+------------------------+-------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: YM2148:C_2148|txmit:UART_TX|lpm_counter:clkdiv_rtl_1 ;
+------------------------+-------------------+----------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                     ;
+------------------------+-------------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                           ;
; LPM_WIDTH              ; 7                 ; Untyped                                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                                  ;
; LPM_MODULUS            ; 0                 ; Untyped                                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                  ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                  ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                  ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                  ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                       ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                       ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                  ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                  ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                  ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                  ;
+------------------------+-------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: YM2148:C_2148|rcvr:UART_RX|lpm_counter:clkdiv_rtl_2 ;
+------------------------+-------------------+---------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                    ;
+------------------------+-------------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                          ;
; LPM_WIDTH              ; 7                 ; Untyped                                                 ;
; LPM_DIRECTION          ; UP                ; Untyped                                                 ;
; LPM_MODULUS            ; 0                 ; Untyped                                                 ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                 ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                 ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                 ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                      ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                      ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                 ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                 ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                 ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                 ;
+------------------------+-------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: YM2148:C_2148|rcvr:UART_RX|lpm_counter:no_bits_rcvd_rtl_3 ;
+------------------------+-------------------+---------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                          ;
+------------------------+-------------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 4                 ; Untyped                                                       ;
; LPM_DIRECTION          ; UP                ; Untyped                                                       ;
; LPM_MODULUS            ; 0                 ; Untyped                                                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                       ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                       ;
+------------------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Mar 12 20:17:07 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SFG05S -c SFG05S
Info: Found 2 design units, including 1 entities, in source file rcvr.vhd
    Info: Found design unit 1: rcvr-v1
    Info: Found entity 1: rcvr
Info: Found 2 design units, including 1 entities, in source file txmit.vhd
    Info: Found design unit 1: txmit-v1
    Info: Found entity 1: txmit
Info: Found 2 design units, including 1 entities, in source file YM2148.vhd
    Info: Found design unit 1: YM2148-RTL
    Info: Found entity 1: YM2148
Info: Found 2 design units, including 1 entities, in source file SFG05S.vhd
    Info: Found design unit 1: SFG05S-RTL
    Info: Found entity 1: SFG05S
Info: Elaborating entity "SFG05S" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at SFG05S.vhd(73): signal "rstTWait" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "YM2148" for hierarchy "YM2148:C_2148"
Warning (10036): Verilog HDL or VHDL warning at YM2148.vhd(108): object "RstItx" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at YM2148.vhd(109): object "RstIrx" assigned a value but never read
Info: Elaborating entity "txmit" for hierarchy "YM2148:C_2148|txmit:UART_TX"
Info: Elaborating entity "rcvr" for hierarchy "YM2148:C_2148|rcvr:UART_RX"
Warning (10492): VHDL Process Statement warning at rcvr.vhd(91): signal "clk1x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rcvr.vhd(91): signal "clkdiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rcvr.vhd(106): signal "no_bits_rcvd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rcvr.vhd(160): signal "rstb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Inferred 4 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "YM2148:C_2148|txmit:UART_TX|no_bits_sent[0]~8"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: "YM2148:C_2148|txmit:UART_TX|clkdiv[0]~14"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: "YM2148:C_2148|rcvr:UART_RX|clkdiv[0]~14"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "YM2148:C_2148|rcvr:UART_RX|no_bits_rcvd[0]~8"
Info: Elaborated megafunction instantiation "YM2148:C_2148|txmit:UART_TX|lpm_counter:no_bits_sent_rtl_0"
Info: Instantiated megafunction "YM2148:C_2148|txmit:UART_TX|lpm_counter:no_bits_sent_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "YM2148:C_2148|txmit:UART_TX|lpm_counter:clkdiv_rtl_1"
Info: Instantiated megafunction "YM2148:C_2148|txmit:UART_TX|lpm_counter:clkdiv_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "YM2148:C_2148|rcvr:UART_RX|lpm_counter:clkdiv_rtl_2"
Info: Instantiated megafunction "YM2148:C_2148|rcvr:UART_RX|lpm_counter:clkdiv_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Registers with preset signals will power-up high
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clear signal driven by pin "pSltRst_n" to global clear signal
    Info: Promoted clock signal driven by pin "pSltClc" to global clock signal
Info: Implemented 208 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 14 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 135 macrocells
    Info: Implemented 20 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Sun Mar 12 20:17:09 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


