{"vcs1":{"timestamp_begin":1745741454.439423981, "rt":0.73, "ut":0.15, "st":0.25}}
{"vcselab":{"timestamp_begin":1745741455.270042801, "rt":0.57, "ut":0.27, "st":0.18}}
{"link":{"timestamp_begin":1745741455.929086851, "rt":3.12, "ut":0.11, "st":2.93}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745741453.659794808}
{"VCS_COMP_START_TIME": 1745741453.659794808}
{"VCS_COMP_END_TIME": 1745741459.628799892}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all +lint=noVCDE +warn=all -j64 -timescale=1ns/1ps +v2k -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v -v /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cyclonev_atoms.v -o simv i2c.sv i2c_test.sv"}
{"vcs1": {"peak_mem": 586669}}
{"stitch_vcselab": {"peak_mem": 586736}}
