// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1492\sampleModel1492_3_sub\Mysubsystem_19.v
// Created: 2024-08-12 10:53:12
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_19
// Source Path: sampleModel1492_3_sub/Subsystem/Mysubsystem_19
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_19
          (In1,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8
  output  Out2;


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk22_out1;  // uint8
  wire cfblk170_out1;
  wire [31:0] dtc_out_1;  // ufix32
  wire [7:0] cfblk71_out1;  // uint8


  assign dtc_out = In1;



  assign cfblk22_out1 = dtc_out;



  assign cfblk170_out1 = (cfblk22_out1 != 8'b00000000 ? 1'b1 :
              1'b0);



  assign dtc_out_1 = {31'b0, cfblk170_out1};



  assign cfblk71_out1 = dtc_out_1[7:0];



  assign Out1 = cfblk71_out1;

  assign Out2 = cfblk170_out1;

endmodule  // Mysubsystem_19

