

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Mon Apr 12 16:03:20 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  40.000 ns|         ?|    4|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_370_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_374_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_378_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-2 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 23 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 35 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node mul)   --->   "%empty = shl i32 %num_of_nodes_read, i32 3"   --->   Operation 36 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_79 = trunc i32 %num_of_nodes_read"   --->   Operation 37 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_80 = trunc i32 %num_of_nodes_read"   --->   Operation 38 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul = add i32 %empty, i32 %num_of_nodes_read"   --->   Operation 39 'add' 'mul' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln370 = icmp_sgt  i32 %mul, i32 0" [GIN_compute.cpp:370]   --->   Operation 40 'icmp' 'icmp_ln370' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_47, i32 0, i32 0, void @empty_11, i32 0, i32 100000, void @empty_41, void @empty_2, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 45 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in"   --->   Operation 46 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in"   --->   Operation 47 'read' 'edge_list_in_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in"   --->   Operation 48 'read' 'node_feature_in_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %empty_80, i3 0"   --->   Operation 49 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %icmp_ln370, void %._crit_edge15, void %.lr.ph14" [GIN_compute.cpp:370]   --->   Operation 50 'br' 'br_ln370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.87ns)   --->   "%add_ln370_1 = add i31 %p_shl_cast, i31 %empty_79" [GIN_compute.cpp:370]   --->   Operation 51 'add' 'add_ln370_1' <Predicate = (icmp_ln370)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63" [GIN_compute.cpp:370]   --->   Operation 52 'partselect' 'trunc_ln' <Predicate = (icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln370 = sext i62 %trunc_ln" [GIN_compute.cpp:370]   --->   Operation 53 'sext' 'sext_ln370' <Predicate = (icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln370" [GIN_compute.cpp:370]   --->   Operation 54 'getelementptr' 'mem_addr' <Predicate = (icmp_ln370)> <Delay = 0.00>
ST_2 : Operation 55 [7/7] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul" [GIN_compute.cpp:370]   --->   Operation 55 'readreq' 'empty_81' <Predicate = (icmp_ln370)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [6/7] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul" [GIN_compute.cpp:370]   --->   Operation 56 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 57 [5/7] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul" [GIN_compute.cpp:370]   --->   Operation 57 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [4/7] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul" [GIN_compute.cpp:370]   --->   Operation 58 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 59 [3/7] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul" [GIN_compute.cpp:370]   --->   Operation 59 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 60 [2/7] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul" [GIN_compute.cpp:370]   --->   Operation 60 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 61 [1/7] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 %mul" [GIN_compute.cpp:370]   --->   Operation 61 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln370 = br void" [GIN_compute.cpp:370]   --->   Operation 62 'br' 'br_ln370' <Predicate = true> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.87>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln370, void %.split6, i31 0, void %.lr.ph14" [GIN_compute.cpp:370]   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.87ns)   --->   "%add_ln370 = add i31 %i, i31 1" [GIN_compute.cpp:370]   --->   Operation 64 'add' 'add_ln370' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 65 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.84ns)   --->   "%icmp_ln370_1 = icmp_eq  i31 %i, i31 %add_ln370_1" [GIN_compute.cpp:370]   --->   Operation 66 'icmp' 'icmp_ln370_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 67 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln370 = br i1 %icmp_ln370_1, void %.split6, void %._crit_edge15.loopexit" [GIN_compute.cpp:370]   --->   Operation 68 'br' 'br_ln370' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 69 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GIN_compute.cpp:371]   --->   Operation 69 'read' 'mem_addr_read' <Predicate = (!icmp_ln370_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.24>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i" [GIN_compute.cpp:370]   --->   Operation 70 'zext' 'i_cast' <Predicate = (!icmp_ln370_1)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [GIN_compute.cpp:370]   --->   Operation 71 'specloopname' 'specloopname_ln370' <Predicate = (!icmp_ln370_1)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %i_cast" [GIN_compute.cpp:371]   --->   Operation 72 'getelementptr' 'node_feature_addr' <Predicate = (!icmp_ln370_1)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.24ns)   --->   "%store_ln371 = store i32 %mem_addr_read, i14 %node_feature_addr" [GIN_compute.cpp:371]   --->   Operation 73 'store' 'store_ln371' <Predicate = (!icmp_ln370_1)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9000> <RAM>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln370_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.73>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge15"   --->   Operation 75 'br' 'br_ln0' <Predicate = (icmp_ln370)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%empty_83 = trunc i32 %num_of_edges_read"   --->   Operation 76 'trunc' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node mul4)   --->   "%empty_84 = shl i32 %num_of_edges_read, i32 2"   --->   Operation 77 'shl' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.88ns) (out node of the LUT)   --->   "%mul4 = sub i32 %empty_84, i32 %num_of_edges_read"   --->   Operation 78 'sub' 'mul4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln374 = icmp_sgt  i32 %mul4, i32 0" [GIN_compute.cpp:374]   --->   Operation 79 'icmp' 'icmp_ln374' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %icmp_ln374, void %._crit_edge10, void %.lr.ph9" [GIN_compute.cpp:374]   --->   Operation 80 'br' 'br_ln374' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_attr_in_read, i32 2, i32 63" [GIN_compute.cpp:374]   --->   Operation 81 'partselect' 'trunc_ln2' <Predicate = (icmp_ln374)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln374 = sext i62 %trunc_ln2" [GIN_compute.cpp:374]   --->   Operation 82 'sext' 'sext_ln374' <Predicate = (icmp_ln374)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln374" [GIN_compute.cpp:374]   --->   Operation 83 'getelementptr' 'mem_addr_4' <Predicate = (icmp_ln374)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 84 'trunc' 'trunc_ln374' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [7/7] (7.30ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 85 'readreq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 86 [6/7] (7.30ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 86 'readreq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 87 [5/7] (7.30ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 87 'readreq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 88 [4/7] (7.30ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 88 'readreq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 89 [3/7] (7.30ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 89 'readreq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 90 [2/7] (7.30ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 90 'readreq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 91 [1/7] (7.30ns)   --->   "%empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_4, i32 %mul4" [GIN_compute.cpp:374]   --->   Operation 91 'readreq' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln374 = br void" [GIN_compute.cpp:374]   --->   Operation 92 'br' 'br_ln374' <Predicate = true> <Delay = 0.38>

State 20 <SV = 17> <Delay = 0.87>
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln374, void %.split4, i31 0, void %.lr.ph9" [GIN_compute.cpp:374]   --->   Operation 93 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 94 [1/1] (0.87ns)   --->   "%add_ln374 = add i31 %i_1, i31 1" [GIN_compute.cpp:374]   --->   Operation 94 'add' 'add_ln374' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (0.84ns)   --->   "%icmp_ln374_1 = icmp_eq  i31 %i_1, i31 %trunc_ln374" [GIN_compute.cpp:374]   --->   Operation 96 'icmp' 'icmp_ln374_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 97 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %icmp_ln374_1, void %.split4, void %._crit_edge10.loopexit" [GIN_compute.cpp:374]   --->   Operation 98 'br' 'br_ln374' <Predicate = true> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 99 [1/1] (7.30ns)   --->   "%mem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_4" [GIN_compute.cpp:375]   --->   Operation 99 'read' 'mem_addr_4_read' <Predicate = (!icmp_ln374_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 1.24>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%i_1_cast = zext i31 %i_1" [GIN_compute.cpp:374]   --->   Operation 100 'zext' 'i_1_cast' <Predicate = (!icmp_ln374_1)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln374 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [GIN_compute.cpp:374]   --->   Operation 101 'specloopname' 'specloopname_ln374' <Predicate = (!icmp_ln374_1)> <Delay = 0.00>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %i_1_cast" [GIN_compute.cpp:375]   --->   Operation 102 'getelementptr' 'edge_attr_addr' <Predicate = (!icmp_ln374_1)> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (1.24ns)   --->   "%store_ln375 = store i32 %mem_addr_4_read, i13 %edge_attr_addr" [GIN_compute.cpp:375]   --->   Operation 103 'store' 'store_ln375' <Predicate = (!icmp_ln374_1)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6000> <RAM>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln374_1)> <Delay = 0.00>

State 23 <SV = 18> <Delay = 0.85>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge10"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln374)> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%empty_87 = shl i32 %num_of_edges_read, i32 1"   --->   Operation 106 'shl' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln378 = icmp_sgt  i32 %empty_87, i32 0" [GIN_compute.cpp:378]   --->   Operation 107 'icmp' 'icmp_ln378' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378, void %._crit_edge, void %.lr.ph" [GIN_compute.cpp:378]   --->   Operation 108 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63" [GIN_compute.cpp:378]   --->   Operation 109 'partselect' 'trunc_ln3' <Predicate = (icmp_ln378)> <Delay = 0.00>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln378 = sext i62 %trunc_ln3" [GIN_compute.cpp:378]   --->   Operation 110 'sext' 'sext_ln378' <Predicate = (icmp_ln378)> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln378" [GIN_compute.cpp:378]   --->   Operation 111 'getelementptr' 'mem_addr_5' <Predicate = (icmp_ln378)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 112 [7/7] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_87" [GIN_compute.cpp:378]   --->   Operation 112 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 113 [6/7] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_87" [GIN_compute.cpp:378]   --->   Operation 113 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 114 [5/7] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_87" [GIN_compute.cpp:378]   --->   Operation 114 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 115 [4/7] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_87" [GIN_compute.cpp:378]   --->   Operation 115 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 116 [3/7] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_87" [GIN_compute.cpp:378]   --->   Operation 116 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 117 [2/7] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_87" [GIN_compute.cpp:378]   --->   Operation 117 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln378_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %empty_83, i1 0" [GIN_compute.cpp:378]   --->   Operation 118 'bitconcatenate' 'trunc_ln378_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 119 [1/7] (7.30ns)   --->   "%empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 %empty_87" [GIN_compute.cpp:378]   --->   Operation 119 'readreq' 'empty_88' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln378 = br void" [GIN_compute.cpp:378]   --->   Operation 120 'br' 'br_ln378' <Predicate = true> <Delay = 0.38>

State 31 <SV = 26> <Delay = 0.87>
ST_31 : Operation 121 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln378, void %.split, i31 0, void %.lr.ph" [GIN_compute.cpp:378]   --->   Operation 121 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 122 [1/1] (0.87ns)   --->   "%add_ln378 = add i31 %i_2, i31 1" [GIN_compute.cpp:378]   --->   Operation 122 'add' 'add_ln378' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 124 [1/1] (0.84ns)   --->   "%icmp_ln378_1 = icmp_eq  i31 %i_2, i31 %trunc_ln378_1" [GIN_compute.cpp:378]   --->   Operation 124 'icmp' 'icmp_ln378_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 125 'speclooptripcount' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln378 = br i1 %icmp_ln378_1, void %.split, void %._crit_edge.loopexit" [GIN_compute.cpp:378]   --->   Operation 126 'br' 'br_ln378' <Predicate = true> <Delay = 0.00>

State 32 <SV = 27> <Delay = 7.30>
ST_32 : Operation 127 [1/1] (7.30ns)   --->   "%mem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_5" [GIN_compute.cpp:379]   --->   Operation 127 'read' 'mem_addr_5_read' <Predicate = (!icmp_ln378_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 28> <Delay = 1.23>
ST_33 : Operation 128 [1/1] (0.00ns)   --->   "%i_2_cast = zext i31 %i_2" [GIN_compute.cpp:378]   --->   Operation 128 'zext' 'i_2_cast' <Predicate = (!icmp_ln378_1)> <Delay = 0.00>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [GIN_compute.cpp:378]   --->   Operation 129 'specloopname' 'specloopname_ln378' <Predicate = (!icmp_ln378_1)> <Delay = 0.00>
ST_33 : Operation 130 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_2_cast" [GIN_compute.cpp:379]   --->   Operation 130 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln378_1)> <Delay = 0.00>
ST_33 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln379 = store i32 %mem_addr_5_read, i12 %edge_list_addr" [GIN_compute.cpp:379]   --->   Operation 131 'store' 'store_ln379' <Predicate = (!icmp_ln378_1)> <Delay = 1.23> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4000> <RAM>
ST_33 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (!icmp_ln378_1)> <Delay = 0.00>

State 34 <SV = 27> <Delay = 0.00>
ST_34 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln378)> <Delay = 0.00>
ST_34 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln381 = ret" [GIN_compute.cpp:381]   --->   Operation 134 'ret' 'ret_ln381' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.74ns
The critical path consists of the following:
	wire read on port 'num_of_nodes' [18]  (0 ns)
	'add' operation ('mul') [26]  (0.88 ns)
	'icmp' operation ('icmp_ln370', GIN_compute.cpp:370) [27]  (0.859 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	wire read on port 'node_feature_in' [21]  (0 ns)
	'getelementptr' operation ('mem_addr', GIN_compute.cpp:370) [33]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:370) [34]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:370) [34]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:370) [34]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:370) [34]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:370) [34]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:370) [34]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:370) [34]  (7.3 ns)

 <State 9>: 0.874ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:370) with incoming values : ('add_ln370', GIN_compute.cpp:370) [37]  (0 ns)
	'add' operation ('add_ln370', GIN_compute.cpp:370) [38]  (0.874 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:371) [46]  (7.3 ns)

 <State 11>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('node_feature_addr', GIN_compute.cpp:371) [47]  (0 ns)
	'store' operation ('store_ln371', GIN_compute.cpp:371) of variable 'mem_addr_read', GIN_compute.cpp:371 on array 'node_feature' [48]  (1.25 ns)

 <State 12>: 1.74ns
The critical path consists of the following:
	'shl' operation ('empty_84') [54]  (0 ns)
	'sub' operation ('mul4') [55]  (0.88 ns)
	'icmp' operation ('icmp_ln374', GIN_compute.cpp:374) [56]  (0.859 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [63]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [63]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [63]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [63]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [63]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [63]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:374) [63]  (7.3 ns)

 <State 20>: 0.874ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:374) with incoming values : ('add_ln374', GIN_compute.cpp:374) [66]  (0 ns)
	'add' operation ('add_ln374', GIN_compute.cpp:374) [67]  (0.874 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:375) [75]  (7.3 ns)

 <State 22>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('edge_attr_addr', GIN_compute.cpp:375) [76]  (0 ns)
	'store' operation ('store_ln375', GIN_compute.cpp:375) of variable 'mem_addr_4_read', GIN_compute.cpp:375 on array 'edge_attr' [77]  (1.25 ns)

 <State 23>: 0.859ns
The critical path consists of the following:
	'shl' operation ('empty_87') [82]  (0 ns)
	'icmp' operation ('icmp_ln378', GIN_compute.cpp:378) [83]  (0.859 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:378) [90]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:378) [90]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:378) [90]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:378) [90]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:378) [90]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:378) [90]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:378) [90]  (7.3 ns)

 <State 31>: 0.874ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:378) with incoming values : ('add_ln378', GIN_compute.cpp:378) [93]  (0 ns)
	'add' operation ('add_ln378', GIN_compute.cpp:378) [94]  (0.874 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:379) [102]  (7.3 ns)

 <State 33>: 1.23ns
The critical path consists of the following:
	'getelementptr' operation ('edge_list_addr', GIN_compute.cpp:379) [103]  (0 ns)
	'store' operation ('store_ln379', GIN_compute.cpp:379) of variable 'mem_addr_5_read', GIN_compute.cpp:379 on array 'edge_list' [104]  (1.23 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
