verilog xil_defaultlib --include "../../../../PCB_test.srcs/sources_1/ip/ADV7611_LLC" \
"../../../../PCB_test.srcs/sources_1/ip/ADV7611_LLC/ADV7611_LLC_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
