`timescale 1ps/1ps


// Houses the Floating point IP's
module FPSubWrap_v (
    input clk,
    input reset,
    input enable,
    input [15:0] A,
    input [15:0] B,
    output [15:0] Q,
    output wire done
);

reg [1:0] counter;

FPSub Fpsub (
    .clk    (clk),
    .areset (~reset),
    .en     (enable),
    .a      (A),
    .b      (B),
    .q      (Q)
);




always @(posedge clk) begin
if (reset) begin
    counter <= 2'b00;
    done <= 1'b1;
end
else begin
    case (counter)
        2'b00: begin counter <= counter + 1'b1; done <= 1'b0; end
        2'b01: begin done <= 1'b1; counter <= 2'b00;
        default: begin counter <= 2'b11; end
    endcase
end


end

endmodule