{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614544002374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614544002374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 28 21:26:42 2021 " "Processing started: Sun Feb 28 21:26:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614544002374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614544002374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea9 -c Tarea9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea9 -c Tarea9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614544002374 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614544003315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dhap0/documents/pec/tarea7b/reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dhap0/documents/pec/tarea7b/reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reloj-Structure " "Found design unit 1: Reloj-Structure" {  } { { "../Tarea7b/Reloj.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea7b/Reloj.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614544005009 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reloj " "Found entity 1: Reloj" {  } { { "../Tarea7b/Reloj.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea7b/Reloj.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614544005009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614544005009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tarea9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tarea9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tarea9-Structure " "Found design unit 1: Tarea9-Structure" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614544005027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tarea9 " "Found entity 1: Tarea9" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614544005027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614544005027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorestats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladorestats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControladorEstats-Structure " "Found design unit 1: ControladorEstats-Structure" {  } { { "ControladorEstats.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/ControladorEstats.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614544005027 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControladorEstats " "Found entity 1: ControladorEstats" {  } { { "ControladorEstats.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/ControladorEstats.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614544005027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614544005027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea9 " "Elaborating entity \"Tarea9\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614544005115 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 Tarea9.vhd(10) " "VHDL Signal Declaration warning at Tarea9.vhd(10): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614544005146 "|Tarea9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Tarea9.vhd(11) " "VHDL Signal Declaration warning at Tarea9.vhd(11): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614544005146 "|Tarea9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Tarea9.vhd(12) " "VHDL Signal Declaration warning at Tarea9.vhd(12): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1614544005146 "|Tarea9"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "final Tarea9.vhd(33) " "VHDL Signal Declaration warning at Tarea9.vhd(33): used explicit default value for signal \"final\" because signal was never assigned a value" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1614544005146 "|Tarea9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inici Tarea9.vhd(33) " "Verilog HDL or VHDL warning at Tarea9.vhd(33): object \"inici\" assigned a value but never read" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614544005149 "|Tarea9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "repos Tarea9.vhd(33) " "Verilog HDL or VHDL warning at Tarea9.vhd(33): object \"repos\" assigned a value but never read" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1614544005149 "|Tarea9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reloj Reloj:rel " "Elaborating entity \"Reloj\" for hierarchy \"Reloj:rel\"" {  } { { "Tarea9.vhd" "rel" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614544005149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorEstats ControladorEstats:ce " "Elaborating entity \"ControladorEstats\" for hierarchy \"ControladorEstats:ce\"" {  } { { "Tarea9.vhd" "ce" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614544005606 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "auxini ControladorEstats.vhd(19) " "Inferred latch for \"auxini\" at ControladorEstats.vhd(19)" {  } { { "ControladorEstats.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/ControladorEstats.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614544005701 "|Tarea9|ControladorEstats:ce"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1614544019509 "|Tarea9|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1614544019509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614544020940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614544020940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614544022254 "|Tarea9|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614544022254 "|Tarea9|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614544022254 "|Tarea9|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614544022254 "|Tarea9|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614544022254 "|Tarea9|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Tarea9.vhd" "" { Text "C:/Users/Dhap0/Documents/PEC/Tarea9/Tarea9.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614544022254 "|Tarea9|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614544022254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614544022254 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614544022254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614544022254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614544022349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 21:27:02 2021 " "Processing ended: Sun Feb 28 21:27:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614544022349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614544022349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614544022349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614544022349 ""}
