C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Section8_4/SystemJ.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Section8_4/SystemJ.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SystemJ
-- Compiling architecture SystemJ_arch of SystemJ

} {} {}} C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Section8_4/SystemJ_TB.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/austi/OneDrive/Desktop/VHDL_Part2/Section8_4/SystemJ_TB.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SystemJ_TB
-- Compiling architecture SystemJ_TB_arch of SystemJ_TB

} {} {}}
