<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_pwr.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_85129cd0b4a922475d03bbe787856d92.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_pwr.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__pwr_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__pwr_8h.html">stm32f4xx_pwr.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* --------- PWR registers bit address in the alias region ---------- */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga7f88bce73931300319824f22578f90de">   53</a></span><span class="preprocessor">#define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* --- CR Register ---*/</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/* Alias word address of DBP bit */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gafa1d3d0ea72132df651c76fc1bdffffc">   58</a></span><span class="preprocessor">#define CR_OFFSET                (PWR_OFFSET + 0x00)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga36ff45d972bf94f31f172fd53cf44d23">   59</a></span><span class="preprocessor">#define DBP_BitNumber            0x08</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">   60</a></span><span class="preprocessor">#define CR_DBP_BB                (PERIPH_BB_BASE + (CR_OFFSET * 32) + (DBP_BitNumber * 4))</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Alias word address of PVDE bit */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga17d618eb800c401ef9c6789c9374eaf8">   63</a></span><span class="preprocessor">#define PVDE_BitNumber           0x04</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga49f51ef8285a6be76fd204d49a00709c">   64</a></span><span class="preprocessor">#define CR_PVDE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PVDE_BitNumber * 4))</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* Alias word address of FPDS bit */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gad99a3da921e3e64587f6b9505ecba665">   67</a></span><span class="preprocessor">#define FPDS_BitNumber           0x09</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga57d7041b5d1bf0ec94fa18152a7fa208">   68</a></span><span class="preprocessor">#define CR_FPDS_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (FPDS_BitNumber * 4))</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Alias word address of PMODE bit */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga15fea9df1b0d324394336f70b319b377">   71</a></span><span class="preprocessor">#define PMODE_BitNumber           0x0E</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga2e7c040f5c63f0fce3e274d9a03f1d1a">   72</a></span><span class="preprocessor">#define CR_PMODE_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PMODE_BitNumber * 4))</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* Alias word address of ODEN bit */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">   75</a></span><span class="preprocessor">#define ODEN_BitNumber           0x10</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga1ce2817ed3cc064b3577f90cbb23be35">   76</a></span><span class="preprocessor">#define CR_ODEN_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (ODEN_BitNumber * 4))</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* Alias word address of ODSWEN bit */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gaf2e21cacf95f557d2535d623c41577c2">   79</a></span><span class="preprocessor">#define ODSWEN_BitNumber         0x11</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga4915f7ce72ac67213c7a5b50bce70d54">   80</a></span><span class="preprocessor">#define CR_ODSWEN_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (ODSWEN_BitNumber * 4))</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* Alias word address of MRUDS bit */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define MRUDS_BitNumber         0x0B</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define CR_MRUDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (MRUDS_BitNumber * 4))</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/* Alias word address of LPUDS bit */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define LPUDS_BitNumber         0x0A</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define CR_LPUDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (LPUDS_BitNumber * 4))</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx || STM32F429_439xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#if defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* Alias word address of MRLVDS bit */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define MRLVDS_BitNumber         0x0B</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define CR_MRLVDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (MRLVDS_BitNumber * 4))</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">/* Alias word address of LPLVDS bit */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define LPLVDS_BitNumber         0x0A</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define CR_LPLVDS_BB             (PERIPH_BB_BASE + (CR_OFFSET * 32) + (LPLVDS_BitNumber * 4))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* --- CSR Register ---*/</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F469_479xx)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/* Alias word address of EWUP bit */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define CSR_OFFSET               (PWR_OFFSET + 0x04)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define EWUP_BitNumber           0x08</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define CSR_EWUP_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP_BitNumber * 4))</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F469_479xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* Alias word address of EWUP2 bit */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define CSR_OFFSET               (PWR_OFFSET + 0x04)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define EWUP1_BitNumber           0x08</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define CSR_EWUP1_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP1_BitNumber * 4))</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define EWUP2_BitNumber           0x07</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define CSR_EWUP2_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP2_BitNumber * 4))</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define EWUP3_BitNumber           0x06</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define CSR_EWUP3_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (EWUP2_BitNumber * 4))</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Alias word address of BRE bit */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga1a0832bfe421cdd6f2640ffb625cc2d8">  124</a></span><span class="preprocessor">#define BRE_BitNumber            0x09</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga1451a5ec810860a7c2e28c23f0c0e928">  125</a></span><span class="preprocessor">#define CSR_BRE_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (BRE_BitNumber * 4))</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/* ------------------ PWR registers bit mask ------------------------ */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* CR register bit mask */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga8ee6bf9218f3c476629dd9ee70deef21">  130</a></span><span class="preprocessor">#define CR_DS_MASK               ((uint32_t)0xFFFFF3FC)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gac4a30eebdd1d292331a578b189962e77">  131</a></span><span class="preprocessor">#define CR_PLS_MASK              ((uint32_t)0xFFFFFF1F)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga333526e1d0a5fa4877ad982f9830bbeb">  132</a></span><span class="preprocessor">#define CR_VOS_MASK              ((uint32_t)0xFFFF3FFF)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gad03a0aac7bc3bc3a9fd012f3769a6990">  168</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group1.html#gad03a0aac7bc3bc3a9fd012f3769a6990">PWR_DeInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>{</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga59ae4e17d5b35a934b1614f8ee883834">RCC_APB1Periph_PWR</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga59ae4e17d5b35a934b1614f8ee883834">RCC_APB1Periph_PWR</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>}</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga0741aea35572b1a75f82b74de12df800">  183</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group1.html#ga0741aea35572b1a75f82b74de12df800">PWR_BackupAccessCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>{</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___p_w_r.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>}</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga237c143ef6aa55abb8049fa7bf24ab8f">  231</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group2.html#ga237c143ef6aa55abb8049fa7bf24ab8f">PWR_PVDLevelConfig</a>(uint32_t PWR_PVDLevel)</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>{</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___p_v_d__detection__level.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a>(PWR_PVDLevel));</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">/* Clear PLS[7:5] bits */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  tmpreg &amp;= <a class="code hl_define" href="group___p_w_r.html#gac4a30eebdd1d292331a578b189962e77">CR_PLS_MASK</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="comment">/* Set PLS[7:5] bits according to PWR_PVDLevel value */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  tmpreg |= PWR_PVDLevel;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR = tmpreg;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>}</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga42cad476b816e0a33594a933b3ed1acd">  256</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group2.html#ga42cad476b816e0a33594a933b3ed1acd">PWR_PVDCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>{</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___p_w_r.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>}</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="keywordtype">void</span> PWR_WakeUpPinCmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>{</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="comment">/* Check the parameters */</span>  </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>}</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="keywordtype">void</span> PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPinx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>{</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <span class="comment">/* Check the parameters */</span>  </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_PWR_WAKEUP_PIN(NewState));</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keywordflow">if</span>(PWR_WakeUpPinx == PWR_WakeUp_Pin1) <span class="comment">/* PWR_WakeUp_Pin1 */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CSR_EWUP1_BB = (uint32_t)NewState;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  }</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#if defined(STM32F410xx)|| defined(STM32F412xG)  </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(PWR_WakeUpPinx == PWR_WakeUp_Pin3) <span class="comment">/* PWR_WakeUp_Pin3 */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  {</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CSR_EWUP3_BB = (uint32_t)NewState;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  }</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor">  </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  <span class="keywordflow">else</span> <span class="comment">/* PWR_WakeUp_Pin2 */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  {</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CSR_EWUP2_BB = (uint32_t)NewState;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  }</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>}</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">  423</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group4.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">PWR_BackupRegulatorCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>{</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___p_w_r.html#ga1451a5ec810860a7c2e28c23f0c0e928">CSR_BRE_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>}</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gada193dea79762f379d4e666a98f28d89">  445</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group4.html#gada193dea79762f379d4e666a98f28d89">PWR_MainRegulatorModeConfig</a>(uint32_t PWR_Regulator_Voltage)</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>{</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___regulator___voltage___scale.html#gab7f9039ed34cc5af3d57606c726e66a2">IS_PWR_REGULATOR_VOLTAGE</a>(PWR_Regulator_Voltage));</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="comment">/* Clear VOS[15:14] bits */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  tmpreg &amp;= <a class="code hl_define" href="group___p_w_r.html#ga333526e1d0a5fa4877ad982f9830bbeb">CR_VOS_MASK</a>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="comment">/* Set VOS[15:14] bits according to PWR_Regulator_Voltage value */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  tmpreg |= PWR_Regulator_Voltage;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR = tmpreg;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>}</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga547343cc21342f0f0c66c51cbbf274e9">  480</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group4.html#ga547343cc21342f0f0c66c51cbbf274e9">PWR_OverDriveCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>{</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="comment">/* Set/Reset the ODEN bit to enable/disable the Over Drive mode */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___p_w_r.html#ga1ce2817ed3cc064b3577f90cbb23be35">CR_ODEN_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>}</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga9d0f38d37bbbe83743da490232c401cb">  498</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group4.html#ga9d0f38d37bbbe83743da490232c401cb">PWR_OverDriveSWCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>{</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="comment">/* Set/Reset the ODSWEN bit to enable/disable the Over Drive switching mode */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___p_w_r.html#ga4915f7ce72ac67213c7a5b50bce70d54">CR_ODSWEN_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>}</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gafbd92c224ccbd9a94ec457faac2841b9">  525</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group4.html#gafbd92c224ccbd9a94ec457faac2841b9">PWR_UnderDriveCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>{</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  {</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <span class="comment">/* Set the UDEN[1:0] bits to enable the Under Drive mode */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= (uint32_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a">PWR_CR_UDEN</a>;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  }</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  {</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>    <span class="comment">/* Reset the UDEN[1:0] bits to disable the Under Drive mode */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR &amp;= (uint32_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a">PWR_CR_UDEN</a>);</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  }</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>}</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="keywordtype">void</span> PWR_MainRegulatorUnderDriveCmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>{ </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  {</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_MRUDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>  }</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  {</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_MRUDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  }</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>}</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="keywordtype">void</span> PWR_LowRegulatorUnderDriveCmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>{</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  {</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_LPUDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>  }</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  {</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_LPUDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  }</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>}</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx || STM32F429_439xx || STM32F446xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">#if defined(STM32F401xx) || defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="keywordtype">void</span> PWR_MainRegulatorLowVoltageCmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>{ </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  {</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_MRLVDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  }</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  {</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_MRLVDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  }</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>}</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="keywordtype">void</span> PWR_LowRegulatorLowVoltageCmd(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>{</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  {</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_LPLVDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>;</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  }</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  {</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) CR_LPLVDS_BB = (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  }</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>}</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">  669</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group5.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">PWR_FlashPowerDownCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>{</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) <a class="code hl_define" href="group___p_w_r.html#ga57d7041b5d1bf0ec94fa18152a7fa208">CR_FPDS_BB</a> = (uint32_t)NewState;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>}</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga694676ac06a9baf50eae45adae0118ab">  815</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group6.html#ga694676ac06a9baf50eae45adae0118ab">PWR_EnterSTOPMode</a>(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>{</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a>(PWR_Regulator));</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___s_t_o_p__mode__entry.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a>(PWR_STOPEntry));</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="comment">/* Select the regulator state in STOP mode ---------------------------------*/</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR;</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <span class="comment">/* Clear PDDS and LPDS bits */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>  tmpreg &amp;= <a class="code hl_define" href="group___p_w_r.html#ga8ee6bf9218f3c476629dd9ee70deef21">CR_DS_MASK</a>;</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  <span class="comment">/* Set LPDS, MRLVDS and LPLVDS bits according to PWR_Regulator value */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  tmpreg |= PWR_Regulator;</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR = tmpreg;</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>;</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="comment">/* Select STOP mode entry --------------------------------------------------*/</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  <span class="keywordflow">if</span>(PWR_STOPEntry == <a class="code hl_define" href="group___p_w_r___s_t_o_p__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4">PWR_STOPEntry_WFI</a>)</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  {   </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="comment">/* Request Wait For Interrupt */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    __WFI();</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  }</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>  {</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>    <span class="comment">/* Request Wait For Event */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>    __WFE();</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  }</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="comment">/* Reset SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR &amp;= (uint32_t)~((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>);  </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>}</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gaca6b21d0ecbaf60d866927811e90e08c">  879</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group6.html#gaca6b21d0ecbaf60d866927811e90e08c">PWR_EnterUnderDriveSTOPMode</a>(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>{</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___regulator__state__in___under_drive__mode.html#ga33dc716af19621b8c3ad42d7d41abef5">IS_PWR_REGULATOR_UNDERDRIVE</a>(PWR_Regulator));</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___s_t_o_p__mode__entry.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a>(PWR_STOPEntry));</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="comment">/* Select the regulator state in STOP mode ---------------------------------*/</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR;</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <span class="comment">/* Clear PDDS and LPDS bits */</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>  tmpreg &amp;= <a class="code hl_define" href="group___p_w_r.html#ga8ee6bf9218f3c476629dd9ee70deef21">CR_DS_MASK</a>;</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <span class="comment">/* Set LPDS, MRLUDS and LPLUDS bits according to PWR_Regulator value */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  tmpreg |= PWR_Regulator;</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  <span class="comment">/* Store the new value */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR = tmpreg;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="comment">/* Select STOP mode entry --------------------------------------------------*/</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="keywordflow">if</span>(PWR_STOPEntry == <a class="code hl_define" href="group___p_w_r___s_t_o_p__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4">PWR_STOPEntry_WFI</a>)</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  {   </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    <span class="comment">/* Request Wait For Interrupt */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>    __WFI();</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  }</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  {</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    <span class="comment">/* Request Wait For Event */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    __WFE();</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  }</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  <span class="comment">/* Reset SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR &amp;= (uint32_t)~((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>);  </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>}</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga00ddae00a9c327b81b24d2597b0052f3">  928</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group6.html#ga00ddae00a9c327b81b24d2597b0052f3">PWR_EnterSTANDBYMode</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>{</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <span class="comment">/* Select STANDBY mode */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>;</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <span class="comment">/* Set SLEEPDEEP bit of Cortex System Control Register */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SCR |= <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a>;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="comment">/* This option is used to ensure that store operations are completed */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#if defined ( __CC_ARM   )</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  __force_stores();</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="comment">/* Request Wait For Interrupt */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  __WFI();</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>}</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___p_w_r.html#gaa980163a4d83304280ee34942464b4ec">  988</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code hl_function" href="group___p_w_r___group7.html#gaa980163a4d83304280ee34942464b4ec">PWR_GetFlagStatus</a>(uint32_t PWR_FLAG)</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>{</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>  </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___flag.html#gadc822638d0dd52d2f920808dd96c00a1">IS_PWR_GET_FLAG</a>(PWR_FLAG));</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>  </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR &amp; PWR_FLAG) != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  {</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  }</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  {</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  }</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <span class="comment">/* Return the flag status */</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>}</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___p_w_r.html#ga01c4b2fbd16514b993324e101c3ddf7c"> 1016</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___p_w_r___group7.html#ga01c4b2fbd16514b993324e101c3ddf7c">PWR_ClearFlag</a>(uint32_t PWR_FLAG)</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>{</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___p_w_r___flag.html#ga36d35a770e683e4a0baf3aac350fcb5a">IS_PWR_CLEAR_FLAG</a>(PWR_FLAG));</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#if defined (STM32F427_437xx) || defined (STM32F429_439xx)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <span class="keywordflow">if</span> (PWR_FLAG != <a class="code hl_define" href="group___p_w_r___flag.html#ga9f3b9b846acf34e8a18af7bcf81d8c79">PWR_FLAG_UDRDY</a>)</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  {</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |=  PWR_FLAG &lt;&lt; 2;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  }</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  {</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>    <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CSR |= <a class="code hl_define" href="group___p_w_r___flag.html#ga9f3b9b846acf34e8a18af7bcf81d8c79">PWR_FLAG_UDRDY</a>;</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  }</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#if defined (STM32F40_41xxx) || defined (STM32F401xx) || defined (STM32F410xx) || defined (STM32F411xE) || defined(STM32F412xG) </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR |=  PWR_FLAG &lt;&lt; 2;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx  || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412xG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>}</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00198">core_cm0.h:198</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga77c06a69c63f4b3f6ec1032e911e18e7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPDEEP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00437">core_cm0.h:437</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00528">core_cm0.h:528</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00778">stm32f4xx.h:778</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga36d35a770e683e4a0baf3aac350fcb5a"><div class="ttname"><a href="group___p_w_r___flag.html#ga36d35a770e683e4a0baf3aac350fcb5a">IS_PWR_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_PWR_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00171">stm32f4xx_pwr.h:171</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_ga9f3b9b846acf34e8a18af7bcf81d8c79"><div class="ttname"><a href="group___p_w_r___flag.html#ga9f3b9b846acf34e8a18af7bcf81d8c79">PWR_FLAG_UDRDY</a></div><div class="ttdeci">#define PWR_FLAG_UDRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00160">stm32f4xx_pwr.h:160</a></div></div>
<div class="ttc" id="agroup___p_w_r___flag_html_gadc822638d0dd52d2f920808dd96c00a1"><div class="ttname"><a href="group___p_w_r___flag.html#gadc822638d0dd52d2f920808dd96c00a1">IS_PWR_GET_FLAG</a></div><div class="ttdeci">#define IS_PWR_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00165">stm32f4xx_pwr.h:165</a></div></div>
<div class="ttc" id="agroup___p_w_r___group1_html_ga0741aea35572b1a75f82b74de12df800"><div class="ttname"><a href="group___p_w_r___group1.html#ga0741aea35572b1a75f82b74de12df800">PWR_BackupAccessCmd</a></div><div class="ttdeci">void PWR_BackupAccessCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables access to the backup domain (RTC registers, RTC backup data registers and backup ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00183">stm32f4xx_pwr.c:183</a></div></div>
<div class="ttc" id="agroup___p_w_r___group1_html_gad03a0aac7bc3bc3a9fd012f3769a6990"><div class="ttname"><a href="group___p_w_r___group1.html#gad03a0aac7bc3bc3a9fd012f3769a6990">PWR_DeInit</a></div><div class="ttdeci">void PWR_DeInit(void)</div><div class="ttdoc">Deinitializes the PWR peripheral registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00168">stm32f4xx_pwr.c:168</a></div></div>
<div class="ttc" id="agroup___p_w_r___group2_html_ga237c143ef6aa55abb8049fa7bf24ab8f"><div class="ttname"><a href="group___p_w_r___group2.html#ga237c143ef6aa55abb8049fa7bf24ab8f">PWR_PVDLevelConfig</a></div><div class="ttdeci">void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)</div><div class="ttdoc">Configures the voltage threshold detected by the Power Voltage Detector(PVD).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00231">stm32f4xx_pwr.c:231</a></div></div>
<div class="ttc" id="agroup___p_w_r___group2_html_ga42cad476b816e0a33594a933b3ed1acd"><div class="ttname"><a href="group___p_w_r___group2.html#ga42cad476b816e0a33594a933b3ed1acd">PWR_PVDCmd</a></div><div class="ttdeci">void PWR_PVDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Power Voltage Detector(PVD).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00256">stm32f4xx_pwr.c:256</a></div></div>
<div class="ttc" id="agroup___p_w_r___group4_html_ga547343cc21342f0f0c66c51cbbf274e9"><div class="ttname"><a href="group___p_w_r___group4.html#ga547343cc21342f0f0c66c51cbbf274e9">PWR_OverDriveCmd</a></div><div class="ttdeci">void PWR_OverDriveCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Over-Drive.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00480">stm32f4xx_pwr.c:480</a></div></div>
<div class="ttc" id="agroup___p_w_r___group4_html_ga83a4d6c5b048f2dab18e8fb04f5368d7"><div class="ttname"><a href="group___p_w_r___group4.html#ga83a4d6c5b048f2dab18e8fb04f5368d7">PWR_BackupRegulatorCmd</a></div><div class="ttdeci">void PWR_BackupRegulatorCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Backup Regulator.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00423">stm32f4xx_pwr.c:423</a></div></div>
<div class="ttc" id="agroup___p_w_r___group4_html_ga9d0f38d37bbbe83743da490232c401cb"><div class="ttname"><a href="group___p_w_r___group4.html#ga9d0f38d37bbbe83743da490232c401cb">PWR_OverDriveSWCmd</a></div><div class="ttdeci">void PWR_OverDriveSWCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Over-Drive switching.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00498">stm32f4xx_pwr.c:498</a></div></div>
<div class="ttc" id="agroup___p_w_r___group4_html_gada193dea79762f379d4e666a98f28d89"><div class="ttname"><a href="group___p_w_r___group4.html#gada193dea79762f379d4e666a98f28d89">PWR_MainRegulatorModeConfig</a></div><div class="ttdeci">void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)</div><div class="ttdoc">Configures the main internal regulator output voltage.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00445">stm32f4xx_pwr.c:445</a></div></div>
<div class="ttc" id="agroup___p_w_r___group4_html_gafbd92c224ccbd9a94ec457faac2841b9"><div class="ttname"><a href="group___p_w_r___group4.html#gafbd92c224ccbd9a94ec457faac2841b9">PWR_UnderDriveCmd</a></div><div class="ttdeci">void PWR_UnderDriveCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Under-Drive mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00525">stm32f4xx_pwr.c:525</a></div></div>
<div class="ttc" id="agroup___p_w_r___group5_html_gaf0af19a9fdf0324f2ada60c9bce1aab5"><div class="ttname"><a href="group___p_w_r___group5.html#gaf0af19a9fdf0324f2ada60c9bce1aab5">PWR_FlashPowerDownCmd</a></div><div class="ttdeci">void PWR_FlashPowerDownCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the Flash Power Down in STOP mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00669">stm32f4xx_pwr.c:669</a></div></div>
<div class="ttc" id="agroup___p_w_r___group6_html_ga00ddae00a9c327b81b24d2597b0052f3"><div class="ttname"><a href="group___p_w_r___group6.html#ga00ddae00a9c327b81b24d2597b0052f3">PWR_EnterSTANDBYMode</a></div><div class="ttdeci">void PWR_EnterSTANDBYMode(void)</div><div class="ttdoc">Enters STANDBY mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00928">stm32f4xx_pwr.c:928</a></div></div>
<div class="ttc" id="agroup___p_w_r___group6_html_ga694676ac06a9baf50eae45adae0118ab"><div class="ttname"><a href="group___p_w_r___group6.html#ga694676ac06a9baf50eae45adae0118ab">PWR_EnterSTOPMode</a></div><div class="ttdeci">void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</div><div class="ttdoc">Enters STOP mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00815">stm32f4xx_pwr.c:815</a></div></div>
<div class="ttc" id="agroup___p_w_r___group6_html_gaca6b21d0ecbaf60d866927811e90e08c"><div class="ttname"><a href="group___p_w_r___group6.html#gaca6b21d0ecbaf60d866927811e90e08c">PWR_EnterUnderDriveSTOPMode</a></div><div class="ttdeci">void PWR_EnterUnderDriveSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)</div><div class="ttdoc">Enters in Under-Drive STOP mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00879">stm32f4xx_pwr.c:879</a></div></div>
<div class="ttc" id="agroup___p_w_r___group7_html_ga01c4b2fbd16514b993324e101c3ddf7c"><div class="ttname"><a href="group___p_w_r___group7.html#ga01c4b2fbd16514b993324e101c3ddf7c">PWR_ClearFlag</a></div><div class="ttdeci">void PWR_ClearFlag(uint32_t PWR_FLAG)</div><div class="ttdoc">Clears the PWR's pending flags.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l01016">stm32f4xx_pwr.c:1016</a></div></div>
<div class="ttc" id="agroup___p_w_r___group7_html_gaa980163a4d83304280ee34942464b4ec"><div class="ttname"><a href="group___p_w_r___group7.html#gaa980163a4d83304280ee34942464b4ec">PWR_GetFlagStatus</a></div><div class="ttdeci">FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)</div><div class="ttdoc">Checks whether the specified PWR flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00988">stm32f4xx_pwr.c:988</a></div></div>
<div class="ttc" id="agroup___p_w_r___p_v_d__detection__level_html_gabac4485a57abc97aad91eaa0b65ae927"><div class="ttname"><a href="group___p_w_r___p_v_d__detection__level.html#gabac4485a57abc97aad91eaa0b65ae927">IS_PWR_PVD_LEVEL</a></div><div class="ttdeci">#define IS_PWR_PVD_LEVEL(LEVEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00067">stm32f4xx_pwr.h:67</a></div></div>
<div class="ttc" id="agroup___p_w_r___regulator___voltage___scale_html_gab7f9039ed34cc5af3d57606c726e66a2"><div class="ttname"><a href="group___p_w_r___regulator___voltage___scale.html#gab7f9039ed34cc5af3d57606c726e66a2">IS_PWR_REGULATOR_VOLTAGE</a></div><div class="ttdeci">#define IS_PWR_REGULATOR_VOLTAGE(VOLTAGE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00143">stm32f4xx_pwr.h:143</a></div></div>
<div class="ttc" id="agroup___p_w_r___regulator__state__in___s_t_o_p__mode_html_ga03c105070272141c0bab5f2b74469072"><div class="ttname"><a href="group___p_w_r___regulator__state__in___s_t_o_p__mode.html#ga03c105070272141c0bab5f2b74469072">IS_PWR_REGULATOR</a></div><div class="ttdeci">#define IS_PWR_REGULATOR(REGULATOR)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00086">stm32f4xx_pwr.h:86</a></div></div>
<div class="ttc" id="agroup___p_w_r___regulator__state__in___under_drive__mode_html_ga33dc716af19621b8c3ad42d7d41abef5"><div class="ttname"><a href="group___p_w_r___regulator__state__in___under_drive__mode.html#ga33dc716af19621b8c3ad42d7d41abef5">IS_PWR_REGULATOR_UNDERDRIVE</a></div><div class="ttdeci">#define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00099">stm32f4xx_pwr.h:99</a></div></div>
<div class="ttc" id="agroup___p_w_r___s_t_o_p__mode__entry_html_ga4a94eb1f400dec6e486fbc229cbea8a0"><div class="ttname"><a href="group___p_w_r___s_t_o_p__mode__entry.html#ga4a94eb1f400dec6e486fbc229cbea8a0">IS_PWR_STOP_ENTRY</a></div><div class="ttdeci">#define IS_PWR_STOP_ENTRY(ENTRY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00132">stm32f4xx_pwr.h:132</a></div></div>
<div class="ttc" id="agroup___p_w_r___s_t_o_p__mode__entry_html_gaa1e1362f3d0b93e8f5f674e18cfc96c4"><div class="ttname"><a href="group___p_w_r___s_t_o_p__mode__entry.html#gaa1e1362f3d0b93e8f5f674e18cfc96c4">PWR_STOPEntry_WFI</a></div><div class="ttdeci">#define PWR_STOPEntry_WFI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8h_source.html#l00130">stm32f4xx_pwr.h:130</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga1451a5ec810860a7c2e28c23f0c0e928"><div class="ttname"><a href="group___p_w_r.html#ga1451a5ec810860a7c2e28c23f0c0e928">CSR_BRE_BB</a></div><div class="ttdeci">#define CSR_BRE_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00125">stm32f4xx_pwr.c:125</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga1ce2817ed3cc064b3577f90cbb23be35"><div class="ttname"><a href="group___p_w_r.html#ga1ce2817ed3cc064b3577f90cbb23be35">CR_ODEN_BB</a></div><div class="ttdeci">#define CR_ODEN_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00076">stm32f4xx_pwr.c:76</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga333526e1d0a5fa4877ad982f9830bbeb"><div class="ttname"><a href="group___p_w_r.html#ga333526e1d0a5fa4877ad982f9830bbeb">CR_VOS_MASK</a></div><div class="ttdeci">#define CR_VOS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00132">stm32f4xx_pwr.c:132</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga4915f7ce72ac67213c7a5b50bce70d54"><div class="ttname"><a href="group___p_w_r.html#ga4915f7ce72ac67213c7a5b50bce70d54">CR_ODSWEN_BB</a></div><div class="ttdeci">#define CR_ODSWEN_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00080">stm32f4xx_pwr.c:80</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga49f51ef8285a6be76fd204d49a00709c"><div class="ttname"><a href="group___p_w_r.html#ga49f51ef8285a6be76fd204d49a00709c">CR_PVDE_BB</a></div><div class="ttdeci">#define CR_PVDE_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00064">stm32f4xx_pwr.c:64</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga57d7041b5d1bf0ec94fa18152a7fa208"><div class="ttname"><a href="group___p_w_r.html#ga57d7041b5d1bf0ec94fa18152a7fa208">CR_FPDS_BB</a></div><div class="ttdeci">#define CR_FPDS_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00068">stm32f4xx_pwr.c:68</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga799ab60bdbcfc1076cf2d7f206d09b0c"><div class="ttname"><a href="group___p_w_r.html#ga799ab60bdbcfc1076cf2d7f206d09b0c">CR_DBP_BB</a></div><div class="ttdeci">#define CR_DBP_BB</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00060">stm32f4xx_pwr.c:60</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_ga8ee6bf9218f3c476629dd9ee70deef21"><div class="ttname"><a href="group___p_w_r.html#ga8ee6bf9218f3c476629dd9ee70deef21">CR_DS_MASK</a></div><div class="ttdeci">#define CR_DS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00130">stm32f4xx_pwr.c:130</a></div></div>
<div class="ttc" id="agroup___p_w_r_html_gac4a30eebdd1d292331a578b189962e77"><div class="ttname"><a href="group___p_w_r.html#gac4a30eebdd1d292331a578b189962e77">CR_PLS_MASK</a></div><div class="ttdeci">#define CR_PLS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__pwr_8c_source.html#l00131">stm32f4xx_pwr.c:131</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga150acdf90bcc4c040af0d1f5e1055f4a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a">PWR_CR_UDEN</a></div><div class="ttdeci">#define PWR_CR_UDEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08737">stm32f4xx.h:8737</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c8075e98772470804c9e3fe74984115"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a></div><div class="ttdeci">#define PWR_CR_PDDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l08701">stm32f4xx.h:8701</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02191">stm32f4xx.h:2191</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga59ae4e17d5b35a934b1614f8ee883834"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga59ae4e17d5b35a934b1614f8ee883834">RCC_APB1Periph_PWR</a></div><div class="ttdeci">#define RCC_APB1Periph_PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00689">stm32f4xx_rcc.h:689</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02266">stm32f4xx_rcc.c:2266</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00074">stm32f4xx_conf.h:74</a></div></div>
<div class="ttc" id="astm32f4xx__pwr_8h_html"><div class="ttname"><a href="stm32f4xx__pwr_8h.html">stm32f4xx_pwr.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the PWR firmware library.</div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
