

================================================================
== Vitis HLS Report for 'ban_interface'
================================================================
* Date:           Wed Feb  9 15:34:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.419 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       62|  10.000 ns|  0.620 us|    2|   63|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 127
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 9 15 17 27 31 33 34 45 50 53 55 58 60 119 120 122 125 126 
2 --> 3 
3 --> 119 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 119 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 119 
15 --> 16 
16 --> 119 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 119 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 119 
31 --> 32 
32 --> 119 
33 --> 119 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 119 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 119 
50 --> 51 
51 --> 52 
52 --> 119 
53 --> 54 
54 --> 119 
55 --> 56 
56 --> 57 
57 --> 119 
58 --> 59 
59 --> 119 
60 --> 119 61 
61 --> 62 119 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 119 
118 --> 119 
119 --> 
120 --> 121 
121 --> 119 
122 --> 123 
123 --> 124 
124 --> 119 
125 --> 119 
126 --> 127 
127 --> 119 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 129 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op1"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %b_op2"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %b_op2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f_op"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%op_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op" [../src/ban_interface.cpp:4]   --->   Operation 138 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%f_op_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %f_op" [../src/ban_interface.cpp:4]   --->   Operation 139 'read' 'f_op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%b_op1_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op1" [../src/ban_interface.cpp:10]   --->   Operation 140 'read' 'b_op1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%b_op2_read = read i128 @_ssdm_op_Read.ap_auto.i128P0A, i128 %b_op2" [../src/ban_interface.cpp:10]   --->   Operation 141 'read' 'b_op2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.81ns)   --->   "%switch_ln8 = switch i32 %op_read, void %._crit_edge, i32 0, void, i32 1, void, i32 2, void, i32 3, void, i32 4, void, i32 5, void, i32 6, void, i32 7, void, i32 8, void, i32 9, void %_ifconv, i32 10, void, i32 11, void %_ifconv1, i32 12, void %_ifconv9, i32 13, void %_ifconv18, i32 14, void %_ifconv63, i32 15, void %_ifconv108, i32 16, void %_ifconv153, i32 17, void, i32 18, void, i32 19, void %_ifconv198, i32 20, void %_ifconv235, i32 21, void, i32 22, void, i32 23, void %_ifconv272, i32 24, void %_ifconv309, i32 25, void, i32 26, void, i32 27, void %_ifconv346, i32 28, void, i32 29, void %_ifconv383, i32 30, void %_ifconv392, i32 31, void %_ifconv401, i32 32, void %_ifconv442, i32 33, void %_ifconv540, i32 34, void %_ifconv638, i32 35, void %_ifconv679, i32 36, void %_ifconv688, i32 37, void %_ifconv697, i32 38, void, i32 39, void %_ifconv738, i32 40, void" [../src/ban_interface.cpp:8]   --->   Operation 142 'switch' 'switch_ln8' <Predicate = true> <Delay = 0.81>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln358_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:358]   --->   Operation 143 'partselect' 'trunc_ln358_4' <Predicate = (op_read == 24)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln358_3 = bitcast i32 %trunc_ln358_4" [../src/ban_s3.cpp:358]   --->   Operation 144 'bitcast' 'bitcast_ln358_3' <Predicate = (op_read == 24)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln358_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:358]   --->   Operation 145 'partselect' 'trunc_ln358_5' <Predicate = (op_read == 24)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln358_4 = bitcast i32 %trunc_ln358_5" [../src/ban_s3.cpp:358]   --->   Operation 146 'bitcast' 'bitcast_ln358_4' <Predicate = (op_read == 24)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln358_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:358]   --->   Operation 147 'partselect' 'trunc_ln358_6' <Predicate = (op_read == 24)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln358_5 = bitcast i32 %trunc_ln358_6" [../src/ban_s3.cpp:358]   --->   Operation 148 'bitcast' 'bitcast_ln358_5' <Predicate = (op_read == 24)> <Delay = 0.00>
ST_1 : Operation 149 [9/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 149 'fdiv' 'res_num_6' <Predicate = (op_read == 24)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [9/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 150 'fdiv' 'res_num_7' <Predicate = (op_read == 24)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [9/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 151 'fdiv' 'res_num_31' <Predicate = (op_read == 24)> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln342_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:342]   --->   Operation 152 'partselect' 'trunc_ln342_4' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln342_3 = bitcast i32 %trunc_ln342_4" [../src/ban_s3.cpp:342]   --->   Operation 153 'bitcast' 'bitcast_ln342_3' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln342_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:342]   --->   Operation 154 'partselect' 'trunc_ln342_5' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%bitcast_ln342_4 = bitcast i32 %trunc_ln342_5" [../src/ban_s3.cpp:342]   --->   Operation 155 'bitcast' 'bitcast_ln342_4' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln342_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:342]   --->   Operation 156 'partselect' 'trunc_ln342_6' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln342_5 = bitcast i32 %trunc_ln342_6" [../src/ban_s3.cpp:342]   --->   Operation 157 'bitcast' 'bitcast_ln342_5' <Predicate = (op_read == 23)> <Delay = 0.00>
ST_1 : Operation 158 [3/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln342_3, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 158 'fmul' 'res_num_4' <Predicate = (op_read == 23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [3/3] (7.01ns)   --->   "%res_num_5 = fmul i32 %bitcast_ln342_4, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 159 'fmul' 'res_num_5' <Predicate = (op_read == 23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [3/3] (7.01ns)   --->   "%res_num_24 = fmul i32 %bitcast_ln342_5, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 160 'fmul' 'res_num_24' <Predicate = (op_read == 23)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln98_3 = bitcast i32 %f_op_read" [../src/ban_s3.h:98]   --->   Operation 161 'bitcast' 'bitcast_ln98_3' <Predicate = (op_read == 22)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.35ns)   --->   "%xor_ln98 = xor i32 %bitcast_ln98_3, i32 2147483648" [../src/ban_s3.h:98]   --->   Operation 162 'xor' 'xor_ln98' <Predicate = (op_read == 22)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [2/2] (7.30ns)   --->   "%call_ret10 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_s3.h:97]   --->   Operation 163 'call' 'call_ret10' <Predicate = (op_read == 21)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 164 [2/2] (2.78ns)   --->   "%call_ret7 = call i128 @operator/=, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:42]   --->   Operation 164 'call' 'call_ret7' <Predicate = (op_read == 8)> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 165 [2/2] (7.30ns)   --->   "%call_ret6 = call i128 @operator*, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_s3.h:75]   --->   Operation 165 'call' 'call_ret6' <Predicate = (op_read == 7)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%b_p_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:105]   --->   Operation 166 'trunc' 'b_p_1' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln105_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:105]   --->   Operation 167 'partselect' 'trunc_ln105_7' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln105_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 168 'partselect' 'trunc_ln105_8' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln105_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 169 'partselect' 'trunc_ln105_9' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.35ns)   --->   "%xor_ln106_2 = xor i32 %trunc_ln105_7, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 170 'xor' 'xor_ln106_2' <Predicate = (op_read == 6)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%b_num_0_1 = bitcast i32 %xor_ln106_2" [../src/ban_s3.cpp:106]   --->   Operation 171 'bitcast' 'b_num_0_1' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.35ns)   --->   "%xor_ln107_2 = xor i32 %trunc_ln105_8, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 172 'xor' 'xor_ln107_2' <Predicate = (op_read == 6)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%b_num_1_1 = bitcast i32 %xor_ln107_2" [../src/ban_s3.cpp:107]   --->   Operation 173 'bitcast' 'b_num_1_1' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.35ns)   --->   "%xor_ln108_2 = xor i32 %trunc_ln105_9, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 174 'xor' 'xor_ln108_2' <Predicate = (op_read == 6)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%b_num_2_1 = bitcast i32 %xor_ln108_2" [../src/ban_s3.cpp:108]   --->   Operation 175 'bitcast' 'b_num_2_1' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_1 : Operation 176 [2/2] (3.20ns)   --->   "%call_ret5 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p_1, i32 %b_num_0_1, i32 %b_num_1_1, i32 %b_num_2_1" [../src/ban_s3.h:73]   --->   Operation 176 'call' 'call_ret5' <Predicate = (op_read == 6)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 177 [2/2] (3.20ns)   --->   "%call_ret4 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_s3.h:73]   --->   Operation 177 'call' 'call_ret4' <Predicate = (op_read == 5)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:170]   --->   Operation 178 'partselect' 'trunc_ln' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%c_num_0 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:170]   --->   Operation 179 'bitcast' 'c_num_0' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 180 [2/2] (2.78ns)   --->   "%tmp_45 = fcmp_oeq  i32 %c_num_0, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 180 'fcmp' 'tmp_45' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln27_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 181 'partselect' 'trunc_ln27_9' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%c_num_1 = bitcast i32 %trunc_ln27_9" [../src/ban_s3.cpp:27]   --->   Operation 182 'bitcast' 'c_num_1' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_1 : Operation 183 [2/2] (2.78ns)   --->   "%tmp_47 = fcmp_oeq  i32 %c_num_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 183 'fcmp' 'tmp_47' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 58> <Delay = 3.20>
ST_2 : Operation 184 [2/2] (3.20ns)   --->   "%out_90 = call i1 @operator>=, i32 %f_op_read, i128 %b_op1_read" [../src/ban_interface.cpp:170]   --->   Operation 184 'call' 'out_90' <Predicate = (op_read == 40)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln243_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:243]   --->   Operation 185 'partselect' 'trunc_ln243_3' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln243_3 = bitcast i32 %trunc_ln243_3" [../src/ban_s3.cpp:243]   --->   Operation 186 'bitcast' 'bitcast_ln243_3' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_2 : Operation 187 [2/2] (2.78ns)   --->   "%tmp_262 = fcmp_olt  i32 %bitcast_ln243_3, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 187 'fcmp' 'tmp_262' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [2/2] (2.78ns)   --->   "%tmp_264 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 188 'fcmp' 'tmp_264' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [2/2] (2.78ns)   --->   "%tmp_265 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 189 'fcmp' 'tmp_265' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [2/2] (2.78ns)   --->   "%tmp_266 = fcmp_olt  i32 %bitcast_ln243_3, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 190 'fcmp' 'tmp_266' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [2/2] (2.78ns)   --->   "%tmp_267 = fcmp_oeq  i32 %bitcast_ln243_3, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 191 'fcmp' 'tmp_267' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln246_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:246]   --->   Operation 192 'partselect' 'trunc_ln246_4' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln246_4 = bitcast i32 %trunc_ln246_4" [../src/ban_s3.cpp:246]   --->   Operation 193 'bitcast' 'bitcast_ln246_4' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (2.78ns)   --->   "%tmp_269 = fcmp_olt  i32 %bitcast_ln246_4, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 194 'fcmp' 'tmp_269' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [2/2] (2.78ns)   --->   "%tmp_270 = fcmp_oeq  i32 %bitcast_ln246_4, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 195 'fcmp' 'tmp_270' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln246_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:246]   --->   Operation 196 'partselect' 'trunc_ln246_10' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%bitcast_ln246_10 = bitcast i32 %trunc_ln246_10" [../src/ban_s3.cpp:246]   --->   Operation 197 'bitcast' 'bitcast_ln246_10' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (2.78ns)   --->   "%tmp_272 = fcmp_olt  i32 %bitcast_ln246_10, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 198 'fcmp' 'tmp_272' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [2/2] (3.20ns)   --->   "%out_88 = call i1 @operator>=, i32 %f_op_read, i128 %b_op1_read" [../src/ban_interface.cpp:162]   --->   Operation 199 'call' 'out_88' <Predicate = (op_read == 38)> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln243_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:243]   --->   Operation 200 'partselect' 'trunc_ln243_2' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln243_2 = bitcast i32 %trunc_ln243_2" [../src/ban_s3.cpp:243]   --->   Operation 201 'bitcast' 'bitcast_ln243_2' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_2 : Operation 202 [2/2] (2.78ns)   --->   "%tmp_251 = fcmp_olt  i32 %bitcast_ln243_2, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 202 'fcmp' 'tmp_251' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [2/2] (2.78ns)   --->   "%tmp_253 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 203 'fcmp' 'tmp_253' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [2/2] (2.78ns)   --->   "%tmp_254 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 204 'fcmp' 'tmp_254' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [2/2] (2.78ns)   --->   "%tmp_255 = fcmp_olt  i32 %bitcast_ln243_2, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 205 'fcmp' 'tmp_255' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [2/2] (2.78ns)   --->   "%tmp_256 = fcmp_oeq  i32 %bitcast_ln243_2, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 206 'fcmp' 'tmp_256' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln246_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:246]   --->   Operation 207 'partselect' 'trunc_ln246_3' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln246_3 = bitcast i32 %trunc_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 208 'bitcast' 'bitcast_ln246_3' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_2 : Operation 209 [2/2] (2.78ns)   --->   "%tmp_258 = fcmp_olt  i32 %bitcast_ln246_3, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 209 'fcmp' 'tmp_258' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [2/2] (2.78ns)   --->   "%tmp_259 = fcmp_oeq  i32 %bitcast_ln246_3, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 210 'fcmp' 'tmp_259' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln246_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:246]   --->   Operation 211 'partselect' 'trunc_ln246_9' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln246_9 = bitcast i32 %trunc_ln246_9" [../src/ban_s3.cpp:246]   --->   Operation 212 'bitcast' 'bitcast_ln246_9' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (2.78ns)   --->   "%tmp_261 = fcmp_olt  i32 %bitcast_ln246_9, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 213 'fcmp' 'tmp_261' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln27_24 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 214 'partselect' 'trunc_ln27_24' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln27_15 = bitcast i32 %trunc_ln27_24" [../src/ban_s3.cpp:27]   --->   Operation 215 'bitcast' 'bitcast_ln27_15' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (2.78ns)   --->   "%tmp_245 = fcmp_oeq  i32 %bitcast_ln27_15, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 216 'fcmp' 'tmp_245' <Predicate = (op_read == 36)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln27_30 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 217 'partselect' 'trunc_ln27_30' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln27_20 = bitcast i32 %trunc_ln27_30" [../src/ban_s3.cpp:27]   --->   Operation 218 'bitcast' 'bitcast_ln27_20' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (2.78ns)   --->   "%tmp_247 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 219 'fcmp' 'tmp_247' <Predicate = (op_read == 36)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln27_34 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 220 'partselect' 'trunc_ln27_34' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln27_24 = bitcast i32 %trunc_ln27_34" [../src/ban_s3.cpp:27]   --->   Operation 221 'bitcast' 'bitcast_ln27_24' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (2.78ns)   --->   "%tmp_249 = fcmp_oeq  i32 %bitcast_ln27_24, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 222 'fcmp' 'tmp_249' <Predicate = (op_read == 36)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln27_23 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 223 'partselect' 'trunc_ln27_23' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln27_14 = bitcast i32 %trunc_ln27_23" [../src/ban_s3.cpp:27]   --->   Operation 224 'bitcast' 'bitcast_ln27_14' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (2.78ns)   --->   "%tmp_238 = fcmp_oeq  i32 %bitcast_ln27_14, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 225 'fcmp' 'tmp_238' <Predicate = (op_read == 35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln27_29 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 226 'partselect' 'trunc_ln27_29' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%bitcast_ln27_19 = bitcast i32 %trunc_ln27_29" [../src/ban_s3.cpp:27]   --->   Operation 227 'bitcast' 'bitcast_ln27_19' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.78ns)   --->   "%tmp_240 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 228 'fcmp' 'tmp_240' <Predicate = (op_read == 35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln27_33 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 229 'partselect' 'trunc_ln27_33' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln27_23 = bitcast i32 %trunc_ln27_33" [../src/ban_s3.cpp:27]   --->   Operation 230 'bitcast' 'bitcast_ln27_23' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_2 : Operation 231 [2/2] (2.78ns)   --->   "%tmp_242 = fcmp_oeq  i32 %bitcast_ln27_23, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 231 'fcmp' 'tmp_242' <Predicate = (op_read == 35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln243_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:243]   --->   Operation 232 'partselect' 'trunc_ln243_1' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln243_1 = bitcast i32 %trunc_ln243_1" [../src/ban_s3.cpp:243]   --->   Operation 233 'bitcast' 'bitcast_ln243_1' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (2.78ns)   --->   "%tmp_225 = fcmp_olt  i32 %bitcast_ln243_1, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 234 'fcmp' 'tmp_225' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [2/2] (2.78ns)   --->   "%tmp_227 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 235 'fcmp' 'tmp_227' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [2/2] (2.78ns)   --->   "%tmp_228 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 236 'fcmp' 'tmp_228' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [2/2] (2.78ns)   --->   "%tmp_229 = fcmp_olt  i32 %bitcast_ln243_1, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 237 'fcmp' 'tmp_229' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [2/2] (2.78ns)   --->   "%tmp_230 = fcmp_oeq  i32 %bitcast_ln243_1, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 238 'fcmp' 'tmp_230' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln246_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:246]   --->   Operation 239 'partselect' 'trunc_ln246_2' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln246_2 = bitcast i32 %trunc_ln246_2" [../src/ban_s3.cpp:246]   --->   Operation 240 'bitcast' 'bitcast_ln246_2' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_2 : Operation 241 [2/2] (2.78ns)   --->   "%tmp_232 = fcmp_olt  i32 %bitcast_ln246_2, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 241 'fcmp' 'tmp_232' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [2/2] (2.78ns)   --->   "%tmp_233 = fcmp_oeq  i32 %bitcast_ln246_2, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 242 'fcmp' 'tmp_233' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln246_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:246]   --->   Operation 243 'partselect' 'trunc_ln246_8' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln246_7 = bitcast i32 %trunc_ln246_8" [../src/ban_s3.cpp:246]   --->   Operation 244 'bitcast' 'bitcast_ln246_7' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_2 : Operation 245 [2/2] (2.78ns)   --->   "%tmp_235 = fcmp_olt  i32 %bitcast_ln246_7, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 245 'fcmp' 'tmp_235' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln27_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 246 'partselect' 'trunc_ln27_15' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln27_8 = bitcast i32 %trunc_ln27_15" [../src/ban_s3.cpp:27]   --->   Operation 247 'bitcast' 'bitcast_ln27_8' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_2 : Operation 248 [2/2] (2.78ns)   --->   "%tmp_212 = fcmp_oeq  i32 %bitcast_ln27_8, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 248 'fcmp' 'tmp_212' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [2/2] (2.78ns)   --->   "%tmp_213 = fcmp_olt  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 249 'fcmp' 'tmp_213' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln27_22 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 250 'partselect' 'trunc_ln27_22' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln27_13 = bitcast i32 %trunc_ln27_22" [../src/ban_s3.cpp:27]   --->   Operation 251 'bitcast' 'bitcast_ln27_13' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_2 : Operation 252 [2/2] (2.78ns)   --->   "%tmp_215 = fcmp_oeq  i32 %bitcast_ln27_13, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 252 'fcmp' 'tmp_215' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln27_28 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 253 'partselect' 'trunc_ln27_28' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln27_18 = bitcast i32 %trunc_ln27_28" [../src/ban_s3.cpp:27]   --->   Operation 254 'bitcast' 'bitcast_ln27_18' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_2 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_217 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 255 'fcmp' 'tmp_217' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [2/2] (2.78ns)   --->   "%tmp_218 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 256 'fcmp' 'tmp_218' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [2/2] (2.78ns)   --->   "%tmp_219 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 257 'fcmp' 'tmp_219' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [2/2] (2.78ns)   --->   "%tmp_220 = fcmp_olt  i32 %bitcast_ln27_8, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 258 'fcmp' 'tmp_220' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [2/2] (2.78ns)   --->   "%tmp_221 = fcmp_olt  i32 %bitcast_ln27_13, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 259 'fcmp' 'tmp_221' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [2/2] (2.78ns)   --->   "%tmp_222 = fcmp_olt  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 260 'fcmp' 'tmp_222' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [2/2] (2.78ns)   --->   "%tmp_223 = fcmp_ole  i32 %bitcast_ln27_8, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 261 'fcmp' 'tmp_223' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 262 'partselect' 'trunc_ln27_13' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i32 %trunc_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 263 'bitcast' 'bitcast_ln27_7' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_2 : Operation 264 [2/2] (2.78ns)   --->   "%tmp_198 = fcmp_oeq  i32 %bitcast_ln27_7, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 264 'fcmp' 'tmp_198' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [2/2] (2.78ns)   --->   "%tmp_199 = fcmp_olt  i32 %bitcast_ln27_7, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 265 'fcmp' 'tmp_199' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln27_21 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 266 'partselect' 'trunc_ln27_21' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln27_12 = bitcast i32 %trunc_ln27_21" [../src/ban_s3.cpp:27]   --->   Operation 267 'bitcast' 'bitcast_ln27_12' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_2 : Operation 268 [2/2] (2.78ns)   --->   "%tmp_201 = fcmp_oeq  i32 %bitcast_ln27_12, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 268 'fcmp' 'tmp_201' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln27_27 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 269 'partselect' 'trunc_ln27_27' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln27_17 = bitcast i32 %trunc_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 270 'bitcast' 'bitcast_ln27_17' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_2 : Operation 271 [2/2] (2.78ns)   --->   "%tmp_203 = fcmp_oeq  i32 %bitcast_ln27_17, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 271 'fcmp' 'tmp_203' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [2/2] (2.78ns)   --->   "%tmp_204 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 272 'fcmp' 'tmp_204' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [2/2] (2.78ns)   --->   "%tmp_205 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 273 'fcmp' 'tmp_205' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [2/2] (2.78ns)   --->   "%tmp_206 = fcmp_olt  i32 %bitcast_ln27_7, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 274 'fcmp' 'tmp_206' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [2/2] (2.78ns)   --->   "%tmp_207 = fcmp_olt  i32 %bitcast_ln27_12, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 275 'fcmp' 'tmp_207' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [2/2] (2.78ns)   --->   "%tmp_208 = fcmp_olt  i32 %bitcast_ln27_17, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 276 'fcmp' 'tmp_208' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [2/2] (2.78ns)   --->   "%tmp_209 = fcmp_ole  i32 %bitcast_ln27_7, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 277 'fcmp' 'tmp_209' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:243]   --->   Operation 278 'partselect' 'trunc_ln14' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%bitcast_ln243 = bitcast i32 %trunc_ln14" [../src/ban_s3.cpp:243]   --->   Operation 279 'bitcast' 'bitcast_ln243' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_2 : Operation 280 [2/2] (2.78ns)   --->   "%tmp_185 = fcmp_olt  i32 %bitcast_ln243, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 280 'fcmp' 'tmp_185' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [2/2] (2.78ns)   --->   "%tmp_187 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 281 'fcmp' 'tmp_187' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [2/2] (2.78ns)   --->   "%tmp_188 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 282 'fcmp' 'tmp_188' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [2/2] (2.78ns)   --->   "%tmp_189 = fcmp_olt  i32 %bitcast_ln243, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 283 'fcmp' 'tmp_189' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [2/2] (2.78ns)   --->   "%tmp_190 = fcmp_oeq  i32 %bitcast_ln243, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 284 'fcmp' 'tmp_190' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:246]   --->   Operation 285 'partselect' 'trunc_ln15' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln246 = bitcast i32 %trunc_ln15" [../src/ban_s3.cpp:246]   --->   Operation 286 'bitcast' 'bitcast_ln246' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_2 : Operation 287 [2/2] (2.78ns)   --->   "%tmp_192 = fcmp_olt  i32 %bitcast_ln246, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 287 'fcmp' 'tmp_192' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [2/2] (2.78ns)   --->   "%tmp_193 = fcmp_oeq  i32 %bitcast_ln246, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 288 'fcmp' 'tmp_193' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln246_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:246]   --->   Operation 289 'partselect' 'trunc_ln246_5' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln246_5 = bitcast i32 %trunc_ln246_5" [../src/ban_s3.cpp:246]   --->   Operation 290 'bitcast' 'bitcast_ln246_5' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_2 : Operation 291 [2/2] (2.78ns)   --->   "%tmp_195 = fcmp_olt  i32 %bitcast_ln246_5, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 291 'fcmp' 'tmp_195' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln27_20 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 292 'partselect' 'trunc_ln27_20' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln27_11 = bitcast i32 %trunc_ln27_20" [../src/ban_s3.cpp:27]   --->   Operation 293 'bitcast' 'bitcast_ln27_11' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_2 : Operation 294 [2/2] (2.78ns)   --->   "%tmp_179 = fcmp_oeq  i32 %bitcast_ln27_11, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 294 'fcmp' 'tmp_179' <Predicate = (op_read == 30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln27_26 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 295 'partselect' 'trunc_ln27_26' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln27_16 = bitcast i32 %trunc_ln27_26" [../src/ban_s3.cpp:27]   --->   Operation 296 'bitcast' 'bitcast_ln27_16' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_2 : Operation 297 [2/2] (2.78ns)   --->   "%tmp_181 = fcmp_oeq  i32 %bitcast_ln27_16, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 297 'fcmp' 'tmp_181' <Predicate = (op_read == 30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln27_32 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 298 'partselect' 'trunc_ln27_32' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln27_22 = bitcast i32 %trunc_ln27_32" [../src/ban_s3.cpp:27]   --->   Operation 299 'bitcast' 'bitcast_ln27_22' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_2 : Operation 300 [2/2] (2.78ns)   --->   "%tmp_183 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 300 'fcmp' 'tmp_183' <Predicate = (op_read == 30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln27_19 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:27]   --->   Operation 301 'partselect' 'trunc_ln27_19' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln27_10 = bitcast i32 %trunc_ln27_19" [../src/ban_s3.cpp:27]   --->   Operation 302 'bitcast' 'bitcast_ln27_10' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_2 : Operation 303 [2/2] (2.78ns)   --->   "%tmp_172 = fcmp_oeq  i32 %bitcast_ln27_10, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 303 'fcmp' 'tmp_172' <Predicate = (op_read == 29)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln27_25 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:27]   --->   Operation 304 'partselect' 'trunc_ln27_25' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %trunc_ln27_25" [../src/ban_s3.cpp:27]   --->   Operation 305 'bitcast' 'bitcast_ln27' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_2 : Operation 306 [2/2] (2.78ns)   --->   "%tmp_174 = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 306 'fcmp' 'tmp_174' <Predicate = (op_read == 29)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln27_31 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 307 'partselect' 'trunc_ln27_31' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln27_21 = bitcast i32 %trunc_ln27_31" [../src/ban_s3.cpp:27]   --->   Operation 308 'bitcast' 'bitcast_ln27_21' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_2 : Operation 309 [2/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 309 'fcmp' 'tmp_176' <Predicate = (op_read == 29)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [2/2] (2.78ns)   --->   "%call_ret = call i128 @operator/, i32 %f_op_read, i128 %b_op1_read" [../src/ban_interface.cpp:122]   --->   Operation 310 'call' 'call_ret' <Predicate = (op_read == 28)> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 59> <Delay = 5.65>
ST_3 : Operation 311 [1/2] (5.65ns)   --->   "%out_90 = call i1 @operator>=, i32 %f_op_read, i128 %b_op1_read" [../src/ban_interface.cpp:170]   --->   Operation 311 'call' 'out_90' <Predicate = (op_read == 40)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i1 %out_90" [../src/ban_interface.cpp:170]   --->   Operation 312 'zext' 'zext_ln170' <Predicate = (op_read == 40)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.79ns)   --->   "%br_ln171 = br void %._crit_edge" [../src/ban_interface.cpp:171]   --->   Operation 313 'br' 'br_ln171' <Predicate = (op_read == 40)> <Delay = 0.79>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln241_3 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:241]   --->   Operation 314 'trunc' 'trunc_ln241_3' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%pl_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 315 'bitselect' 'pl_5' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.99ns)   --->   "%icmp_ln246_3 = icmp_slt  i32 %trunc_ln241_3, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 316 'icmp' 'icmp_ln246_3' <Predicate = (op_read == 39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:246]   --->   Operation 317 'partselect' 'tmp' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln246_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:246]   --->   Operation 318 'partselect' 'trunc_ln246_18' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.84ns)   --->   "%icmp_ln246_34 = icmp_ne  i8 %tmp, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 319 'icmp' 'icmp_ln246_34' <Predicate = (op_read == 39)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (1.05ns)   --->   "%icmp_ln246_35 = icmp_eq  i23 %trunc_ln246_18, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 320 'icmp' 'icmp_ln246_35' <Predicate = (op_read == 39)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.28ns)   --->   "%or_ln246_68 = or i1 %icmp_ln246_35, i1 %icmp_ln246_34" [../src/ban_s3.cpp:246]   --->   Operation 321 'or' 'or_ln246_68' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/2] (2.78ns)   --->   "%tmp_262 = fcmp_olt  i32 %bitcast_ln243_3, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 322 'fcmp' 'tmp_262' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.28ns)   --->   "%and_ln246_128 = and i1 %or_ln246_68, i1 %tmp_262" [../src/ban_s3.cpp:246]   --->   Operation 323 'and' 'and_ln246_128' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_5)   --->   "%xor_ln246_37 = xor i1 %and_ln246_128, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 324 'xor' 'xor_ln246_37' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_5 = or i1 %icmp_ln246_3, i1 %xor_ln246_37" [../src/ban_s3.cpp:246]   --->   Operation 325 'or' 'or_ln246_5' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln246_11 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 326 'bitcast' 'bitcast_ln246_11' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_263 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln246_11, i32 23, i32 30" [../src/ban_s3.cpp:246]   --->   Operation 327 'partselect' 'tmp_263' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln246_19 = trunc i32 %bitcast_ln246_11" [../src/ban_s3.cpp:246]   --->   Operation 328 'trunc' 'trunc_ln246_19' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.84ns)   --->   "%icmp_ln246_36 = icmp_ne  i8 %tmp_263, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 329 'icmp' 'icmp_ln246_36' <Predicate = (op_read == 39)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (1.05ns)   --->   "%icmp_ln246_37 = icmp_eq  i23 %trunc_ln246_19, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 330 'icmp' 'icmp_ln246_37' <Predicate = (op_read == 39)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.28ns)   --->   "%or_ln246_69 = or i1 %icmp_ln246_37, i1 %icmp_ln246_36" [../src/ban_s3.cpp:246]   --->   Operation 331 'or' 'or_ln246_69' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/2] (2.78ns)   --->   "%tmp_264 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 332 'fcmp' 'tmp_264' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_70)   --->   "%and_ln246_129 = and i1 %or_ln246_69, i1 %tmp_264" [../src/ban_s3.cpp:246]   --->   Operation 333 'and' 'and_ln246_129' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/2] (2.78ns)   --->   "%tmp_265 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 334 'fcmp' 'tmp_265' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_70)   --->   "%and_ln246_130 = and i1 %or_ln246_69, i1 %tmp_265" [../src/ban_s3.cpp:246]   --->   Operation 335 'and' 'and_ln246_130' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_70)   --->   "%and_ln246_131 = and i1 %and_ln246_128, i1 %and_ln246_130" [../src/ban_s3.cpp:246]   --->   Operation 336 'and' 'and_ln246_131' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_70 = or i1 %and_ln246_129, i1 %and_ln246_131" [../src/ban_s3.cpp:246]   --->   Operation 337 'or' 'or_ln246_70' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.99ns)   --->   "%icmp_ln246_9 = icmp_eq  i32 %trunc_ln241_3, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 338 'icmp' 'icmp_ln246_9' <Predicate = (op_read == 39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.28ns)   --->   "%and_ln246_132 = and i1 %or_ln246_68, i1 %or_ln246_69" [../src/ban_s3.cpp:246]   --->   Operation 339 'and' 'and_ln246_132' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/2] (2.78ns)   --->   "%tmp_266 = fcmp_olt  i32 %bitcast_ln243_3, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 340 'fcmp' 'tmp_266' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.28ns)   --->   "%and_ln246_133 = and i1 %and_ln246_132, i1 %tmp_266" [../src/ban_s3.cpp:246]   --->   Operation 341 'and' 'and_ln246_133' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/2] (2.78ns)   --->   "%tmp_267 = fcmp_oeq  i32 %bitcast_ln243_3, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 342 'fcmp' 'tmp_267' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.28ns)   --->   "%and_ln246_134 = and i1 %and_ln246_132, i1 %tmp_267" [../src/ban_s3.cpp:246]   --->   Operation 343 'and' 'and_ln246_134' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:246]   --->   Operation 344 'partselect' 'tmp_268' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln246_20 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:246]   --->   Operation 345 'partselect' 'trunc_ln246_20' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.84ns)   --->   "%icmp_ln246_38 = icmp_ne  i8 %tmp_268, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 346 'icmp' 'icmp_ln246_38' <Predicate = (op_read == 39)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (1.05ns)   --->   "%icmp_ln246_39 = icmp_eq  i23 %trunc_ln246_20, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 347 'icmp' 'icmp_ln246_39' <Predicate = (op_read == 39)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.28ns)   --->   "%or_ln246_71 = or i1 %icmp_ln246_39, i1 %icmp_ln246_38" [../src/ban_s3.cpp:246]   --->   Operation 348 'or' 'or_ln246_71' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/2] (2.78ns)   --->   "%tmp_269 = fcmp_olt  i32 %bitcast_ln246_4, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 349 'fcmp' 'tmp_269' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.28ns)   --->   "%and_ln246_135 = and i1 %or_ln246_71, i1 %tmp_269" [../src/ban_s3.cpp:246]   --->   Operation 350 'and' 'and_ln246_135' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/2] (2.78ns)   --->   "%tmp_270 = fcmp_oeq  i32 %bitcast_ln246_4, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 351 'fcmp' 'tmp_270' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node out_89)   --->   "%and_ln246_136 = and i1 %or_ln246_71, i1 %tmp_270" [../src/ban_s3.cpp:246]   --->   Operation 352 'and' 'and_ln246_136' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:246]   --->   Operation 353 'partselect' 'tmp_271' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln246_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:246]   --->   Operation 354 'partselect' 'trunc_ln246_21' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.84ns)   --->   "%icmp_ln246_40 = icmp_ne  i8 %tmp_271, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 355 'icmp' 'icmp_ln246_40' <Predicate = (op_read == 39)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (1.05ns)   --->   "%icmp_ln246_41 = icmp_eq  i23 %trunc_ln246_21, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 356 'icmp' 'icmp_ln246_41' <Predicate = (op_read == 39)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_3)   --->   "%or_ln246_72 = or i1 %icmp_ln246_41, i1 %icmp_ln246_40" [../src/ban_s3.cpp:246]   --->   Operation 357 'or' 'or_ln246_72' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/2] (2.78ns)   --->   "%tmp_272 = fcmp_olt  i32 %bitcast_ln246_10, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 358 'fcmp' 'tmp_272' <Predicate = (op_read == 39)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_3)   --->   "%and_ln246_137 = and i1 %or_ln246_72, i1 %tmp_272" [../src/ban_s3.cpp:246]   --->   Operation 359 'and' 'and_ln246_137' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_3)   --->   "%and_ln242_17 = and i1 %or_ln246_5, i1 %pl_5" [../src/ban_s3.cpp:242]   --->   Operation 360 'and' 'and_ln242_17' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln242_3 = select i1 %and_ln242_17, i1 %or_ln246_70, i1 %and_ln246_137" [../src/ban_s3.cpp:242]   --->   Operation 361 'select' 'select_ln242_3' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_138)   --->   "%xor_ln246_38 = xor i1 %icmp_ln246_3, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 362 'xor' 'xor_ln246_38' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_138 = and i1 %and_ln246_128, i1 %xor_ln246_38" [../src/ban_s3.cpp:246]   --->   Operation 363 'and' 'and_ln246_138' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_139)   --->   "%or_ln246_73 = or i1 %select_ln242_3, i1 %and_ln246_138" [../src/ban_s3.cpp:246]   --->   Operation 364 'or' 'or_ln246_73' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_139)   --->   "%or_ln246_74 = or i1 %icmp_ln246_9, i1 %and_ln246_138" [../src/ban_s3.cpp:246]   --->   Operation 365 'or' 'or_ln246_74' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_139)   --->   "%or_ln246_75 = or i1 %or_ln246_74, i1 %pl_5" [../src/ban_s3.cpp:246]   --->   Operation 366 'or' 'or_ln246_75' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_139 = and i1 %or_ln246_73, i1 %or_ln246_75" [../src/ban_s3.cpp:246]   --->   Operation 367 'and' 'and_ln246_139' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_141)   --->   "%xor_ln242_8 = xor i1 %pl_5, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 368 'xor' 'xor_ln242_8' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_141)   --->   "%and_ln246_140 = and i1 %icmp_ln246_9, i1 %xor_ln242_8" [../src/ban_s3.cpp:246]   --->   Operation 369 'and' 'and_ln246_140' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_141 = and i1 %and_ln246_140, i1 %or_ln246_5" [../src/ban_s3.cpp:246]   --->   Operation 370 'and' 'and_ln246_141' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_143)   --->   "%and_ln246_142 = and i1 %and_ln246_141, i1 %and_ln246_133" [../src/ban_s3.cpp:246]   --->   Operation 371 'and' 'and_ln246_142' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_143)   --->   "%or_ln246_76 = or i1 %and_ln246_142, i1 %and_ln246_139" [../src/ban_s3.cpp:246]   --->   Operation 372 'or' 'or_ln246_76' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_143)   --->   "%xor_ln246_39 = xor i1 %and_ln246_141, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 373 'xor' 'xor_ln246_39' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_143)   --->   "%or_ln246_77 = or i1 %and_ln246_134, i1 %xor_ln246_39" [../src/ban_s3.cpp:246]   --->   Operation 374 'or' 'or_ln246_77' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_143)   --->   "%or_ln246_78 = or i1 %or_ln246_77, i1 %and_ln246_133" [../src/ban_s3.cpp:246]   --->   Operation 375 'or' 'or_ln246_78' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 376 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_143 = and i1 %or_ln246_76, i1 %or_ln246_78" [../src/ban_s3.cpp:246]   --->   Operation 376 'and' 'and_ln246_143' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_145)   --->   "%xor_ln246_40 = xor i1 %and_ln246_133, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 377 'xor' 'xor_ln246_40' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_145)   --->   "%and_ln246_144 = and i1 %and_ln246_134, i1 %xor_ln246_40" [../src/ban_s3.cpp:246]   --->   Operation 378 'and' 'and_ln246_144' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_145 = and i1 %and_ln246_144, i1 %and_ln246_141" [../src/ban_s3.cpp:246]   --->   Operation 379 'and' 'and_ln246_145' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln118)   --->   "%and_ln246_146 = and i1 %and_ln246_145, i1 %and_ln246_135" [../src/ban_s3.cpp:246]   --->   Operation 380 'and' 'and_ln246_146' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln118)   --->   "%or_ln246_79 = or i1 %and_ln246_146, i1 %and_ln246_143" [../src/ban_s3.cpp:246]   --->   Operation 381 'or' 'or_ln246_79' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node out_89)   --->   "%or_ln246_80 = or i1 %and_ln246_136, i1 %and_ln246_135" [../src/ban_s3.cpp:246]   --->   Operation 382 'or' 'or_ln246_80' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node out_89)   --->   "%xor_ln246_41 = xor i1 %or_ln246_80, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 383 'xor' 'xor_ln246_41' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node out_89)   --->   "%and_ln246_147 = and i1 %and_ln246_145, i1 %xor_ln246_41" [../src/ban_s3.cpp:246]   --->   Operation 384 'and' 'and_ln246_147' <Predicate = (op_read == 39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln118 = xor i1 %or_ln246_79, i1 1" [../src/ban_s3.h:118]   --->   Operation 385 'xor' 'xor_ln118' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_89 = or i1 %and_ln246_147, i1 %xor_ln118" [../src/ban_s3.h:118]   --->   Operation 386 'or' 'out_89' <Predicate = (op_read == 39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i1 %out_89" [../src/ban_interface.cpp:166]   --->   Operation 387 'zext' 'zext_ln166' <Predicate = (op_read == 39)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.79ns)   --->   "%br_ln167 = br void %._crit_edge" [../src/ban_interface.cpp:167]   --->   Operation 388 'br' 'br_ln167' <Predicate = (op_read == 39)> <Delay = 0.79>
ST_3 : Operation 389 [1/2] (5.65ns)   --->   "%out_88 = call i1 @operator>=, i32 %f_op_read, i128 %b_op1_read" [../src/ban_interface.cpp:162]   --->   Operation 389 'call' 'out_88' <Predicate = (op_read == 38)> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i1 %out_88" [../src/ban_interface.cpp:162]   --->   Operation 390 'zext' 'zext_ln162' <Predicate = (op_read == 38)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.79ns)   --->   "%br_ln163 = br void %._crit_edge" [../src/ban_interface.cpp:163]   --->   Operation 391 'br' 'br_ln163' <Predicate = (op_read == 38)> <Delay = 0.79>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln241_2 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:241]   --->   Operation 392 'trunc' 'trunc_ln241_2' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%pl_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 393 'bitselect' 'pl_4' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.99ns)   --->   "%icmp_ln246_2 = icmp_slt  i32 %trunc_ln241_2, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 394 'icmp' 'icmp_ln246_2' <Predicate = (op_read == 37)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:246]   --->   Operation 395 'partselect' 'tmp_250' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln246_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:246]   --->   Operation 396 'partselect' 'trunc_ln246_14' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.84ns)   --->   "%icmp_ln246_26 = icmp_ne  i8 %tmp_250, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 397 'icmp' 'icmp_ln246_26' <Predicate = (op_read == 37)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (1.05ns)   --->   "%icmp_ln246_27 = icmp_eq  i23 %trunc_ln246_14, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 398 'icmp' 'icmp_ln246_27' <Predicate = (op_read == 37)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.28ns)   --->   "%or_ln246_55 = or i1 %icmp_ln246_27, i1 %icmp_ln246_26" [../src/ban_s3.cpp:246]   --->   Operation 399 'or' 'or_ln246_55' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/2] (2.78ns)   --->   "%tmp_251 = fcmp_olt  i32 %bitcast_ln243_2, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 400 'fcmp' 'tmp_251' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.28ns)   --->   "%and_ln246_108 = and i1 %or_ln246_55, i1 %tmp_251" [../src/ban_s3.cpp:246]   --->   Operation 401 'and' 'and_ln246_108' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_4)   --->   "%xor_ln246_32 = xor i1 %and_ln246_108, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 402 'xor' 'xor_ln246_32' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_4 = or i1 %icmp_ln246_2, i1 %xor_ln246_32" [../src/ban_s3.cpp:246]   --->   Operation 403 'or' 'or_ln246_4' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln246_8 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 404 'bitcast' 'bitcast_ln246_8' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln246_8, i32 23, i32 30" [../src/ban_s3.cpp:246]   --->   Operation 405 'partselect' 'tmp_252' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln246_15 = trunc i32 %bitcast_ln246_8" [../src/ban_s3.cpp:246]   --->   Operation 406 'trunc' 'trunc_ln246_15' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.84ns)   --->   "%icmp_ln246_28 = icmp_ne  i8 %tmp_252, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 407 'icmp' 'icmp_ln246_28' <Predicate = (op_read == 37)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (1.05ns)   --->   "%icmp_ln246_29 = icmp_eq  i23 %trunc_ln246_15, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 408 'icmp' 'icmp_ln246_29' <Predicate = (op_read == 37)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.28ns)   --->   "%or_ln246_56 = or i1 %icmp_ln246_29, i1 %icmp_ln246_28" [../src/ban_s3.cpp:246]   --->   Operation 409 'or' 'or_ln246_56' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/2] (2.78ns)   --->   "%tmp_253 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 410 'fcmp' 'tmp_253' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_57)   --->   "%and_ln246_109 = and i1 %or_ln246_56, i1 %tmp_253" [../src/ban_s3.cpp:246]   --->   Operation 411 'and' 'and_ln246_109' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/2] (2.78ns)   --->   "%tmp_254 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 412 'fcmp' 'tmp_254' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_57)   --->   "%and_ln246_110 = and i1 %or_ln246_56, i1 %tmp_254" [../src/ban_s3.cpp:246]   --->   Operation 413 'and' 'and_ln246_110' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_57)   --->   "%and_ln246_111 = and i1 %and_ln246_108, i1 %and_ln246_110" [../src/ban_s3.cpp:246]   --->   Operation 414 'and' 'and_ln246_111' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_57 = or i1 %and_ln246_109, i1 %and_ln246_111" [../src/ban_s3.cpp:246]   --->   Operation 415 'or' 'or_ln246_57' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.99ns)   --->   "%icmp_ln246_8 = icmp_eq  i32 %trunc_ln241_2, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 416 'icmp' 'icmp_ln246_8' <Predicate = (op_read == 37)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 417 [1/1] (0.28ns)   --->   "%and_ln246_112 = and i1 %or_ln246_55, i1 %or_ln246_56" [../src/ban_s3.cpp:246]   --->   Operation 417 'and' 'and_ln246_112' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/2] (2.78ns)   --->   "%tmp_255 = fcmp_olt  i32 %bitcast_ln243_2, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 418 'fcmp' 'tmp_255' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.28ns)   --->   "%and_ln246_113 = and i1 %and_ln246_112, i1 %tmp_255" [../src/ban_s3.cpp:246]   --->   Operation 419 'and' 'and_ln246_113' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/2] (2.78ns)   --->   "%tmp_256 = fcmp_oeq  i32 %bitcast_ln243_2, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 420 'fcmp' 'tmp_256' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.28ns)   --->   "%and_ln246_114 = and i1 %and_ln246_112, i1 %tmp_256" [../src/ban_s3.cpp:246]   --->   Operation 421 'and' 'and_ln246_114' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_257 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:246]   --->   Operation 422 'partselect' 'tmp_257' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln246_16 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:246]   --->   Operation 423 'partselect' 'trunc_ln246_16' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.84ns)   --->   "%icmp_ln246_30 = icmp_ne  i8 %tmp_257, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 424 'icmp' 'icmp_ln246_30' <Predicate = (op_read == 37)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (1.05ns)   --->   "%icmp_ln246_31 = icmp_eq  i23 %trunc_ln246_16, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 425 'icmp' 'icmp_ln246_31' <Predicate = (op_read == 37)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.28ns)   --->   "%or_ln246_58 = or i1 %icmp_ln246_31, i1 %icmp_ln246_30" [../src/ban_s3.cpp:246]   --->   Operation 426 'or' 'or_ln246_58' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/2] (2.78ns)   --->   "%tmp_258 = fcmp_olt  i32 %bitcast_ln246_3, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 427 'fcmp' 'tmp_258' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.28ns)   --->   "%and_ln246_115 = and i1 %or_ln246_58, i1 %tmp_258" [../src/ban_s3.cpp:246]   --->   Operation 428 'and' 'and_ln246_115' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/2] (2.78ns)   --->   "%tmp_259 = fcmp_oeq  i32 %bitcast_ln246_3, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 429 'fcmp' 'tmp_259' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node out_87)   --->   "%and_ln246_116 = and i1 %or_ln246_58, i1 %tmp_259" [../src/ban_s3.cpp:246]   --->   Operation 430 'and' 'and_ln246_116' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:246]   --->   Operation 431 'partselect' 'tmp_260' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln246_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:246]   --->   Operation 432 'partselect' 'trunc_ln246_17' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.84ns)   --->   "%icmp_ln246_32 = icmp_ne  i8 %tmp_260, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 433 'icmp' 'icmp_ln246_32' <Predicate = (op_read == 37)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (1.05ns)   --->   "%icmp_ln246_33 = icmp_eq  i23 %trunc_ln246_17, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 434 'icmp' 'icmp_ln246_33' <Predicate = (op_read == 37)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_2)   --->   "%or_ln246_59 = or i1 %icmp_ln246_33, i1 %icmp_ln246_32" [../src/ban_s3.cpp:246]   --->   Operation 435 'or' 'or_ln246_59' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/2] (2.78ns)   --->   "%tmp_261 = fcmp_olt  i32 %bitcast_ln246_9, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 436 'fcmp' 'tmp_261' <Predicate = (op_read == 37)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_2)   --->   "%and_ln246_117 = and i1 %or_ln246_59, i1 %tmp_261" [../src/ban_s3.cpp:246]   --->   Operation 437 'and' 'and_ln246_117' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_2)   --->   "%and_ln242_16 = and i1 %or_ln246_4, i1 %pl_4" [../src/ban_s3.cpp:242]   --->   Operation 438 'and' 'and_ln242_16' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln242_2 = select i1 %and_ln242_16, i1 %or_ln246_57, i1 %and_ln246_117" [../src/ban_s3.cpp:242]   --->   Operation 439 'select' 'select_ln242_2' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_118)   --->   "%xor_ln246_33 = xor i1 %icmp_ln246_2, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 440 'xor' 'xor_ln246_33' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_118 = and i1 %and_ln246_108, i1 %xor_ln246_33" [../src/ban_s3.cpp:246]   --->   Operation 441 'and' 'and_ln246_118' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_119)   --->   "%or_ln246_60 = or i1 %select_ln242_2, i1 %and_ln246_118" [../src/ban_s3.cpp:246]   --->   Operation 442 'or' 'or_ln246_60' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_119)   --->   "%or_ln246_61 = or i1 %icmp_ln246_8, i1 %and_ln246_118" [../src/ban_s3.cpp:246]   --->   Operation 443 'or' 'or_ln246_61' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_119)   --->   "%or_ln246_62 = or i1 %or_ln246_61, i1 %pl_4" [../src/ban_s3.cpp:246]   --->   Operation 444 'or' 'or_ln246_62' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_119 = and i1 %or_ln246_60, i1 %or_ln246_62" [../src/ban_s3.cpp:246]   --->   Operation 445 'and' 'and_ln246_119' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_121)   --->   "%xor_ln242_7 = xor i1 %pl_4, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 446 'xor' 'xor_ln242_7' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_121)   --->   "%and_ln246_120 = and i1 %icmp_ln246_8, i1 %xor_ln242_7" [../src/ban_s3.cpp:246]   --->   Operation 447 'and' 'and_ln246_120' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_121 = and i1 %and_ln246_120, i1 %or_ln246_4" [../src/ban_s3.cpp:246]   --->   Operation 448 'and' 'and_ln246_121' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_123)   --->   "%and_ln246_122 = and i1 %and_ln246_121, i1 %and_ln246_113" [../src/ban_s3.cpp:246]   --->   Operation 449 'and' 'and_ln246_122' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_123)   --->   "%or_ln246_63 = or i1 %and_ln246_122, i1 %and_ln246_119" [../src/ban_s3.cpp:246]   --->   Operation 450 'or' 'or_ln246_63' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_123)   --->   "%xor_ln246_34 = xor i1 %and_ln246_121, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 451 'xor' 'xor_ln246_34' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_123)   --->   "%or_ln246_64 = or i1 %and_ln246_114, i1 %xor_ln246_34" [../src/ban_s3.cpp:246]   --->   Operation 452 'or' 'or_ln246_64' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_123)   --->   "%or_ln246_65 = or i1 %or_ln246_64, i1 %and_ln246_113" [../src/ban_s3.cpp:246]   --->   Operation 453 'or' 'or_ln246_65' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_123 = and i1 %or_ln246_63, i1 %or_ln246_65" [../src/ban_s3.cpp:246]   --->   Operation 454 'and' 'and_ln246_123' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_125)   --->   "%xor_ln246_35 = xor i1 %and_ln246_113, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 455 'xor' 'xor_ln246_35' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_125)   --->   "%and_ln246_124 = and i1 %and_ln246_114, i1 %xor_ln246_35" [../src/ban_s3.cpp:246]   --->   Operation 456 'and' 'and_ln246_124' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_125 = and i1 %and_ln246_124, i1 %and_ln246_121" [../src/ban_s3.cpp:246]   --->   Operation 457 'and' 'and_ln246_125' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node xor_ln118_1)   --->   "%and_ln246_126 = and i1 %and_ln246_125, i1 %and_ln246_115" [../src/ban_s3.cpp:246]   --->   Operation 458 'and' 'and_ln246_126' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node xor_ln118_1)   --->   "%or_ln246_66 = or i1 %and_ln246_126, i1 %and_ln246_123" [../src/ban_s3.cpp:246]   --->   Operation 459 'or' 'or_ln246_66' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node out_87)   --->   "%or_ln246_67 = or i1 %and_ln246_116, i1 %and_ln246_115" [../src/ban_s3.cpp:246]   --->   Operation 460 'or' 'or_ln246_67' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node out_87)   --->   "%xor_ln246_36 = xor i1 %or_ln246_67, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 461 'xor' 'xor_ln246_36' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node out_87)   --->   "%and_ln246_127 = and i1 %and_ln246_125, i1 %xor_ln246_36" [../src/ban_s3.cpp:246]   --->   Operation 462 'and' 'and_ln246_127' <Predicate = (op_read == 37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln118_1 = xor i1 %or_ln246_66, i1 1" [../src/ban_s3.h:118]   --->   Operation 463 'xor' 'xor_ln118_1' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_87 = or i1 %and_ln246_127, i1 %xor_ln118_1" [../src/ban_s3.h:118]   --->   Operation 464 'or' 'out_87' <Predicate = (op_read == 37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i1 %out_87" [../src/ban_interface.cpp:158]   --->   Operation 465 'zext' 'zext_ln158' <Predicate = (op_read == 37)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.79ns)   --->   "%br_ln159 = br void %._crit_edge" [../src/ban_interface.cpp:159]   --->   Operation 466 'br' 'br_ln159' <Predicate = (op_read == 37)> <Delay = 0.79>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln27_52 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 467 'trunc' 'trunc_ln27_52' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.99ns)   --->   "%icmp_ln27_6 = icmp_eq  i32 %trunc_ln27_52, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 468 'icmp' 'icmp_ln27_6' <Predicate = (op_read == 36)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_243 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 469 'partselect' 'tmp_243' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln27_53 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 470 'partselect' 'trunc_ln27_53' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln27_31 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 471 'bitcast' 'bitcast_ln27_31' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_31, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 472 'partselect' 'tmp_244' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln27_54 = trunc i32 %bitcast_ln27_31" [../src/ban_s3.cpp:27]   --->   Operation 473 'trunc' 'trunc_ln27_54' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.84ns)   --->   "%icmp_ln27_66 = icmp_ne  i8 %tmp_243, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 474 'icmp' 'icmp_ln27_66' <Predicate = (op_read == 36)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (1.05ns)   --->   "%icmp_ln27_67 = icmp_eq  i23 %trunc_ln27_53, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 475 'icmp' 'icmp_ln27_67' <Predicate = (op_read == 36)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_56)   --->   "%or_ln27_37 = or i1 %icmp_ln27_67, i1 %icmp_ln27_66" [../src/ban_s3.cpp:27]   --->   Operation 476 'or' 'or_ln27_37' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.84ns)   --->   "%icmp_ln27_68 = icmp_ne  i8 %tmp_244, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 477 'icmp' 'icmp_ln27_68' <Predicate = (op_read == 36)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (1.05ns)   --->   "%icmp_ln27_69 = icmp_eq  i23 %trunc_ln27_54, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 478 'icmp' 'icmp_ln27_69' <Predicate = (op_read == 36)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_56)   --->   "%or_ln27_38 = or i1 %icmp_ln27_69, i1 %icmp_ln27_68" [../src/ban_s3.cpp:27]   --->   Operation 479 'or' 'or_ln27_38' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_56)   --->   "%and_ln27_55 = and i1 %or_ln27_37, i1 %or_ln27_38" [../src/ban_s3.cpp:27]   --->   Operation 480 'and' 'and_ln27_55' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/2] (2.78ns)   --->   "%tmp_245 = fcmp_oeq  i32 %bitcast_ln27_15, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 481 'fcmp' 'tmp_245' <Predicate = (op_read == 36)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_56 = and i1 %and_ln27_55, i1 %tmp_245" [../src/ban_s3.cpp:27]   --->   Operation 482 'and' 'and_ln27_56' <Predicate = (op_read == 36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 483 'partselect' 'tmp_246' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln27_55 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 484 'partselect' 'trunc_ln27_55' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.84ns)   --->   "%icmp_ln27_70 = icmp_ne  i8 %tmp_246, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 485 'icmp' 'icmp_ln27_70' <Predicate = (op_read == 36)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (1.05ns)   --->   "%icmp_ln27_71 = icmp_eq  i23 %trunc_ln27_55, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 486 'icmp' 'icmp_ln27_71' <Predicate = (op_read == 36)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_61)   --->   "%or_ln27_39 = or i1 %icmp_ln27_71, i1 %icmp_ln27_70" [../src/ban_s3.cpp:27]   --->   Operation 487 'or' 'or_ln27_39' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/2] (2.78ns)   --->   "%tmp_247 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 488 'fcmp' 'tmp_247' <Predicate = (op_read == 36)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_61)   --->   "%and_ln27_57 = and i1 %or_ln27_39, i1 %tmp_247" [../src/ban_s3.cpp:27]   --->   Operation 489 'and' 'and_ln27_57' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 490 'partselect' 'tmp_248' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln27_56 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 491 'partselect' 'trunc_ln27_56' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.84ns)   --->   "%icmp_ln27_72 = icmp_ne  i8 %tmp_248, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 492 'icmp' 'icmp_ln27_72' <Predicate = (op_read == 36)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (1.05ns)   --->   "%icmp_ln27_73 = icmp_eq  i23 %trunc_ln27_56, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 493 'icmp' 'icmp_ln27_73' <Predicate = (op_read == 36)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node out_86)   --->   "%or_ln27_40 = or i1 %icmp_ln27_73, i1 %icmp_ln27_72" [../src/ban_s3.cpp:27]   --->   Operation 494 'or' 'or_ln27_40' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/2] (2.78ns)   --->   "%tmp_249 = fcmp_oeq  i32 %bitcast_ln27_24, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 495 'fcmp' 'tmp_249' <Predicate = (op_read == 36)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node out_86)   --->   "%and_ln27_58 = and i1 %or_ln27_40, i1 %tmp_249" [../src/ban_s3.cpp:27]   --->   Operation 496 'and' 'and_ln27_58' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node out_86)   --->   "%and_ln27_59 = and i1 %and_ln27_58, i1 %icmp_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 497 'and' 'and_ln27_59' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node out_86)   --->   "%xor_ln27_17 = xor i1 %and_ln27_59, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 498 'xor' 'xor_ln27_17' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_61)   --->   "%and_ln27_60 = and i1 %and_ln27_57, i1 %and_ln27_56" [../src/ban_s3.cpp:27]   --->   Operation 499 'and' 'and_ln27_60' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_61)   --->   "%xor_ln27_18 = xor i1 %and_ln27_60, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 500 'xor' 'xor_ln27_18' <Predicate = (op_read == 36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_61 = and i1 %icmp_ln27_6, i1 %xor_ln27_18" [../src/ban_s3.cpp:27]   --->   Operation 501 'and' 'and_ln27_61' <Predicate = (op_read == 36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_86 = or i1 %and_ln27_61, i1 %xor_ln27_17" [../src/ban_s3.cpp:27]   --->   Operation 502 'or' 'out_86' <Predicate = (op_read == 36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i1 %out_86" [../src/ban_interface.cpp:154]   --->   Operation 503 'zext' 'zext_ln154' <Predicate = (op_read == 36)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.79ns)   --->   "%br_ln155 = br void %._crit_edge" [../src/ban_interface.cpp:155]   --->   Operation 504 'br' 'br_ln155' <Predicate = (op_read == 36)> <Delay = 0.79>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln27_17 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 505 'trunc' 'trunc_ln27_17' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.99ns)   --->   "%icmp_ln27_5 = icmp_eq  i32 %trunc_ln27_17, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 506 'icmp' 'icmp_ln27_5' <Predicate = (op_read == 35)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 507 'partselect' 'tmp_236' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln27_48 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 508 'partselect' 'trunc_ln27_48' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.00ns)   --->   "%bitcast_ln27_30 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 509 'bitcast' 'bitcast_ln27_30' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_30, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 510 'partselect' 'tmp_237' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln27_49 = trunc i32 %bitcast_ln27_30" [../src/ban_s3.cpp:27]   --->   Operation 511 'trunc' 'trunc_ln27_49' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 512 [1/1] (0.84ns)   --->   "%icmp_ln27_58 = icmp_ne  i8 %tmp_236, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 512 'icmp' 'icmp_ln27_58' <Predicate = (op_read == 35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (1.05ns)   --->   "%icmp_ln27_59 = icmp_eq  i23 %trunc_ln27_48, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 513 'icmp' 'icmp_ln27_59' <Predicate = (op_read == 35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_49)   --->   "%or_ln27_32 = or i1 %icmp_ln27_59, i1 %icmp_ln27_58" [../src/ban_s3.cpp:27]   --->   Operation 514 'or' 'or_ln27_32' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.84ns)   --->   "%icmp_ln27_60 = icmp_ne  i8 %tmp_237, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 515 'icmp' 'icmp_ln27_60' <Predicate = (op_read == 35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (1.05ns)   --->   "%icmp_ln27_61 = icmp_eq  i23 %trunc_ln27_49, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 516 'icmp' 'icmp_ln27_61' <Predicate = (op_read == 35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_49)   --->   "%or_ln27_33 = or i1 %icmp_ln27_61, i1 %icmp_ln27_60" [../src/ban_s3.cpp:27]   --->   Operation 517 'or' 'or_ln27_33' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_49)   --->   "%and_ln27_48 = and i1 %or_ln27_32, i1 %or_ln27_33" [../src/ban_s3.cpp:27]   --->   Operation 518 'and' 'and_ln27_48' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/2] (2.78ns)   --->   "%tmp_238 = fcmp_oeq  i32 %bitcast_ln27_14, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 519 'fcmp' 'tmp_238' <Predicate = (op_read == 35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_49 = and i1 %and_ln27_48, i1 %tmp_238" [../src/ban_s3.cpp:27]   --->   Operation 520 'and' 'and_ln27_49' <Predicate = (op_read == 35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_239 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 521 'partselect' 'tmp_239' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln27_50 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 522 'partselect' 'trunc_ln27_50' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.84ns)   --->   "%icmp_ln27_62 = icmp_ne  i8 %tmp_239, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 523 'icmp' 'icmp_ln27_62' <Predicate = (op_read == 35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (1.05ns)   --->   "%icmp_ln27_63 = icmp_eq  i23 %trunc_ln27_50, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 524 'icmp' 'icmp_ln27_63' <Predicate = (op_read == 35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_36)   --->   "%or_ln27_34 = or i1 %icmp_ln27_63, i1 %icmp_ln27_62" [../src/ban_s3.cpp:27]   --->   Operation 525 'or' 'or_ln27_34' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/2] (2.78ns)   --->   "%tmp_240 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 526 'fcmp' 'tmp_240' <Predicate = (op_read == 35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_36)   --->   "%and_ln27_50 = and i1 %or_ln27_34, i1 %tmp_240" [../src/ban_s3.cpp:27]   --->   Operation 527 'and' 'and_ln27_50' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_241 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 528 'partselect' 'tmp_241' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln27_51 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 529 'partselect' 'trunc_ln27_51' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (0.84ns)   --->   "%icmp_ln27_64 = icmp_ne  i8 %tmp_241, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 530 'icmp' 'icmp_ln27_64' <Predicate = (op_read == 35)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (1.05ns)   --->   "%icmp_ln27_65 = icmp_eq  i23 %trunc_ln27_51, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 531 'icmp' 'icmp_ln27_65' <Predicate = (op_read == 35)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node out_85)   --->   "%or_ln27_35 = or i1 %icmp_ln27_65, i1 %icmp_ln27_64" [../src/ban_s3.cpp:27]   --->   Operation 532 'or' 'or_ln27_35' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/2] (2.78ns)   --->   "%tmp_242 = fcmp_oeq  i32 %bitcast_ln27_23, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 533 'fcmp' 'tmp_242' <Predicate = (op_read == 35)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node out_85)   --->   "%and_ln27_51 = and i1 %or_ln27_35, i1 %tmp_242" [../src/ban_s3.cpp:27]   --->   Operation 534 'and' 'and_ln27_51' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node out_85)   --->   "%and_ln27_52 = and i1 %and_ln27_51, i1 %icmp_ln27_5" [../src/ban_s3.cpp:27]   --->   Operation 535 'and' 'and_ln27_52' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_36)   --->   "%and_ln27_53 = and i1 %and_ln27_50, i1 %and_ln27_49" [../src/ban_s3.cpp:27]   --->   Operation 536 'and' 'and_ln27_53' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_36)   --->   "%xor_ln27_16 = xor i1 %icmp_ln27_5, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 537 'xor' 'xor_ln27_16' <Predicate = (op_read == 35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_36 = or i1 %and_ln27_53, i1 %xor_ln27_16" [../src/ban_s3.cpp:27]   --->   Operation 538 'or' 'or_ln27_36' <Predicate = (op_read == 35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_85 = and i1 %and_ln27_52, i1 %or_ln27_36" [../src/ban_s3.cpp:27]   --->   Operation 539 'and' 'out_85' <Predicate = (op_read == 35)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i1 %out_85" [../src/ban_interface.cpp:150]   --->   Operation 540 'zext' 'zext_ln150' <Predicate = (op_read == 35)> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.79ns)   --->   "%br_ln151 = br void %._crit_edge" [../src/ban_interface.cpp:151]   --->   Operation 541 'br' 'br_ln151' <Predicate = (op_read == 35)> <Delay = 0.79>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln241_1 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:241]   --->   Operation 542 'trunc' 'trunc_ln241_1' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%pl_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 543 'bitselect' 'pl_3' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.99ns)   --->   "%icmp_ln246_1 = icmp_slt  i32 %trunc_ln241_1, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 544 'icmp' 'icmp_ln246_1' <Predicate = (op_read == 34)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:246]   --->   Operation 545 'partselect' 'tmp_224' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln246_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:246]   --->   Operation 546 'partselect' 'trunc_ln246_1' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.84ns)   --->   "%icmp_ln246_18 = icmp_ne  i8 %tmp_224, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 547 'icmp' 'icmp_ln246_18' <Predicate = (op_read == 34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (1.05ns)   --->   "%icmp_ln246_19 = icmp_eq  i23 %trunc_ln246_1, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 548 'icmp' 'icmp_ln246_19' <Predicate = (op_read == 34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.28ns)   --->   "%or_ln246_42 = or i1 %icmp_ln246_19, i1 %icmp_ln246_18" [../src/ban_s3.cpp:246]   --->   Operation 549 'or' 'or_ln246_42' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/2] (2.78ns)   --->   "%tmp_225 = fcmp_olt  i32 %bitcast_ln243_1, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 550 'fcmp' 'tmp_225' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.28ns)   --->   "%and_ln246_88 = and i1 %or_ln246_42, i1 %tmp_225" [../src/ban_s3.cpp:246]   --->   Operation 551 'and' 'and_ln246_88' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_3)   --->   "%xor_ln246_27 = xor i1 %and_ln246_88, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 552 'xor' 'xor_ln246_27' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_3 = or i1 %icmp_ln246_1, i1 %xor_ln246_27" [../src/ban_s3.cpp:246]   --->   Operation 553 'or' 'or_ln246_3' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln246_6 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 554 'bitcast' 'bitcast_ln246_6' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln246_6, i32 23, i32 30" [../src/ban_s3.cpp:246]   --->   Operation 555 'partselect' 'tmp_226' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln246_11 = trunc i32 %bitcast_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 556 'trunc' 'trunc_ln246_11' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.84ns)   --->   "%icmp_ln246_20 = icmp_ne  i8 %tmp_226, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 557 'icmp' 'icmp_ln246_20' <Predicate = (op_read == 34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (1.05ns)   --->   "%icmp_ln246_21 = icmp_eq  i23 %trunc_ln246_11, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 558 'icmp' 'icmp_ln246_21' <Predicate = (op_read == 34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.28ns)   --->   "%or_ln246_43 = or i1 %icmp_ln246_21, i1 %icmp_ln246_20" [../src/ban_s3.cpp:246]   --->   Operation 559 'or' 'or_ln246_43' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/2] (2.78ns)   --->   "%tmp_227 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 560 'fcmp' 'tmp_227' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_44)   --->   "%and_ln246_89 = and i1 %or_ln246_43, i1 %tmp_227" [../src/ban_s3.cpp:246]   --->   Operation 561 'and' 'and_ln246_89' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/2] (2.78ns)   --->   "%tmp_228 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 562 'fcmp' 'tmp_228' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_44)   --->   "%and_ln246_90 = and i1 %or_ln246_43, i1 %tmp_228" [../src/ban_s3.cpp:246]   --->   Operation 563 'and' 'and_ln246_90' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_44)   --->   "%and_ln246_91 = and i1 %and_ln246_88, i1 %and_ln246_90" [../src/ban_s3.cpp:246]   --->   Operation 564 'and' 'and_ln246_91' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_44 = or i1 %and_ln246_89, i1 %and_ln246_91" [../src/ban_s3.cpp:246]   --->   Operation 565 'or' 'or_ln246_44' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.99ns)   --->   "%icmp_ln246_7 = icmp_eq  i32 %trunc_ln241_1, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 566 'icmp' 'icmp_ln246_7' <Predicate = (op_read == 34)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.28ns)   --->   "%and_ln246_92 = and i1 %or_ln246_42, i1 %or_ln246_43" [../src/ban_s3.cpp:246]   --->   Operation 567 'and' 'and_ln246_92' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/2] (2.78ns)   --->   "%tmp_229 = fcmp_olt  i32 %bitcast_ln243_1, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 568 'fcmp' 'tmp_229' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.28ns)   --->   "%and_ln246_93 = and i1 %and_ln246_92, i1 %tmp_229" [../src/ban_s3.cpp:246]   --->   Operation 569 'and' 'and_ln246_93' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/2] (2.78ns)   --->   "%tmp_230 = fcmp_oeq  i32 %bitcast_ln243_1, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 570 'fcmp' 'tmp_230' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.28ns)   --->   "%and_ln246_94 = and i1 %and_ln246_92, i1 %tmp_230" [../src/ban_s3.cpp:246]   --->   Operation 571 'and' 'and_ln246_94' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_231 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:246]   --->   Operation 572 'partselect' 'tmp_231' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln246_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:246]   --->   Operation 573 'partselect' 'trunc_ln246_12' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.84ns)   --->   "%icmp_ln246_22 = icmp_ne  i8 %tmp_231, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 574 'icmp' 'icmp_ln246_22' <Predicate = (op_read == 34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (1.05ns)   --->   "%icmp_ln246_23 = icmp_eq  i23 %trunc_ln246_12, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 575 'icmp' 'icmp_ln246_23' <Predicate = (op_read == 34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.28ns)   --->   "%or_ln246_45 = or i1 %icmp_ln246_23, i1 %icmp_ln246_22" [../src/ban_s3.cpp:246]   --->   Operation 576 'or' 'or_ln246_45' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/2] (2.78ns)   --->   "%tmp_232 = fcmp_olt  i32 %bitcast_ln246_2, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 577 'fcmp' 'tmp_232' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.28ns)   --->   "%and_ln246_95 = and i1 %or_ln246_45, i1 %tmp_232" [../src/ban_s3.cpp:246]   --->   Operation 578 'and' 'and_ln246_95' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/2] (2.78ns)   --->   "%tmp_233 = fcmp_oeq  i32 %bitcast_ln246_2, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 579 'fcmp' 'tmp_233' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node out_84)   --->   "%and_ln246_96 = and i1 %or_ln246_45, i1 %tmp_233" [../src/ban_s3.cpp:246]   --->   Operation 580 'and' 'and_ln246_96' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:246]   --->   Operation 581 'partselect' 'tmp_234' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln246_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:246]   --->   Operation 582 'partselect' 'trunc_ln246_13' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.84ns)   --->   "%icmp_ln246_24 = icmp_ne  i8 %tmp_234, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 583 'icmp' 'icmp_ln246_24' <Predicate = (op_read == 34)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (1.05ns)   --->   "%icmp_ln246_25 = icmp_eq  i23 %trunc_ln246_13, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 584 'icmp' 'icmp_ln246_25' <Predicate = (op_read == 34)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_1)   --->   "%or_ln246_46 = or i1 %icmp_ln246_25, i1 %icmp_ln246_24" [../src/ban_s3.cpp:246]   --->   Operation 585 'or' 'or_ln246_46' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 586 [1/2] (2.78ns)   --->   "%tmp_235 = fcmp_olt  i32 %bitcast_ln246_7, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 586 'fcmp' 'tmp_235' <Predicate = (op_read == 34)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_1)   --->   "%and_ln246_97 = and i1 %or_ln246_46, i1 %tmp_235" [../src/ban_s3.cpp:246]   --->   Operation 587 'and' 'and_ln246_97' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln242_1)   --->   "%and_ln242_15 = and i1 %or_ln246_3, i1 %pl_3" [../src/ban_s3.cpp:242]   --->   Operation 588 'and' 'and_ln242_15' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln242_1 = select i1 %and_ln242_15, i1 %or_ln246_44, i1 %and_ln246_97" [../src/ban_s3.cpp:242]   --->   Operation 589 'select' 'select_ln242_1' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_98)   --->   "%xor_ln246_28 = xor i1 %icmp_ln246_1, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 590 'xor' 'xor_ln246_28' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_98 = and i1 %and_ln246_88, i1 %xor_ln246_28" [../src/ban_s3.cpp:246]   --->   Operation 591 'and' 'and_ln246_98' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_99)   --->   "%or_ln246_47 = or i1 %select_ln242_1, i1 %and_ln246_98" [../src/ban_s3.cpp:246]   --->   Operation 592 'or' 'or_ln246_47' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_99)   --->   "%or_ln246_48 = or i1 %icmp_ln246_7, i1 %and_ln246_98" [../src/ban_s3.cpp:246]   --->   Operation 593 'or' 'or_ln246_48' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_99)   --->   "%or_ln246_49 = or i1 %or_ln246_48, i1 %pl_3" [../src/ban_s3.cpp:246]   --->   Operation 594 'or' 'or_ln246_49' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_99 = and i1 %or_ln246_47, i1 %or_ln246_49" [../src/ban_s3.cpp:246]   --->   Operation 595 'and' 'and_ln246_99' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_101)   --->   "%xor_ln242_6 = xor i1 %pl_3, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 596 'xor' 'xor_ln242_6' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_101)   --->   "%and_ln246_100 = and i1 %icmp_ln246_7, i1 %xor_ln242_6" [../src/ban_s3.cpp:246]   --->   Operation 597 'and' 'and_ln246_100' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_101 = and i1 %and_ln246_100, i1 %or_ln246_3" [../src/ban_s3.cpp:246]   --->   Operation 598 'and' 'and_ln246_101' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_103)   --->   "%and_ln246_102 = and i1 %and_ln246_101, i1 %and_ln246_93" [../src/ban_s3.cpp:246]   --->   Operation 599 'and' 'and_ln246_102' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_103)   --->   "%or_ln246_50 = or i1 %and_ln246_102, i1 %and_ln246_99" [../src/ban_s3.cpp:246]   --->   Operation 600 'or' 'or_ln246_50' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_103)   --->   "%xor_ln246_29 = xor i1 %and_ln246_101, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 601 'xor' 'xor_ln246_29' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_103)   --->   "%or_ln246_51 = or i1 %and_ln246_94, i1 %xor_ln246_29" [../src/ban_s3.cpp:246]   --->   Operation 602 'or' 'or_ln246_51' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_103)   --->   "%or_ln246_52 = or i1 %or_ln246_51, i1 %and_ln246_93" [../src/ban_s3.cpp:246]   --->   Operation 603 'or' 'or_ln246_52' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_103 = and i1 %or_ln246_50, i1 %or_ln246_52" [../src/ban_s3.cpp:246]   --->   Operation 604 'and' 'and_ln246_103' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_105)   --->   "%xor_ln246_30 = xor i1 %and_ln246_93, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 605 'xor' 'xor_ln246_30' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_105)   --->   "%and_ln246_104 = and i1 %and_ln246_94, i1 %xor_ln246_30" [../src/ban_s3.cpp:246]   --->   Operation 606 'and' 'and_ln246_104' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_105 = and i1 %and_ln246_104, i1 %and_ln246_101" [../src/ban_s3.cpp:246]   --->   Operation 607 'and' 'and_ln246_105' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112)   --->   "%and_ln246_106 = and i1 %and_ln246_105, i1 %and_ln246_95" [../src/ban_s3.cpp:246]   --->   Operation 608 'and' 'and_ln246_106' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln112)   --->   "%or_ln246_53 = or i1 %and_ln246_106, i1 %and_ln246_103" [../src/ban_s3.cpp:246]   --->   Operation 609 'or' 'or_ln246_53' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node out_84)   --->   "%or_ln246_54 = or i1 %and_ln246_96, i1 %and_ln246_95" [../src/ban_s3.cpp:246]   --->   Operation 610 'or' 'or_ln246_54' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node out_84)   --->   "%xor_ln246_31 = xor i1 %or_ln246_54, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 611 'xor' 'xor_ln246_31' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node out_84)   --->   "%and_ln246_107 = and i1 %and_ln246_105, i1 %xor_ln246_31" [../src/ban_s3.cpp:246]   --->   Operation 612 'and' 'and_ln246_107' <Predicate = (op_read == 34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln112 = xor i1 %or_ln246_53, i1 1" [../src/ban_s3.h:112]   --->   Operation 613 'xor' 'xor_ln112' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_84 = or i1 %and_ln246_107, i1 %xor_ln112" [../src/ban_s3.h:112]   --->   Operation 614 'or' 'out_84' <Predicate = (op_read == 34)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i1 %out_84" [../src/ban_interface.cpp:146]   --->   Operation 615 'zext' 'zext_ln146' <Predicate = (op_read == 34)> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.79ns)   --->   "%br_ln147 = br void %._crit_edge" [../src/ban_interface.cpp:147]   --->   Operation 616 'br' 'br_ln147' <Predicate = (op_read == 34)> <Delay = 0.79>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln27_14 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 617 'trunc' 'trunc_ln27_14' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.99ns)   --->   "%icmp_ln27_4 = icmp_ne  i32 %trunc_ln27_14, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 618 'icmp' 'icmp_ln27_4' <Predicate = (op_read == 33)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 619 'partselect' 'tmp_210' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln27_45 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 620 'partselect' 'trunc_ln27_45' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln27_29 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 621 'bitcast' 'bitcast_ln27_29' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_211 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_29, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 622 'partselect' 'tmp_211' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln27_16 = trunc i32 %bitcast_ln27_29" [../src/ban_s3.cpp:27]   --->   Operation 623 'trunc' 'trunc_ln27_16' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.84ns)   --->   "%icmp_ln27_50 = icmp_ne  i8 %tmp_210, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 624 'icmp' 'icmp_ln27_50' <Predicate = (op_read == 33)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (1.05ns)   --->   "%icmp_ln27_51 = icmp_eq  i23 %trunc_ln27_45, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 625 'icmp' 'icmp_ln27_51' <Predicate = (op_read == 33)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.28ns)   --->   "%or_ln27_27 = or i1 %icmp_ln27_51, i1 %icmp_ln27_50" [../src/ban_s3.cpp:27]   --->   Operation 626 'or' 'or_ln27_27' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.84ns)   --->   "%icmp_ln27_52 = icmp_ne  i8 %tmp_211, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 627 'icmp' 'icmp_ln27_52' <Predicate = (op_read == 33)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (1.05ns)   --->   "%icmp_ln27_53 = icmp_eq  i23 %trunc_ln27_16, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 628 'icmp' 'icmp_ln27_53' <Predicate = (op_read == 33)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.28ns)   --->   "%or_ln27_28 = or i1 %icmp_ln27_53, i1 %icmp_ln27_52" [../src/ban_s3.cpp:27]   --->   Operation 629 'or' 'or_ln27_28' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.28ns)   --->   "%and_ln27_39 = and i1 %or_ln27_27, i1 %or_ln27_28" [../src/ban_s3.cpp:27]   --->   Operation 630 'and' 'and_ln27_39' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/2] (2.78ns)   --->   "%tmp_212 = fcmp_oeq  i32 %bitcast_ln27_8, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 631 'fcmp' 'tmp_212' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.28ns)   --->   "%and_ln27_40 = and i1 %and_ln27_39, i1 %tmp_212" [../src/ban_s3.cpp:27]   --->   Operation 632 'and' 'and_ln27_40' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%xor_ln27_12 = xor i1 %and_ln27_40, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 633 'xor' 'xor_ln27_12' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_3 = or i1 %icmp_ln27_4, i1 %xor_ln27_12" [../src/ban_s3.cpp:27]   --->   Operation 634 'or' 'or_ln27_3' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%pl_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 635 'bitselect' 'pl_2' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.99ns)   --->   "%icmp_ln246_5 = icmp_slt  i32 %trunc_ln27_14, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 636 'icmp' 'icmp_ln246_5' <Predicate = (op_read == 33)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 637 [1/2] (2.78ns)   --->   "%tmp_213 = fcmp_olt  i32 %bitcast_ln27_8, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 637 'fcmp' 'tmp_213' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.28ns)   --->   "%and_ln246_65 = and i1 %or_ln27_27, i1 %tmp_213" [../src/ban_s3.cpp:246]   --->   Operation 638 'and' 'and_ln246_65' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.28ns)   --->   "%xor_ln246_19 = xor i1 %and_ln246_65, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 639 'xor' 'xor_ln246_19' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_74)   --->   "%or_ln246_7 = or i1 %icmp_ln246_5, i1 %xor_ln246_19" [../src/ban_s3.cpp:246]   --->   Operation 640 'or' 'or_ln246_7' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 641 'partselect' 'tmp_214' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln27_46 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 642 'partselect' 'trunc_ln27_46' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.84ns)   --->   "%icmp_ln27_54 = icmp_ne  i8 %tmp_214, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 643 'icmp' 'icmp_ln27_54' <Predicate = (op_read == 33)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (1.05ns)   --->   "%icmp_ln27_55 = icmp_eq  i23 %trunc_ln27_46, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 644 'icmp' 'icmp_ln27_55' <Predicate = (op_read == 33)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.28ns)   --->   "%or_ln27_29 = or i1 %icmp_ln27_55, i1 %icmp_ln27_54" [../src/ban_s3.cpp:27]   --->   Operation 645 'or' 'or_ln27_29' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/2] (2.78ns)   --->   "%tmp_215 = fcmp_oeq  i32 %bitcast_ln27_13, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 646 'fcmp' 'tmp_215' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.28ns)   --->   "%and_ln27_41 = and i1 %or_ln27_29, i1 %tmp_215" [../src/ban_s3.cpp:27]   --->   Operation 647 'and' 'and_ln27_41' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.28ns)   --->   "%xor_ln27_13 = xor i1 %and_ln27_41, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 648 'xor' 'xor_ln27_13' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 649 'partselect' 'tmp_216' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln27_47 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 650 'partselect' 'trunc_ln27_47' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.84ns)   --->   "%icmp_ln27_56 = icmp_ne  i8 %tmp_216, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 651 'icmp' 'icmp_ln27_56' <Predicate = (op_read == 33)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 652 [1/1] (1.05ns)   --->   "%icmp_ln27_57 = icmp_eq  i23 %trunc_ln27_47, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 652 'icmp' 'icmp_ln27_57' <Predicate = (op_read == 33)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (0.28ns)   --->   "%or_ln27_30 = or i1 %icmp_ln27_57, i1 %icmp_ln27_56" [../src/ban_s3.cpp:27]   --->   Operation 653 'or' 'or_ln27_30' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/2] (2.78ns)   --->   "%tmp_217 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 654 'fcmp' 'tmp_217' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.28ns)   --->   "%and_ln27_42 = and i1 %or_ln27_30, i1 %tmp_217" [../src/ban_s3.cpp:27]   --->   Operation 655 'and' 'and_ln27_42' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 656 [1/2] (2.78ns)   --->   "%tmp_218 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 656 'fcmp' 'tmp_218' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.28ns)   --->   "%and_ln246_66 = and i1 %or_ln27_28, i1 %tmp_218" [../src/ban_s3.cpp:246]   --->   Operation 657 'and' 'and_ln246_66' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_77)   --->   "%xor_ln246_20 = xor i1 %and_ln246_66, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 658 'xor' 'xor_ln246_20' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/2] (2.78ns)   --->   "%tmp_219 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 659 'fcmp' 'tmp_219' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.28ns)   --->   "%and_ln246_67 = and i1 %or_ln27_28, i1 %tmp_219" [../src/ban_s3.cpp:246]   --->   Operation 660 'and' 'and_ln246_67' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_77)   --->   "%xor_ln246_21 = xor i1 %and_ln246_67, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 661 'xor' 'xor_ln246_21' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_77)   --->   "%or_ln246_14 = or i1 %xor_ln246_19, i1 %xor_ln246_21" [../src/ban_s3.cpp:246]   --->   Operation 662 'or' 'or_ln246_14' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_77)   --->   "%and_ln246_5 = and i1 %or_ln246_14, i1 %xor_ln246_20" [../src/ban_s3.cpp:246]   --->   Operation 663 'and' 'and_ln246_5' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_35)   --->   "%and_ln246_68 = and i1 %and_ln246_65, i1 %and_ln246_67" [../src/ban_s3.cpp:246]   --->   Operation 664 'and' 'and_ln246_68' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_35 = or i1 %and_ln246_66, i1 %and_ln246_68" [../src/ban_s3.cpp:246]   --->   Operation 665 'or' 'or_ln246_35' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln246_1)   --->   "%or_ln246_15 = or i1 %icmp_ln27_4, i1 %or_ln246_35" [../src/ban_s3.cpp:246]   --->   Operation 666 'or' 'or_ln246_15' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 667 [1/2] (2.78ns)   --->   "%tmp_220 = fcmp_olt  i32 %bitcast_ln27_8, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 667 'fcmp' 'tmp_220' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.28ns)   --->   "%and_ln246_69 = and i1 %and_ln27_39, i1 %tmp_220" [../src/ban_s3.cpp:246]   --->   Operation 668 'and' 'and_ln246_69' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/2] (2.78ns)   --->   "%tmp_221 = fcmp_olt  i32 %bitcast_ln27_13, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 669 'fcmp' 'tmp_221' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.28ns)   --->   "%and_ln246_70 = and i1 %or_ln27_29, i1 %tmp_221" [../src/ban_s3.cpp:246]   --->   Operation 670 'and' 'and_ln246_70' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/2] (2.78ns)   --->   "%tmp_222 = fcmp_olt  i32 %bitcast_ln27_18, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 671 'fcmp' 'tmp_222' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_36)   --->   "%and_ln246_71 = and i1 %or_ln27_30, i1 %tmp_222" [../src/ban_s3.cpp:246]   --->   Operation 672 'and' 'and_ln246_71' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.28ns)   --->   "%xor_ln27_14 = xor i1 %icmp_ln27_4, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 673 'xor' 'xor_ln27_14' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.28ns)   --->   "%and_ln27_43 = and i1 %and_ln27_40, i1 %xor_ln27_14" [../src/ban_s3.cpp:27]   --->   Operation 674 'and' 'and_ln27_43' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_37)   --->   "%and_ln27_44 = and i1 %and_ln27_41, i1 %and_ln27_43" [../src/ban_s3.cpp:27]   --->   Operation 675 'and' 'and_ln27_44' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_37)   --->   "%and_ln27_45 = and i1 %and_ln27_42, i1 %and_ln27_44" [../src/ban_s3.cpp:27]   --->   Operation 676 'and' 'and_ln27_45' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_36)   --->   "%xor_ln246_22 = xor i1 %icmp_ln246_5, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 677 'xor' 'xor_ln246_22' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_36)   --->   "%and_ln246_72 = and i1 %and_ln246_65, i1 %xor_ln246_22" [../src/ban_s3.cpp:246]   --->   Operation 678 'and' 'and_ln246_72' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_36)   --->   "%and_ln246_73 = and i1 %or_ln27_3, i1 %and_ln246_72" [../src/ban_s3.cpp:246]   --->   Operation 679 'and' 'and_ln246_73' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_36 = or i1 %and_ln246_71, i1 %and_ln246_73" [../src/ban_s3.cpp:246]   --->   Operation 680 'or' 'or_ln246_36' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_37 = or i1 %or_ln246_36, i1 %and_ln27_45" [../src/ban_s3.cpp:246]   --->   Operation 681 'or' 'or_ln246_37' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_74 = and i1 %or_ln27_3, i1 %or_ln246_7" [../src/ban_s3.cpp:246]   --->   Operation 682 'and' 'and_ln246_74' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.28ns)   --->   "%and_ln242_10 = and i1 %and_ln246_74, i1 %pl_2" [../src/ban_s3.cpp:242]   --->   Operation 683 'and' 'and_ln242_10' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln246_1)   --->   "%and_ln246_75 = and i1 %and_ln242_10, i1 %or_ln246_15" [../src/ban_s3.cpp:246]   --->   Operation 684 'and' 'and_ln246_75' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln246_1 = select i1 %and_ln246_75, i1 %or_ln246_35, i1 %or_ln246_37" [../src/ban_s3.cpp:246]   --->   Operation 685 'select' 'select_ln246_1' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node or_ln242_1)   --->   "%xor_ln27_15 = xor i1 %and_ln27_42, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 686 'xor' 'xor_ln27_15' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node or_ln242_1)   --->   "%or_ln27_31 = or i1 %xor_ln27_13, i1 %xor_ln27_15" [../src/ban_s3.cpp:27]   --->   Operation 687 'or' 'or_ln27_31' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node or_ln242_1)   --->   "%and_ln27_47 = and i1 %or_ln27_31, i1 %and_ln27_43" [../src/ban_s3.cpp:27]   --->   Operation 688 'and' 'and_ln27_47' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node or_ln242_1)   --->   "%xor_ln242_4 = xor i1 %pl_2, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 689 'xor' 'xor_ln242_4' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node or_ln242_1)   --->   "%and_ln242_11 = and i1 %and_ln246_74, i1 %xor_ln242_4" [../src/ban_s3.cpp:242]   --->   Operation 690 'and' 'and_ln242_11' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln242_1 = or i1 %and_ln27_47, i1 %and_ln242_11" [../src/ban_s3.cpp:242]   --->   Operation 691 'or' 'or_ln242_1' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_39)   --->   "%and_ln242_12 = and i1 %icmp_ln27_4, i1 %or_ln242_1" [../src/ban_s3.cpp:242]   --->   Operation 692 'and' 'and_ln242_12' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_39)   --->   "%xor_ln242_5 = xor i1 %and_ln242_12, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 693 'xor' 'xor_ln242_5' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_39)   --->   "%and_ln242_13 = and i1 %select_ln246_1, i1 %xor_ln242_5" [../src/ban_s3.cpp:242]   --->   Operation 694 'and' 'and_ln242_13' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_38)   --->   "%and_ln242_14 = and i1 %or_ln242_1, i1 %xor_ln27_14" [../src/ban_s3.cpp:242]   --->   Operation 695 'and' 'and_ln242_14' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_77)   --->   "%and_ln246_76 = and i1 %and_ln242_10, i1 %xor_ln27_14" [../src/ban_s3.cpp:246]   --->   Operation 696 'and' 'and_ln246_76' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_77 = and i1 %and_ln246_76, i1 %and_ln246_5" [../src/ban_s3.cpp:246]   --->   Operation 697 'and' 'and_ln246_77' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 698 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_38 = or i1 %and_ln242_14, i1 %and_ln246_77" [../src/ban_s3.cpp:246]   --->   Operation 698 'or' 'or_ln246_38' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_39)   --->   "%and_ln246_78 = and i1 %and_ln246_69, i1 %or_ln246_38" [../src/ban_s3.cpp:246]   --->   Operation 699 'and' 'and_ln246_78' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_39 = or i1 %and_ln246_78, i1 %and_ln242_13" [../src/ban_s3.cpp:246]   --->   Operation 700 'or' 'or_ln246_39' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/2] (2.78ns)   --->   "%tmp_223 = fcmp_ole  i32 %bitcast_ln27_8, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 701 'fcmp' 'tmp_223' <Predicate = (op_read == 33)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_80)   --->   "%and_ln246_79 = and i1 %and_ln27_39, i1 %tmp_223" [../src/ban_s3.cpp:246]   --->   Operation 702 'and' 'and_ln246_79' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_80)   --->   "%xor_ln246_23 = xor i1 %or_ln246_38, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 703 'xor' 'xor_ln246_23' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_80)   --->   "%or_ln246_40 = or i1 %and_ln246_79, i1 %xor_ln246_23" [../src/ban_s3.cpp:246]   --->   Operation 704 'or' 'or_ln246_40' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_80 = and i1 %or_ln246_39, i1 %or_ln246_40" [../src/ban_s3.cpp:246]   --->   Operation 705 'and' 'and_ln246_80' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_81)   --->   "%xor_ln246_24 = xor i1 %and_ln246_69, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 706 'xor' 'xor_ln246_24' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_81 = and i1 %and_ln27_40, i1 %xor_ln246_24" [../src/ban_s3.cpp:246]   --->   Operation 707 'and' 'and_ln246_81' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_41)   --->   "%and_ln246_82 = and i1 %and_ln246_70, i1 %or_ln246_38" [../src/ban_s3.cpp:246]   --->   Operation 708 'and' 'and_ln246_82' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_41)   --->   "%and_ln246_83 = and i1 %and_ln246_82, i1 %and_ln246_81" [../src/ban_s3.cpp:246]   --->   Operation 709 'and' 'and_ln246_83' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 710 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_41 = or i1 %and_ln246_83, i1 %and_ln246_80" [../src/ban_s3.cpp:246]   --->   Operation 710 'or' 'or_ln246_41' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node out_83)   --->   "%xor_ln246_25 = xor i1 %and_ln246_70, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 711 'xor' 'xor_ln246_25' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node out_83)   --->   "%and_ln246_84 = and i1 %and_ln246_81, i1 %xor_ln246_25" [../src/ban_s3.cpp:246]   --->   Operation 712 'and' 'and_ln246_84' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node out_83)   --->   "%and_ln246_85 = and i1 %or_ln246_38, i1 %xor_ln27_13" [../src/ban_s3.cpp:246]   --->   Operation 713 'and' 'and_ln246_85' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node out_83)   --->   "%and_ln246_86 = and i1 %and_ln246_85, i1 %and_ln246_84" [../src/ban_s3.cpp:246]   --->   Operation 714 'and' 'and_ln246_86' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node out_83)   --->   "%xor_ln246_26 = xor i1 %and_ln246_86, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 715 'xor' 'xor_ln246_26' <Predicate = (op_read == 33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_83 = and i1 %or_ln246_41, i1 %xor_ln246_26" [../src/ban_s3.cpp:246]   --->   Operation 716 'and' 'out_83' <Predicate = (op_read == 33)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i1 %out_83" [../src/ban_interface.cpp:142]   --->   Operation 717 'zext' 'zext_ln142' <Predicate = (op_read == 33)> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.79ns)   --->   "%br_ln143 = br void %._crit_edge" [../src/ban_interface.cpp:143]   --->   Operation 718 'br' 'br_ln143' <Predicate = (op_read == 33)> <Delay = 0.79>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln27_11 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 719 'trunc' 'trunc_ln27_11' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.99ns)   --->   "%icmp_ln27_3 = icmp_ne  i32 %trunc_ln27_11, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 720 'icmp' 'icmp_ln27_3' <Predicate = (op_read == 32)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 721 'partselect' 'tmp_196' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln27_43 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 722 'partselect' 'trunc_ln27_43' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "%bitcast_ln27_28 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 723 'bitcast' 'bitcast_ln27_28' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_28, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 724 'partselect' 'tmp_197' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln27_12 = trunc i32 %bitcast_ln27_28" [../src/ban_s3.cpp:27]   --->   Operation 725 'trunc' 'trunc_ln27_12' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.84ns)   --->   "%icmp_ln27_42 = icmp_ne  i8 %tmp_196, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 726 'icmp' 'icmp_ln27_42' <Predicate = (op_read == 32)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 727 [1/1] (1.05ns)   --->   "%icmp_ln27_43 = icmp_eq  i23 %trunc_ln27_43, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 727 'icmp' 'icmp_ln27_43' <Predicate = (op_read == 32)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.28ns)   --->   "%or_ln27_22 = or i1 %icmp_ln27_43, i1 %icmp_ln27_42" [../src/ban_s3.cpp:27]   --->   Operation 728 'or' 'or_ln27_22' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.84ns)   --->   "%icmp_ln27_44 = icmp_ne  i8 %tmp_197, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 729 'icmp' 'icmp_ln27_44' <Predicate = (op_read == 32)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/1] (1.05ns)   --->   "%icmp_ln27_45 = icmp_eq  i23 %trunc_ln27_12, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 730 'icmp' 'icmp_ln27_45' <Predicate = (op_read == 32)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 731 [1/1] (0.28ns)   --->   "%or_ln27_23 = or i1 %icmp_ln27_45, i1 %icmp_ln27_44" [../src/ban_s3.cpp:27]   --->   Operation 731 'or' 'or_ln27_23' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.28ns)   --->   "%and_ln27_30 = and i1 %or_ln27_22, i1 %or_ln27_23" [../src/ban_s3.cpp:27]   --->   Operation 732 'and' 'and_ln27_30' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/2] (2.78ns)   --->   "%tmp_198 = fcmp_oeq  i32 %bitcast_ln27_7, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 733 'fcmp' 'tmp_198' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.28ns)   --->   "%and_ln27_31 = and i1 %and_ln27_30, i1 %tmp_198" [../src/ban_s3.cpp:27]   --->   Operation 734 'and' 'and_ln27_31' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%xor_ln27_8 = xor i1 %and_ln27_31, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 735 'xor' 'xor_ln27_8' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_2 = or i1 %icmp_ln27_3, i1 %xor_ln27_8" [../src/ban_s3.cpp:27]   --->   Operation 736 'or' 'or_ln27_2' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "%pl_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 737 'bitselect' 'pl_1' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.99ns)   --->   "%icmp_ln246_4 = icmp_slt  i32 %trunc_ln27_11, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 738 'icmp' 'icmp_ln246_4' <Predicate = (op_read == 32)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 739 [1/2] (2.78ns)   --->   "%tmp_199 = fcmp_olt  i32 %bitcast_ln27_7, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 739 'fcmp' 'tmp_199' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.28ns)   --->   "%and_ln246_43 = and i1 %or_ln27_22, i1 %tmp_199" [../src/ban_s3.cpp:246]   --->   Operation 740 'and' 'and_ln246_43' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.28ns)   --->   "%xor_ln246_12 = xor i1 %and_ln246_43, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 741 'xor' 'xor_ln246_12' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_52)   --->   "%or_ln246_6 = or i1 %icmp_ln246_4, i1 %xor_ln246_12" [../src/ban_s3.cpp:246]   --->   Operation 742 'or' 'or_ln246_6' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 743 'partselect' 'tmp_200' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln27_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 744 'partselect' 'trunc_ln27_s' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.84ns)   --->   "%icmp_ln27_46 = icmp_ne  i8 %tmp_200, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 745 'icmp' 'icmp_ln27_46' <Predicate = (op_read == 32)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 746 [1/1] (1.05ns)   --->   "%icmp_ln27_47 = icmp_eq  i23 %trunc_ln27_s, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 746 'icmp' 'icmp_ln27_47' <Predicate = (op_read == 32)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 747 [1/1] (0.28ns)   --->   "%or_ln27_24 = or i1 %icmp_ln27_47, i1 %icmp_ln27_46" [../src/ban_s3.cpp:27]   --->   Operation 747 'or' 'or_ln27_24' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/2] (2.78ns)   --->   "%tmp_201 = fcmp_oeq  i32 %bitcast_ln27_12, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 748 'fcmp' 'tmp_201' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.28ns)   --->   "%and_ln27_32 = and i1 %or_ln27_24, i1 %tmp_201" [../src/ban_s3.cpp:27]   --->   Operation 749 'and' 'and_ln27_32' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.28ns)   --->   "%xor_ln27_9 = xor i1 %and_ln27_32, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 750 'xor' 'xor_ln27_9' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 751 'partselect' 'tmp_202' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln27_44 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 752 'partselect' 'trunc_ln27_44' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.84ns)   --->   "%icmp_ln27_48 = icmp_ne  i8 %tmp_202, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 753 'icmp' 'icmp_ln27_48' <Predicate = (op_read == 32)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (1.05ns)   --->   "%icmp_ln27_49 = icmp_eq  i23 %trunc_ln27_44, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 754 'icmp' 'icmp_ln27_49' <Predicate = (op_read == 32)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.28ns)   --->   "%or_ln27_25 = or i1 %icmp_ln27_49, i1 %icmp_ln27_48" [../src/ban_s3.cpp:27]   --->   Operation 755 'or' 'or_ln27_25' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 756 [1/2] (2.78ns)   --->   "%tmp_203 = fcmp_oeq  i32 %bitcast_ln27_17, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 756 'fcmp' 'tmp_203' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.28ns)   --->   "%and_ln27_33 = and i1 %or_ln27_25, i1 %tmp_203" [../src/ban_s3.cpp:27]   --->   Operation 757 'and' 'and_ln27_33' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 758 [1/2] (2.78ns)   --->   "%tmp_204 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 758 'fcmp' 'tmp_204' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 759 [1/1] (0.28ns)   --->   "%and_ln246_44 = and i1 %or_ln27_23, i1 %tmp_204" [../src/ban_s3.cpp:246]   --->   Operation 759 'and' 'and_ln246_44' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_55)   --->   "%xor_ln246_13 = xor i1 %and_ln246_44, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 760 'xor' 'xor_ln246_13' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/2] (2.78ns)   --->   "%tmp_205 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 761 'fcmp' 'tmp_205' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 762 [1/1] (0.28ns)   --->   "%and_ln246_45 = and i1 %or_ln27_23, i1 %tmp_205" [../src/ban_s3.cpp:246]   --->   Operation 762 'and' 'and_ln246_45' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_55)   --->   "%xor_ln246_14 = xor i1 %and_ln246_45, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 763 'xor' 'xor_ln246_14' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_55)   --->   "%or_ln246_12 = or i1 %xor_ln246_12, i1 %xor_ln246_14" [../src/ban_s3.cpp:246]   --->   Operation 764 'or' 'or_ln246_12' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_55)   --->   "%and_ln246_4 = and i1 %or_ln246_12, i1 %xor_ln246_13" [../src/ban_s3.cpp:246]   --->   Operation 765 'and' 'and_ln246_4' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_28)   --->   "%and_ln246_46 = and i1 %and_ln246_43, i1 %and_ln246_45" [../src/ban_s3.cpp:246]   --->   Operation 766 'and' 'and_ln246_46' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_28 = or i1 %and_ln246_44, i1 %and_ln246_46" [../src/ban_s3.cpp:246]   --->   Operation 767 'or' 'or_ln246_28' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln246)   --->   "%or_ln246_13 = or i1 %icmp_ln27_3, i1 %or_ln246_28" [../src/ban_s3.cpp:246]   --->   Operation 768 'or' 'or_ln246_13' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/2] (2.78ns)   --->   "%tmp_206 = fcmp_olt  i32 %bitcast_ln27_7, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 769 'fcmp' 'tmp_206' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.28ns)   --->   "%and_ln246_47 = and i1 %and_ln27_30, i1 %tmp_206" [../src/ban_s3.cpp:246]   --->   Operation 770 'and' 'and_ln246_47' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 771 [1/2] (2.78ns)   --->   "%tmp_207 = fcmp_olt  i32 %bitcast_ln27_12, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 771 'fcmp' 'tmp_207' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.28ns)   --->   "%and_ln246_48 = and i1 %or_ln27_24, i1 %tmp_207" [../src/ban_s3.cpp:246]   --->   Operation 772 'and' 'and_ln246_48' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 773 [1/2] (2.78ns)   --->   "%tmp_208 = fcmp_olt  i32 %bitcast_ln27_17, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 773 'fcmp' 'tmp_208' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_29)   --->   "%and_ln246_49 = and i1 %or_ln27_25, i1 %tmp_208" [../src/ban_s3.cpp:246]   --->   Operation 774 'and' 'and_ln246_49' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 775 [1/1] (0.28ns)   --->   "%xor_ln27_10 = xor i1 %icmp_ln27_3, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 775 'xor' 'xor_ln27_10' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 776 [1/1] (0.28ns)   --->   "%and_ln27_34 = and i1 %and_ln27_31, i1 %xor_ln27_10" [../src/ban_s3.cpp:27]   --->   Operation 776 'and' 'and_ln27_34' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_30)   --->   "%and_ln27_35 = and i1 %and_ln27_32, i1 %and_ln27_34" [../src/ban_s3.cpp:27]   --->   Operation 777 'and' 'and_ln27_35' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_30)   --->   "%and_ln27_36 = and i1 %and_ln27_33, i1 %and_ln27_35" [../src/ban_s3.cpp:27]   --->   Operation 778 'and' 'and_ln27_36' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_29)   --->   "%xor_ln246_15 = xor i1 %icmp_ln246_4, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 779 'xor' 'xor_ln246_15' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_29)   --->   "%and_ln246_50 = and i1 %and_ln246_43, i1 %xor_ln246_15" [../src/ban_s3.cpp:246]   --->   Operation 780 'and' 'and_ln246_50' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_29)   --->   "%and_ln246_51 = and i1 %or_ln27_2, i1 %and_ln246_50" [../src/ban_s3.cpp:246]   --->   Operation 781 'and' 'and_ln246_51' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 782 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_29 = or i1 %and_ln246_49, i1 %and_ln246_51" [../src/ban_s3.cpp:246]   --->   Operation 782 'or' 'or_ln246_29' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 783 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_30 = or i1 %or_ln246_29, i1 %and_ln27_36" [../src/ban_s3.cpp:246]   --->   Operation 783 'or' 'or_ln246_30' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 784 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_52 = and i1 %or_ln27_2, i1 %or_ln246_6" [../src/ban_s3.cpp:246]   --->   Operation 784 'and' 'and_ln246_52' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 785 [1/1] (0.28ns)   --->   "%and_ln242_5 = and i1 %and_ln246_52, i1 %pl_1" [../src/ban_s3.cpp:242]   --->   Operation 785 'and' 'and_ln242_5' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln246)   --->   "%and_ln246_53 = and i1 %and_ln242_5, i1 %or_ln246_13" [../src/ban_s3.cpp:246]   --->   Operation 786 'and' 'and_ln246_53' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 787 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln246 = select i1 %and_ln246_53, i1 %or_ln246_28, i1 %or_ln246_30" [../src/ban_s3.cpp:246]   --->   Operation 787 'select' 'select_ln246' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%xor_ln27_11 = xor i1 %and_ln27_33, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 788 'xor' 'xor_ln27_11' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%or_ln27_26 = or i1 %xor_ln27_9, i1 %xor_ln27_11" [../src/ban_s3.cpp:27]   --->   Operation 789 'or' 'or_ln27_26' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%and_ln27_38 = and i1 %or_ln27_26, i1 %and_ln27_34" [../src/ban_s3.cpp:27]   --->   Operation 790 'and' 'and_ln27_38' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%xor_ln242_2 = xor i1 %pl_1, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 791 'xor' 'xor_ln242_2' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node or_ln242)   --->   "%and_ln242_6 = and i1 %and_ln246_52, i1 %xor_ln242_2" [../src/ban_s3.cpp:242]   --->   Operation 792 'and' 'and_ln242_6' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 793 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln242 = or i1 %and_ln27_38, i1 %and_ln242_6" [../src/ban_s3.cpp:242]   --->   Operation 793 'or' 'or_ln242' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_32)   --->   "%and_ln242_7 = and i1 %icmp_ln27_3, i1 %or_ln242" [../src/ban_s3.cpp:242]   --->   Operation 794 'and' 'and_ln242_7' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_32)   --->   "%xor_ln242_3 = xor i1 %and_ln242_7, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 795 'xor' 'xor_ln242_3' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_32)   --->   "%and_ln242_8 = and i1 %select_ln246, i1 %xor_ln242_3" [../src/ban_s3.cpp:242]   --->   Operation 796 'and' 'and_ln242_8' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_31)   --->   "%and_ln242_9 = and i1 %or_ln242, i1 %xor_ln27_10" [../src/ban_s3.cpp:242]   --->   Operation 797 'and' 'and_ln242_9' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_55)   --->   "%and_ln246_54 = and i1 %and_ln242_5, i1 %xor_ln27_10" [../src/ban_s3.cpp:246]   --->   Operation 798 'and' 'and_ln246_54' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 799 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_55 = and i1 %and_ln246_54, i1 %and_ln246_4" [../src/ban_s3.cpp:246]   --->   Operation 799 'and' 'and_ln246_55' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 800 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_31 = or i1 %and_ln242_9, i1 %and_ln246_55" [../src/ban_s3.cpp:246]   --->   Operation 800 'or' 'or_ln246_31' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_32)   --->   "%and_ln246_56 = and i1 %and_ln246_47, i1 %or_ln246_31" [../src/ban_s3.cpp:246]   --->   Operation 801 'and' 'and_ln246_56' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 802 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_32 = or i1 %and_ln246_56, i1 %and_ln242_8" [../src/ban_s3.cpp:246]   --->   Operation 802 'or' 'or_ln246_32' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 803 [1/2] (2.78ns)   --->   "%tmp_209 = fcmp_ole  i32 %bitcast_ln27_7, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 803 'fcmp' 'tmp_209' <Predicate = (op_read == 32)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_58)   --->   "%and_ln246_57 = and i1 %and_ln27_30, i1 %tmp_209" [../src/ban_s3.cpp:246]   --->   Operation 804 'and' 'and_ln246_57' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_58)   --->   "%xor_ln246_16 = xor i1 %or_ln246_31, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 805 'xor' 'xor_ln246_16' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_58)   --->   "%or_ln246_33 = or i1 %and_ln246_57, i1 %xor_ln246_16" [../src/ban_s3.cpp:246]   --->   Operation 806 'or' 'or_ln246_33' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 807 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_58 = and i1 %or_ln246_32, i1 %or_ln246_33" [../src/ban_s3.cpp:246]   --->   Operation 807 'and' 'and_ln246_58' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_59)   --->   "%xor_ln246_17 = xor i1 %and_ln246_47, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 808 'xor' 'xor_ln246_17' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_59 = and i1 %and_ln27_31, i1 %xor_ln246_17" [../src/ban_s3.cpp:246]   --->   Operation 809 'and' 'and_ln246_59' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%and_ln246_60 = and i1 %and_ln246_48, i1 %or_ln246_31" [../src/ban_s3.cpp:246]   --->   Operation 810 'and' 'and_ln246_60' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%and_ln246_61 = and i1 %and_ln246_60, i1 %and_ln246_59" [../src/ban_s3.cpp:246]   --->   Operation 811 'and' 'and_ln246_61' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node xor_ln110)   --->   "%or_ln246_34 = or i1 %and_ln246_61, i1 %and_ln246_58" [../src/ban_s3.cpp:246]   --->   Operation 812 'or' 'or_ln246_34' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node out_79)   --->   "%xor_ln246_18 = xor i1 %and_ln246_48, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 813 'xor' 'xor_ln246_18' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node out_79)   --->   "%and_ln246_62 = and i1 %and_ln246_59, i1 %xor_ln246_18" [../src/ban_s3.cpp:246]   --->   Operation 814 'and' 'and_ln246_62' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node out_79)   --->   "%and_ln246_63 = and i1 %or_ln246_31, i1 %xor_ln27_9" [../src/ban_s3.cpp:246]   --->   Operation 815 'and' 'and_ln246_63' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node out_79)   --->   "%and_ln246_64 = and i1 %and_ln246_63, i1 %and_ln246_62" [../src/ban_s3.cpp:246]   --->   Operation 816 'and' 'and_ln246_64' <Predicate = (op_read == 32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln110 = xor i1 %or_ln246_34, i1 1" [../src/ban_s3.h:110]   --->   Operation 817 'xor' 'xor_ln110' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_79 = or i1 %and_ln246_64, i1 %xor_ln110" [../src/ban_s3.h:110]   --->   Operation 818 'or' 'out_79' <Predicate = (op_read == 32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i1 %out_79" [../src/ban_interface.cpp:138]   --->   Operation 819 'zext' 'zext_ln138' <Predicate = (op_read == 32)> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.79ns)   --->   "%br_ln139 = br void %._crit_edge" [../src/ban_interface.cpp:139]   --->   Operation 820 'br' 'br_ln139' <Predicate = (op_read == 32)> <Delay = 0.79>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:241]   --->   Operation 821 'trunc' 'trunc_ln241' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "%pl = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:242]   --->   Operation 822 'bitselect' 'pl' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.99ns)   --->   "%icmp_ln246 = icmp_slt  i32 %trunc_ln241, i32 1" [../src/ban_s3.cpp:246]   --->   Operation 823 'icmp' 'icmp_ln246' <Predicate = (op_read == 31)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:246]   --->   Operation 824 'partselect' 'tmp_184' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln246_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:246]   --->   Operation 825 'partselect' 'trunc_ln246_s' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.84ns)   --->   "%icmp_ln246_10 = icmp_ne  i8 %tmp_184, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 826 'icmp' 'icmp_ln246_10' <Predicate = (op_read == 31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (1.05ns)   --->   "%icmp_ln246_11 = icmp_eq  i23 %trunc_ln246_s, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 827 'icmp' 'icmp_ln246_11' <Predicate = (op_read == 31)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.28ns)   --->   "%or_ln246_10 = or i1 %icmp_ln246_11, i1 %icmp_ln246_10" [../src/ban_s3.cpp:246]   --->   Operation 828 'or' 'or_ln246_10' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/2] (2.78ns)   --->   "%tmp_185 = fcmp_olt  i32 %bitcast_ln243, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 829 'fcmp' 'tmp_185' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.28ns)   --->   "%and_ln246 = and i1 %or_ln246_10, i1 %tmp_185" [../src/ban_s3.cpp:246]   --->   Operation 830 'and' 'and_ln246' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node or_ln246)   --->   "%xor_ln246_8 = xor i1 %and_ln246, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 831 'xor' 'xor_ln246_8' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246 = or i1 %icmp_ln246, i1 %xor_ln246_8" [../src/ban_s3.cpp:246]   --->   Operation 832 'or' 'or_ln246' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%bitcast_ln246_1 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 833 'bitcast' 'bitcast_ln246_1' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln246_1, i32 23, i32 30" [../src/ban_s3.cpp:246]   --->   Operation 834 'partselect' 'tmp_186' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i32 %bitcast_ln246_1" [../src/ban_s3.cpp:246]   --->   Operation 835 'trunc' 'trunc_ln246' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (0.84ns)   --->   "%icmp_ln246_12 = icmp_ne  i8 %tmp_186, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 836 'icmp' 'icmp_ln246_12' <Predicate = (op_read == 31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (1.05ns)   --->   "%icmp_ln246_13 = icmp_eq  i23 %trunc_ln246, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 837 'icmp' 'icmp_ln246_13' <Predicate = (op_read == 31)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.28ns)   --->   "%or_ln246_11 = or i1 %icmp_ln246_13, i1 %icmp_ln246_12" [../src/ban_s3.cpp:246]   --->   Operation 838 'or' 'or_ln246_11' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/2] (2.78ns)   --->   "%tmp_187 = fcmp_ogt  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 839 'fcmp' 'tmp_187' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_16)   --->   "%and_ln246_24 = and i1 %or_ln246_11, i1 %tmp_187" [../src/ban_s3.cpp:246]   --->   Operation 840 'and' 'and_ln246_24' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/2] (2.78ns)   --->   "%tmp_188 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 841 'fcmp' 'tmp_188' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_16)   --->   "%and_ln246_25 = and i1 %or_ln246_11, i1 %tmp_188" [../src/ban_s3.cpp:246]   --->   Operation 842 'and' 'and_ln246_25' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_16)   --->   "%and_ln246_26 = and i1 %and_ln246, i1 %and_ln246_25" [../src/ban_s3.cpp:246]   --->   Operation 843 'and' 'and_ln246_26' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_16 = or i1 %and_ln246_24, i1 %and_ln246_26" [../src/ban_s3.cpp:246]   --->   Operation 844 'or' 'or_ln246_16' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.99ns)   --->   "%icmp_ln246_6 = icmp_eq  i32 %trunc_ln241, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 845 'icmp' 'icmp_ln246_6' <Predicate = (op_read == 31)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.28ns)   --->   "%and_ln246_27 = and i1 %or_ln246_10, i1 %or_ln246_11" [../src/ban_s3.cpp:246]   --->   Operation 846 'and' 'and_ln246_27' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/2] (2.78ns)   --->   "%tmp_189 = fcmp_olt  i32 %bitcast_ln243, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 847 'fcmp' 'tmp_189' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 848 [1/1] (0.28ns)   --->   "%and_ln246_28 = and i1 %and_ln246_27, i1 %tmp_189" [../src/ban_s3.cpp:246]   --->   Operation 848 'and' 'and_ln246_28' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 849 [1/2] (2.78ns)   --->   "%tmp_190 = fcmp_oeq  i32 %bitcast_ln243, i32 %f_op_read" [../src/ban_s3.cpp:246]   --->   Operation 849 'fcmp' 'tmp_190' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 850 [1/1] (0.28ns)   --->   "%and_ln246_29 = and i1 %and_ln246_27, i1 %tmp_190" [../src/ban_s3.cpp:246]   --->   Operation 850 'and' 'and_ln246_29' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_191 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:246]   --->   Operation 851 'partselect' 'tmp_191' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%trunc_ln246_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:246]   --->   Operation 852 'partselect' 'trunc_ln246_6' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.84ns)   --->   "%icmp_ln246_14 = icmp_ne  i8 %tmp_191, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 853 'icmp' 'icmp_ln246_14' <Predicate = (op_read == 31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 854 [1/1] (1.05ns)   --->   "%icmp_ln246_15 = icmp_eq  i23 %trunc_ln246_6, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 854 'icmp' 'icmp_ln246_15' <Predicate = (op_read == 31)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.28ns)   --->   "%or_ln246_17 = or i1 %icmp_ln246_15, i1 %icmp_ln246_14" [../src/ban_s3.cpp:246]   --->   Operation 855 'or' 'or_ln246_17' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 856 [1/2] (2.78ns)   --->   "%tmp_192 = fcmp_olt  i32 %bitcast_ln246, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 856 'fcmp' 'tmp_192' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.28ns)   --->   "%and_ln246_30 = and i1 %or_ln246_17, i1 %tmp_192" [../src/ban_s3.cpp:246]   --->   Operation 857 'and' 'and_ln246_30' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 858 [1/2] (2.78ns)   --->   "%tmp_193 = fcmp_oeq  i32 %bitcast_ln246, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 858 'fcmp' 'tmp_193' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node out_78)   --->   "%and_ln246_31 = and i1 %or_ln246_17, i1 %tmp_193" [../src/ban_s3.cpp:246]   --->   Operation 859 'and' 'and_ln246_31' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:246]   --->   Operation 860 'partselect' 'tmp_194' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln246_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:246]   --->   Operation 861 'partselect' 'trunc_ln246_7' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.84ns)   --->   "%icmp_ln246_16 = icmp_ne  i8 %tmp_194, i8 255" [../src/ban_s3.cpp:246]   --->   Operation 862 'icmp' 'icmp_ln246_16' <Predicate = (op_read == 31)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 863 [1/1] (1.05ns)   --->   "%icmp_ln246_17 = icmp_eq  i23 %trunc_ln246_7, i23 0" [../src/ban_s3.cpp:246]   --->   Operation 863 'icmp' 'icmp_ln246_17' <Predicate = (op_read == 31)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln242)   --->   "%or_ln246_18 = or i1 %icmp_ln246_17, i1 %icmp_ln246_16" [../src/ban_s3.cpp:246]   --->   Operation 864 'or' 'or_ln246_18' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/2] (2.78ns)   --->   "%tmp_195 = fcmp_olt  i32 %bitcast_ln246_5, i32 0" [../src/ban_s3.cpp:246]   --->   Operation 865 'fcmp' 'tmp_195' <Predicate = (op_read == 31)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln242)   --->   "%and_ln246_32 = and i1 %or_ln246_18, i1 %tmp_195" [../src/ban_s3.cpp:246]   --->   Operation 866 'and' 'and_ln246_32' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln242)   --->   "%and_ln242 = and i1 %or_ln246, i1 %pl" [../src/ban_s3.cpp:242]   --->   Operation 867 'and' 'and_ln242' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln242 = select i1 %and_ln242, i1 %or_ln246_16, i1 %and_ln246_32" [../src/ban_s3.cpp:242]   --->   Operation 868 'select' 'select_ln242' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_33)   --->   "%xor_ln246 = xor i1 %icmp_ln246, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 869 'xor' 'xor_ln246' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 870 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_33 = and i1 %and_ln246, i1 %xor_ln246" [../src/ban_s3.cpp:246]   --->   Operation 870 'and' 'and_ln246_33' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_34)   --->   "%or_ln246_19 = or i1 %select_ln242, i1 %and_ln246_33" [../src/ban_s3.cpp:246]   --->   Operation 871 'or' 'or_ln246_19' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_34)   --->   "%or_ln246_20 = or i1 %icmp_ln246_6, i1 %and_ln246_33" [../src/ban_s3.cpp:246]   --->   Operation 872 'or' 'or_ln246_20' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_34)   --->   "%or_ln246_21 = or i1 %or_ln246_20, i1 %pl" [../src/ban_s3.cpp:246]   --->   Operation 873 'or' 'or_ln246_21' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 874 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_34 = and i1 %or_ln246_19, i1 %or_ln246_21" [../src/ban_s3.cpp:246]   --->   Operation 874 'and' 'and_ln246_34' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_36)   --->   "%xor_ln242 = xor i1 %pl, i1 1" [../src/ban_s3.cpp:242]   --->   Operation 875 'xor' 'xor_ln242' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_36)   --->   "%and_ln246_35 = and i1 %icmp_ln246_6, i1 %xor_ln242" [../src/ban_s3.cpp:246]   --->   Operation 876 'and' 'and_ln246_35' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 877 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_36 = and i1 %and_ln246_35, i1 %or_ln246" [../src/ban_s3.cpp:246]   --->   Operation 877 'and' 'and_ln246_36' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_38)   --->   "%and_ln246_37 = and i1 %and_ln246_36, i1 %and_ln246_28" [../src/ban_s3.cpp:246]   --->   Operation 878 'and' 'and_ln246_37' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_38)   --->   "%or_ln246_22 = or i1 %and_ln246_37, i1 %and_ln246_34" [../src/ban_s3.cpp:246]   --->   Operation 879 'or' 'or_ln246_22' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_38)   --->   "%xor_ln246_9 = xor i1 %and_ln246_36, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 880 'xor' 'xor_ln246_9' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_38)   --->   "%or_ln246_23 = or i1 %and_ln246_29, i1 %xor_ln246_9" [../src/ban_s3.cpp:246]   --->   Operation 881 'or' 'or_ln246_23' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_38)   --->   "%or_ln246_24 = or i1 %or_ln246_23, i1 %and_ln246_28" [../src/ban_s3.cpp:246]   --->   Operation 882 'or' 'or_ln246_24' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 883 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_38 = and i1 %or_ln246_22, i1 %or_ln246_24" [../src/ban_s3.cpp:246]   --->   Operation 883 'and' 'and_ln246_38' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_40)   --->   "%xor_ln246_10 = xor i1 %and_ln246_28, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 884 'xor' 'xor_ln246_10' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node and_ln246_40)   --->   "%and_ln246_39 = and i1 %and_ln246_29, i1 %xor_ln246_10" [../src/ban_s3.cpp:246]   --->   Operation 885 'and' 'and_ln246_39' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 886 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln246_40 = and i1 %and_ln246_39, i1 %and_ln246_36" [../src/ban_s3.cpp:246]   --->   Operation 886 'and' 'and_ln246_40' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node or_ln246_25)   --->   "%and_ln246_41 = and i1 %and_ln246_40, i1 %and_ln246_30" [../src/ban_s3.cpp:246]   --->   Operation 887 'and' 'and_ln246_41' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 888 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln246_25 = or i1 %and_ln246_41, i1 %and_ln246_38" [../src/ban_s3.cpp:246]   --->   Operation 888 'or' 'or_ln246_25' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node out_78)   --->   "%or_ln246_26 = or i1 %and_ln246_31, i1 %and_ln246_30" [../src/ban_s3.cpp:246]   --->   Operation 889 'or' 'or_ln246_26' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node out_78)   --->   "%xor_ln246_11 = xor i1 %and_ln246_40, i1 1" [../src/ban_s3.cpp:246]   --->   Operation 890 'xor' 'xor_ln246_11' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node out_78)   --->   "%or_ln246_27 = or i1 %or_ln246_26, i1 %xor_ln246_11" [../src/ban_s3.cpp:246]   --->   Operation 891 'or' 'or_ln246_27' <Predicate = (op_read == 31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 892 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_78 = and i1 %or_ln246_25, i1 %or_ln246_27" [../src/ban_s3.cpp:246]   --->   Operation 892 'and' 'out_78' <Predicate = (op_read == 31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i1 %out_78" [../src/ban_interface.cpp:134]   --->   Operation 893 'zext' 'zext_ln134' <Predicate = (op_read == 31)> <Delay = 0.00>
ST_3 : Operation 894 [1/1] (0.79ns)   --->   "%br_ln135 = br void %._crit_edge" [../src/ban_interface.cpp:135]   --->   Operation 894 'br' 'br_ln135' <Predicate = (op_read == 31)> <Delay = 0.79>
ST_3 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln27_8 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 895 'trunc' 'trunc_ln27_8' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 896 [1/1] (0.99ns)   --->   "%icmp_ln27_2 = icmp_eq  i32 %trunc_ln27_8, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 896 'icmp' 'icmp_ln27_2' <Predicate = (op_read == 30)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 897 'partselect' 'tmp_177' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%trunc_ln27_40 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 898 'partselect' 'trunc_ln27_40' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%bitcast_ln27_27 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 899 'bitcast' 'bitcast_ln27_27' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 900 'partselect' 'tmp_178' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln27_10 = trunc i32 %bitcast_ln27_27" [../src/ban_s3.cpp:27]   --->   Operation 901 'trunc' 'trunc_ln27_10' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.84ns)   --->   "%icmp_ln27_34 = icmp_ne  i8 %tmp_177, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 902 'icmp' 'icmp_ln27_34' <Predicate = (op_read == 30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 903 [1/1] (1.05ns)   --->   "%icmp_ln27_35 = icmp_eq  i23 %trunc_ln27_40, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 903 'icmp' 'icmp_ln27_35' <Predicate = (op_read == 30)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_24)   --->   "%or_ln27_17 = or i1 %icmp_ln27_35, i1 %icmp_ln27_34" [../src/ban_s3.cpp:27]   --->   Operation 904 'or' 'or_ln27_17' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 905 [1/1] (0.84ns)   --->   "%icmp_ln27_36 = icmp_ne  i8 %tmp_178, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 905 'icmp' 'icmp_ln27_36' <Predicate = (op_read == 30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 906 [1/1] (1.05ns)   --->   "%icmp_ln27_37 = icmp_eq  i23 %trunc_ln27_10, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 906 'icmp' 'icmp_ln27_37' <Predicate = (op_read == 30)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_24)   --->   "%or_ln27_18 = or i1 %icmp_ln27_37, i1 %icmp_ln27_36" [../src/ban_s3.cpp:27]   --->   Operation 907 'or' 'or_ln27_18' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_24)   --->   "%and_ln27_23 = and i1 %or_ln27_17, i1 %or_ln27_18" [../src/ban_s3.cpp:27]   --->   Operation 908 'and' 'and_ln27_23' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 909 [1/2] (2.78ns)   --->   "%tmp_179 = fcmp_oeq  i32 %bitcast_ln27_11, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 909 'fcmp' 'tmp_179' <Predicate = (op_read == 30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 910 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_24 = and i1 %and_ln27_23, i1 %tmp_179" [../src/ban_s3.cpp:27]   --->   Operation 910 'and' 'and_ln27_24' <Predicate = (op_read == 30)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 911 'partselect' 'tmp_180' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln27_41 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 912 'partselect' 'trunc_ln27_41' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.84ns)   --->   "%icmp_ln27_38 = icmp_ne  i8 %tmp_180, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 913 'icmp' 'icmp_ln27_38' <Predicate = (op_read == 30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (1.05ns)   --->   "%icmp_ln27_39 = icmp_eq  i23 %trunc_ln27_41, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 914 'icmp' 'icmp_ln27_39' <Predicate = (op_read == 30)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_29)   --->   "%or_ln27_19 = or i1 %icmp_ln27_39, i1 %icmp_ln27_38" [../src/ban_s3.cpp:27]   --->   Operation 915 'or' 'or_ln27_19' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 916 [1/2] (2.78ns)   --->   "%tmp_181 = fcmp_oeq  i32 %bitcast_ln27_16, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 916 'fcmp' 'tmp_181' <Predicate = (op_read == 30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_29)   --->   "%and_ln27_25 = and i1 %or_ln27_19, i1 %tmp_181" [../src/ban_s3.cpp:27]   --->   Operation 917 'and' 'and_ln27_25' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 918 'partselect' 'tmp_182' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln27_42 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 919 'partselect' 'trunc_ln27_42' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 920 [1/1] (0.84ns)   --->   "%icmp_ln27_40 = icmp_ne  i8 %tmp_182, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 920 'icmp' 'icmp_ln27_40' <Predicate = (op_read == 30)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 921 [1/1] (1.05ns)   --->   "%icmp_ln27_41 = icmp_eq  i23 %trunc_ln27_42, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 921 'icmp' 'icmp_ln27_41' <Predicate = (op_read == 30)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node out_77)   --->   "%or_ln27_20 = or i1 %icmp_ln27_41, i1 %icmp_ln27_40" [../src/ban_s3.cpp:27]   --->   Operation 922 'or' 'or_ln27_20' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [1/2] (2.78ns)   --->   "%tmp_183 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 923 'fcmp' 'tmp_183' <Predicate = (op_read == 30)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node out_77)   --->   "%and_ln27_26 = and i1 %or_ln27_20, i1 %tmp_183" [../src/ban_s3.cpp:27]   --->   Operation 924 'and' 'and_ln27_26' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node out_77)   --->   "%and_ln27_27 = and i1 %and_ln27_26, i1 %icmp_ln27_2" [../src/ban_s3.cpp:27]   --->   Operation 925 'and' 'and_ln27_27' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node out_77)   --->   "%xor_ln27 = xor i1 %and_ln27_27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 926 'xor' 'xor_ln27' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_29)   --->   "%and_ln27_28 = and i1 %and_ln27_25, i1 %and_ln27_24" [../src/ban_s3.cpp:27]   --->   Operation 927 'and' 'and_ln27_28' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_29)   --->   "%xor_ln27_7 = xor i1 %and_ln27_28, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 928 'xor' 'xor_ln27_7' <Predicate = (op_read == 30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 929 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_29 = and i1 %icmp_ln27_2, i1 %xor_ln27_7" [../src/ban_s3.cpp:27]   --->   Operation 929 'and' 'and_ln27_29' <Predicate = (op_read == 30)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_77 = or i1 %and_ln27_29, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 930 'or' 'out_77' <Predicate = (op_read == 30)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i1 %out_77" [../src/ban_interface.cpp:130]   --->   Operation 931 'zext' 'zext_ln130' <Predicate = (op_read == 30)> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.79ns)   --->   "%br_ln131 = br void %._crit_edge" [../src/ban_interface.cpp:131]   --->   Operation 932 'br' 'br_ln131' <Predicate = (op_read == 30)> <Delay = 0.79>
ST_3 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 933 'trunc' 'trunc_ln27_6' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 934 [1/1] (0.99ns)   --->   "%icmp_ln27_1 = icmp_eq  i32 %trunc_ln27_6, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 934 'icmp' 'icmp_ln27_1' <Predicate = (op_read == 29)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 935 'partselect' 'tmp_170' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln27_37 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 936 'partselect' 'trunc_ln27_37' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 937 [1/1] (0.00ns)   --->   "%bitcast_ln27_26 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 937 'bitcast' 'bitcast_ln27_26' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_26, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 938 'partselect' 'tmp_171' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i32 %bitcast_ln27_26" [../src/ban_s3.cpp:27]   --->   Operation 939 'trunc' 'trunc_ln27_7' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (0.84ns)   --->   "%icmp_ln27_26 = icmp_ne  i8 %tmp_170, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 940 'icmp' 'icmp_ln27_26' <Predicate = (op_read == 29)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (1.05ns)   --->   "%icmp_ln27_27 = icmp_eq  i23 %trunc_ln27_37, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 941 'icmp' 'icmp_ln27_27' <Predicate = (op_read == 29)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_17)   --->   "%or_ln27_12 = or i1 %icmp_ln27_27, i1 %icmp_ln27_26" [../src/ban_s3.cpp:27]   --->   Operation 942 'or' 'or_ln27_12' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 943 [1/1] (0.84ns)   --->   "%icmp_ln27_28 = icmp_ne  i8 %tmp_171, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 943 'icmp' 'icmp_ln27_28' <Predicate = (op_read == 29)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 944 [1/1] (1.05ns)   --->   "%icmp_ln27_29 = icmp_eq  i23 %trunc_ln27_7, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 944 'icmp' 'icmp_ln27_29' <Predicate = (op_read == 29)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_17)   --->   "%or_ln27_13 = or i1 %icmp_ln27_29, i1 %icmp_ln27_28" [../src/ban_s3.cpp:27]   --->   Operation 945 'or' 'or_ln27_13' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_17)   --->   "%and_ln27_16 = and i1 %or_ln27_12, i1 %or_ln27_13" [../src/ban_s3.cpp:27]   --->   Operation 946 'and' 'and_ln27_16' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 947 [1/2] (2.78ns)   --->   "%tmp_172 = fcmp_oeq  i32 %bitcast_ln27_10, i32 %f_op_read" [../src/ban_s3.cpp:27]   --->   Operation 947 'fcmp' 'tmp_172' <Predicate = (op_read == 29)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_17 = and i1 %and_ln27_16, i1 %tmp_172" [../src/ban_s3.cpp:27]   --->   Operation 948 'and' 'and_ln27_17' <Predicate = (op_read == 29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 949 'partselect' 'tmp_173' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln27_38 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 950 'partselect' 'trunc_ln27_38' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 951 [1/1] (0.84ns)   --->   "%icmp_ln27_30 = icmp_ne  i8 %tmp_173, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 951 'icmp' 'icmp_ln27_30' <Predicate = (op_read == 29)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 952 [1/1] (1.05ns)   --->   "%icmp_ln27_31 = icmp_eq  i23 %trunc_ln27_38, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 952 'icmp' 'icmp_ln27_31' <Predicate = (op_read == 29)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_16)   --->   "%or_ln27_14 = or i1 %icmp_ln27_31, i1 %icmp_ln27_30" [../src/ban_s3.cpp:27]   --->   Operation 953 'or' 'or_ln27_14' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/2] (2.78ns)   --->   "%tmp_174 = fcmp_oeq  i32 %bitcast_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 954 'fcmp' 'tmp_174' <Predicate = (op_read == 29)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_16)   --->   "%and_ln27_18 = and i1 %or_ln27_14, i1 %tmp_174" [../src/ban_s3.cpp:27]   --->   Operation 955 'and' 'and_ln27_18' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 956 'partselect' 'tmp_175' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln27_39 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 957 'partselect' 'trunc_ln27_39' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 958 [1/1] (0.84ns)   --->   "%icmp_ln27_32 = icmp_ne  i8 %tmp_175, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 958 'icmp' 'icmp_ln27_32' <Predicate = (op_read == 29)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/1] (1.05ns)   --->   "%icmp_ln27_33 = icmp_eq  i23 %trunc_ln27_39, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 959 'icmp' 'icmp_ln27_33' <Predicate = (op_read == 29)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node out_76)   --->   "%or_ln27_15 = or i1 %icmp_ln27_33, i1 %icmp_ln27_32" [../src/ban_s3.cpp:27]   --->   Operation 960 'or' 'or_ln27_15' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 961 [1/2] (2.78ns)   --->   "%tmp_176 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 961 'fcmp' 'tmp_176' <Predicate = (op_read == 29)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node out_76)   --->   "%and_ln27_19 = and i1 %or_ln27_15, i1 %tmp_176" [../src/ban_s3.cpp:27]   --->   Operation 962 'and' 'and_ln27_19' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node out_76)   --->   "%and_ln27_20 = and i1 %and_ln27_19, i1 %icmp_ln27_1" [../src/ban_s3.cpp:27]   --->   Operation 963 'and' 'and_ln27_20' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_16)   --->   "%and_ln27_21 = and i1 %and_ln27_18, i1 %and_ln27_17" [../src/ban_s3.cpp:27]   --->   Operation 964 'and' 'and_ln27_21' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_16)   --->   "%xor_ln27_6 = xor i1 %icmp_ln27_1, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 965 'xor' 'xor_ln27_6' <Predicate = (op_read == 29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln27_16 = or i1 %and_ln27_21, i1 %xor_ln27_6" [../src/ban_s3.cpp:27]   --->   Operation 966 'or' 'or_ln27_16' <Predicate = (op_read == 29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 967 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_76 = and i1 %and_ln27_20, i1 %or_ln27_16" [../src/ban_s3.cpp:27]   --->   Operation 967 'and' 'out_76' <Predicate = (op_read == 29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i1 %out_76" [../src/ban_interface.cpp:126]   --->   Operation 968 'zext' 'zext_ln126' <Predicate = (op_read == 29)> <Delay = 0.00>
ST_3 : Operation 969 [1/1] (0.79ns)   --->   "%br_ln127 = br void %._crit_edge" [../src/ban_interface.cpp:127]   --->   Operation 969 'br' 'br_ln127' <Predicate = (op_read == 29)> <Delay = 0.79>
ST_3 : Operation 970 [1/2] (4.04ns)   --->   "%call_ret = call i128 @operator/, i32 %f_op_read, i128 %b_op1_read" [../src/ban_interface.cpp:122]   --->   Operation 970 'call' 'call_ret' <Predicate = (op_read == 28)> <Delay = 4.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 971 [1/1] (0.00ns)   --->   "%ref_tmp45_s = extractvalue i128 %call_ret" [../src/ban_interface.cpp:122]   --->   Operation 971 'extractvalue' 'ref_tmp45_s' <Predicate = (op_read == 28)> <Delay = 0.00>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%out_75 = extractvalue i128 %call_ret" [../src/ban_interface.cpp:122]   --->   Operation 972 'extractvalue' 'out_75' <Predicate = (op_read == 28)> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%out_24 = extractvalue i128 %call_ret" [../src/ban_interface.cpp:122]   --->   Operation 973 'extractvalue' 'out_24' <Predicate = (op_read == 28)> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%out_25 = extractvalue i128 %call_ret" [../src/ban_interface.cpp:122]   --->   Operation 974 'extractvalue' 'out_25' <Predicate = (op_read == 28)> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (0.00ns)   --->   "%out_73 = trunc i32 %ref_tmp45_s" [../src/ban_interface.cpp:122]   --->   Operation 975 'trunc' 'out_73' <Predicate = (op_read == 28)> <Delay = 0.00>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%out_74 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp45_s, i32 8, i32 31" [../src/ban_interface.cpp:122]   --->   Operation 976 'partselect' 'out_74' <Predicate = (op_read == 28)> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.79ns)   --->   "%br_ln123 = br void %._crit_edge" [../src/ban_interface.cpp:123]   --->   Operation 977 'br' 'br_ln123' <Predicate = (op_read == 28)> <Delay = 0.79>

State 4 <SV = 55> <Delay = 7.01>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln342_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:342]   --->   Operation 978 'partselect' 'trunc_ln342_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%bitcast_ln342_6 = bitcast i32 %trunc_ln342_7" [../src/ban_s3.cpp:342]   --->   Operation 979 'bitcast' 'bitcast_ln342_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln342_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:342]   --->   Operation 980 'partselect' 'trunc_ln342_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.00ns)   --->   "%bitcast_ln342_7 = bitcast i32 %trunc_ln342_8" [../src/ban_s3.cpp:342]   --->   Operation 981 'bitcast' 'bitcast_ln342_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln342_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:342]   --->   Operation 982 'partselect' 'trunc_ln342_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%bitcast_ln342_8 = bitcast i32 %trunc_ln342_9" [../src/ban_s3.cpp:342]   --->   Operation 983 'bitcast' 'bitcast_ln342_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 984 [3/3] (7.01ns)   --->   "%res_num_8 = fmul i32 %bitcast_ln342_6, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 984 'fmul' 'res_num_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 985 [3/3] (7.01ns)   --->   "%res_num_9 = fmul i32 %bitcast_ln342_7, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 985 'fmul' 'res_num_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 986 [3/3] (7.01ns)   --->   "%res_num_38 = fmul i32 %bitcast_ln342_8, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 986 'fmul' 'res_num_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 56> <Delay = 7.01>
ST_5 : Operation 987 [2/3] (7.01ns)   --->   "%res_num_8 = fmul i32 %bitcast_ln342_6, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 987 'fmul' 'res_num_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 988 [2/3] (7.01ns)   --->   "%res_num_9 = fmul i32 %bitcast_ln342_7, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 988 'fmul' 'res_num_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 989 [2/3] (7.01ns)   --->   "%res_num_38 = fmul i32 %bitcast_ln342_8, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 989 'fmul' 'res_num_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 57> <Delay = 7.01>
ST_6 : Operation 990 [1/3] (7.01ns)   --->   "%res_num_8 = fmul i32 %bitcast_ln342_6, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 990 'fmul' 'res_num_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 991 [1/3] (7.01ns)   --->   "%res_num_9 = fmul i32 %bitcast_ln342_7, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 991 'fmul' 'res_num_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 992 [1/3] (7.01ns)   --->   "%res_num_38 = fmul i32 %bitcast_ln342_8, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 992 'fmul' 'res_num_38' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 58> <Delay = 2.78>
ST_7 : Operation 993 [2/2] (2.78ns)   --->   "%tmp_165 = fcmp_oeq  i32 %res_num_8, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 993 'fcmp' 'tmp_165' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 994 [2/2] (2.78ns)   --->   "%tmp_167 = fcmp_oeq  i32 %res_num_9, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 994 'fcmp' 'tmp_167' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 995 [2/2] (2.78ns)   --->   "%tmp_169 = fcmp_oeq  i32 %res_num_38, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 995 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 59> <Delay = 4.25>
ST_8 : Operation 996 [1/1] (0.00ns)   --->   "%res_p_37 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:342]   --->   Operation 996 'trunc' 'res_p_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 997 [1/1] (0.00ns)   --->   "%bitcast_ln32_5 = bitcast i32 %res_num_8" [../src/ban_s3.cpp:32]   --->   Operation 997 'bitcast' 'bitcast_ln32_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_5, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 998 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln32_5 = trunc i32 %bitcast_ln32_5" [../src/ban_s3.cpp:32]   --->   Operation 999 'trunc' 'trunc_ln32_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1000 [1/1] (0.84ns)   --->   "%icmp_ln32_11 = icmp_ne  i8 %tmp_164, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1000 'icmp' 'icmp_ln32_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1001 [1/1] (1.05ns)   --->   "%icmp_ln32_12 = icmp_eq  i23 %trunc_ln32_5, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1001 'icmp' 'icmp_ln32_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_7)   --->   "%or_ln32_7 = or i1 %icmp_ln32_12, i1 %icmp_ln32_11" [../src/ban_s3.cpp:32]   --->   Operation 1002 'or' 'or_ln32_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1003 [1/2] (2.78ns)   --->   "%tmp_165 = fcmp_oeq  i32 %res_num_8, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1003 'fcmp' 'tmp_165' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1004 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_7 = and i1 %or_ln32_7, i1 %tmp_165" [../src/ban_s3.cpp:32]   --->   Operation 1004 'and' 'and_ln32_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1005 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i32 %res_num_9" [../src/ban_s3.cpp:35]   --->   Operation 1005 'bitcast' 'bitcast_ln35_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_5, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1006 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i32 %bitcast_ln35_5" [../src/ban_s3.cpp:35]   --->   Operation 1007 'trunc' 'trunc_ln35_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1008 [1/1] (0.84ns)   --->   "%icmp_ln35_11 = icmp_ne  i8 %tmp_166, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1008 'icmp' 'icmp_ln35_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1009 [1/1] (1.05ns)   --->   "%icmp_ln35_12 = icmp_eq  i23 %trunc_ln35_5, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1009 'icmp' 'icmp_ln35_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_14)   --->   "%or_ln35_5 = or i1 %icmp_ln35_12, i1 %icmp_ln35_11" [../src/ban_s3.cpp:35]   --->   Operation 1010 'or' 'or_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1011 [1/2] (2.78ns)   --->   "%tmp_167 = fcmp_oeq  i32 %res_num_9, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1011 'fcmp' 'tmp_167' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1012 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_14 = and i1 %or_ln35_5, i1 %tmp_167" [../src/ban_s3.cpp:35]   --->   Operation 1012 'and' 'and_ln35_14' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_15)   --->   "%xor_ln35_5 = xor i1 %and_ln35_14, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1013 'xor' 'xor_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1014 [1/1] (1.01ns)   --->   "%res_p_38 = add i32 %res_p_37, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1014 'add' 'res_p_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1015 [1/1] (0.00ns)   --->   "%bitcast_ln43_5 = bitcast i32 %res_num_38" [../src/ban_s3.cpp:43]   --->   Operation 1015 'bitcast' 'bitcast_ln43_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_5, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1016 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1017 [1/1] (0.00ns)   --->   "%trunc_ln43_5 = trunc i32 %bitcast_ln43_5" [../src/ban_s3.cpp:43]   --->   Operation 1017 'trunc' 'trunc_ln43_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1018 [1/1] (0.84ns)   --->   "%icmp_ln43_11 = icmp_ne  i8 %tmp_168, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1018 'icmp' 'icmp_ln43_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1019 [1/1] (1.05ns)   --->   "%icmp_ln43_12 = icmp_eq  i23 %trunc_ln43_5, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1019 'icmp' 'icmp_ln43_12' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_12)   --->   "%or_ln43_10 = or i1 %icmp_ln43_12, i1 %icmp_ln43_11" [../src/ban_s3.cpp:43]   --->   Operation 1020 'or' 'or_ln43_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1021 [1/2] (2.78ns)   --->   "%tmp_169 = fcmp_oeq  i32 %res_num_38, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1021 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_12)   --->   "%and_ln43_11 = and i1 %or_ln43_10, i1 %tmp_169" [../src/ban_s3.cpp:43]   --->   Operation 1022 'and' 'and_ln43_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_12)   --->   "%xor_ln43_5 = xor i1 %and_ln43_11, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1023 'xor' 'xor_ln43_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1024 [1/1] (1.01ns)   --->   "%res_p_39 = add i32 %res_p_37, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1024 'add' 'res_p_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1025 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_15 = and i1 %and_ln32_7, i1 %xor_ln35_5" [../src/ban_s3.cpp:35]   --->   Operation 1025 'and' 'and_ln35_15' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_12)   --->   "%and_ln35_16 = and i1 %and_ln35_14, i1 %and_ln32_7" [../src/ban_s3.cpp:35]   --->   Operation 1026 'and' 'and_ln35_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1027 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_12 = and i1 %and_ln35_16, i1 %xor_ln43_5" [../src/ban_s3.cpp:43]   --->   Operation 1027 'and' 'and_ln43_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node out_72)   --->   "%or_ln43_11 = or i1 %and_ln43_12, i1 %and_ln35_15" [../src/ban_s3.cpp:43]   --->   Operation 1028 'or' 'or_ln43_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node out_72)   --->   "%select_ln43_20 = select i1 %or_ln43_11, i32 0, i32 %res_num_38" [../src/ban_s3.cpp:43]   --->   Operation 1029 'select' 'select_ln43_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1030 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_72 = select i1 %and_ln32_7, i32 %select_ln43_20, i32 %res_num_38" [../src/ban_s3.cpp:32]   --->   Operation 1030 'select' 'out_72' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node res_num_40)   --->   "%res_num_39 = select i1 %and_ln35_15, i32 %res_num_38, i32 %res_num_9" [../src/ban_s3.cpp:35]   --->   Operation 1031 'select' 'res_num_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1032 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_40 = select i1 %and_ln43_12, i32 %res_num_9, i32 %res_num_39" [../src/ban_s3.cpp:43]   --->   Operation 1032 'select' 'res_num_40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1033 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_49 = select i1 %and_ln32_7, i32 %res_num_40, i32 %res_num_9" [../src/ban_s3.cpp:32]   --->   Operation 1033 'select' 'res_num_49' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node res_num_43)   --->   "%res_num_42 = select i1 %and_ln35_15, i32 %res_num_9, i32 %res_num_8" [../src/ban_s3.cpp:35]   --->   Operation 1034 'select' 'res_num_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1035 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_43 = select i1 %and_ln43_12, i32 %res_num_38, i32 %res_num_42" [../src/ban_s3.cpp:43]   --->   Operation 1035 'select' 'res_num_43' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1036 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_50 = select i1 %and_ln32_7, i32 %res_num_43, i32 %res_num_8" [../src/ban_s3.cpp:32]   --->   Operation 1036 'select' 'res_num_50' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node res_p_42)   --->   "%res_p_40 = select i1 %and_ln35_15, i32 %res_p_38, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1037 'select' 'res_p_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node res_p_42)   --->   "%res_p_41 = select i1 %and_ln43_12, i32 %res_p_39, i32 %res_p_40" [../src/ban_s3.cpp:43]   --->   Operation 1038 'select' 'res_p_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1039 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_42 = select i1 %and_ln32_7, i32 %res_p_41, i32 %res_p_37" [../src/ban_s3.cpp:32]   --->   Operation 1039 'select' 'res_p_42' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1040 [1/1] (0.00ns)   --->   "%out_68 = trunc i32 %res_p_42" [../src/ban_interface.cpp:118]   --->   Operation 1040 'trunc' 'out_68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1041 [1/1] (0.00ns)   --->   "%out_69 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_42, i32 8, i32 31" [../src/ban_interface.cpp:118]   --->   Operation 1041 'partselect' 'out_69' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1042 [1/1] (0.79ns)   --->   "%br_ln119 = br void %._crit_edge" [../src/ban_interface.cpp:119]   --->   Operation 1042 'br' 'br_ln119' <Predicate = true> <Delay = 0.79>

State 9 <SV = 54> <Delay = 7.26>
ST_9 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln105_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:105]   --->   Operation 1043 'partselect' 'trunc_ln105_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln105_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 1044 'partselect' 'trunc_ln105_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln105_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 1045 'partselect' 'trunc_ln105_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1046 [1/1] (0.35ns)   --->   "%xor_ln106_3 = xor i32 %trunc_ln105_12, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 1046 'xor' 'xor_ln106_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1047 [1/1] (0.00ns)   --->   "%b_num_0_3 = bitcast i32 %xor_ln106_3" [../src/ban_s3.cpp:106]   --->   Operation 1047 'bitcast' 'b_num_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1048 [1/1] (0.35ns)   --->   "%xor_ln107_3 = xor i32 %trunc_ln105_13, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 1048 'xor' 'xor_ln107_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1049 [1/1] (0.00ns)   --->   "%b_num_1_3 = bitcast i32 %xor_ln107_3" [../src/ban_s3.cpp:107]   --->   Operation 1049 'bitcast' 'b_num_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1050 [1/1] (0.35ns)   --->   "%xor_ln108_3 = xor i32 %trunc_ln105_14, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 1050 'xor' 'xor_ln108_3' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1051 [1/1] (0.00ns)   --->   "%b_num_2_2 = bitcast i32 %xor_ln108_3" [../src/ban_s3.cpp:108]   --->   Operation 1051 'bitcast' 'b_num_2_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1052 [1/1] (0.00ns)   --->   "%trunc_ln312 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1052 'trunc' 'trunc_ln312' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1053 [1/1] (0.47ns)   --->   "%tmp_157 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %b_num_0_3, i32 %b_num_1_3, i32 %b_num_2_2, i2 %trunc_ln312" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1053 'mux' 'tmp_157' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1054 [4/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_157, i32 %f_op_read" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1054 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 55> <Delay = 6.43>
ST_10 : Operation 1055 [3/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_157, i32 %f_op_read" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1055 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 56> <Delay = 6.43>
ST_11 : Operation 1056 [2/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_157, i32 %f_op_read" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1056 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 57> <Delay = 6.43>
ST_12 : Operation 1057 [1/4] (6.43ns)   --->   "%add_i1 = fadd i32 %tmp_157, i32 %f_op_read" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1057 'fadd' 'add_i1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 58> <Delay = 3.67>
ST_13 : Operation 1058 [2/2] (2.78ns)   --->   "%tmp_156 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1058 'fcmp' 'tmp_156' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1059 [1/1] (0.44ns)   --->   "%icmp_ln312 = icmp_eq  i2 %trunc_ln312, i2 0" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1059 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1060 [1/1] (0.44ns)   --->   "%select_ln312 = select i1 %icmp_ln312, i32 %add_i1, i32 %b_num_0_3" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1060 'select' 'select_ln312' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1061 [1/1] (0.44ns)   --->   "%icmp_ln312_1 = icmp_eq  i2 %trunc_ln312, i2 1" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1061 'icmp' 'icmp_ln312_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_2)   --->   "%select_ln312_1 = select i1 %icmp_ln312_1, i32 %add_i1, i32 %b_num_1_3" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1062 'select' 'select_ln312_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1063 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln312_2 = select i1 %icmp_ln312, i32 %b_num_1_3, i32 %select_ln312_1" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1063 'select' 'select_ln312_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_4)   --->   "%select_ln312_3 = select i1 %icmp_ln312_1, i32 %b_num_2_2, i32 %add_i1" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1064 'select' 'select_ln312_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1065 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln312_4 = select i1 %icmp_ln312, i32 %b_num_2_2, i32 %select_ln312_3" [../src/ban_s3.cpp:312->../src/ban_s3.h:103]   --->   Operation 1065 'select' 'select_ln312_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1066 [2/2] (2.78ns)   --->   "%tmp_159 = fcmp_oeq  i32 %select_ln312, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1066 'fcmp' 'tmp_159' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1067 [2/2] (2.78ns)   --->   "%tmp_161 = fcmp_oeq  i32 %select_ln312_2, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1067 'fcmp' 'tmp_161' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1068 [2/2] (2.78ns)   --->   "%tmp_163 = fcmp_oeq  i32 %select_ln312_4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1068 'fcmp' 'tmp_163' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 59> <Delay = 6.01>
ST_14 : Operation 1069 [1/1] (0.00ns)   --->   "%b_p_3 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:105]   --->   Operation 1069 'trunc' 'b_p_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln105_11 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:105]   --->   Operation 1070 'trunc' 'trunc_ln105_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1071 [1/1] (0.00ns)   --->   "%bitcast_ln303 = bitcast i32 %f_op_read" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1071 'bitcast' 'bitcast_ln303' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln303, i32 23, i32 30" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1072 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln303 = trunc i32 %bitcast_ln303" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1073 'trunc' 'trunc_ln303' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1074 [1/1] (0.84ns)   --->   "%icmp_ln303 = icmp_ne  i8 %tmp_155, i8 255" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1074 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1075 [1/1] (1.05ns)   --->   "%icmp_ln303_1 = icmp_eq  i23 %trunc_ln303, i23 0" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1075 'icmp' 'icmp_ln303_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln303)   --->   "%or_ln303 = or i1 %icmp_ln303_1, i1 %icmp_ln303" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1076 'or' 'or_ln303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1077 [1/2] (2.78ns)   --->   "%tmp_156 = fcmp_oeq  i32 %f_op_read, i32 0" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1077 'fcmp' 'tmp_156' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1078 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln303 = and i1 %or_ln303, i1 %tmp_156" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1078 'and' 'and_ln303' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1079 [1/1] (0.28ns)   --->   "%xor_ln303 = xor i1 %and_ln303, i1 1" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1079 'xor' 'xor_ln303' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %b_op1_read, i32 31" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1080 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%xor_ln306 = xor i1 %tmp_4, i1 1" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1081 'xor' 'xor_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1082 [1/1] (1.01ns)   --->   "%add_ln309 = add i32 %b_p_3, i32 4294967293" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1082 'add' 'add_ln309' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1083 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln309, i32 31" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1083 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node and_ln309)   --->   "%xor_ln309 = xor i1 %tmp_5, i1 1" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1084 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1085 [1/1] (0.99ns)   --->   "%icmp_ln321 = icmp_eq  i32 %b_p_3, i32 4294967294" [../src/ban_s3.cpp:321->../src/ban_s3.h:103]   --->   Operation 1085 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln306_2)   --->   "%num_res_14 = select i1 %icmp_ln321, i32 %b_num_0_3, i32 0" [../src/ban_s3.cpp:321->../src/ban_s3.h:103]   --->   Operation 1086 'select' 'num_res_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1087 [1/1] (0.99ns)   --->   "%icmp_ln321_1 = icmp_eq  i32 %b_p_3, i32 4294967295" [../src/ban_s3.cpp:321->../src/ban_s3.h:103]   --->   Operation 1087 'icmp' 'icmp_ln321_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln306_2)   --->   "%num_res_15 = select i1 %icmp_ln321_1, i32 %b_num_1_3, i32 %num_res_14" [../src/ban_s3.cpp:321->../src/ban_s3.h:103]   --->   Operation 1088 'select' 'num_res_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node out_66)   --->   "%select_ln321 = select i1 %icmp_ln321_1, i32 %b_num_0_3, i32 0" [../src/ban_s3.cpp:321->../src/ban_s3.h:103]   --->   Operation 1089 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1090 [1/1] (0.00ns)   --->   "%bitcast_ln32_4 = bitcast i32 %select_ln312" [../src/ban_s3.cpp:32]   --->   Operation 1090 'bitcast' 'bitcast_ln32_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_4, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 1091 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln32_4 = trunc i32 %bitcast_ln32_4" [../src/ban_s3.cpp:32]   --->   Operation 1092 'trunc' 'trunc_ln32_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1093 [1/1] (0.84ns)   --->   "%icmp_ln32_9 = icmp_ne  i8 %tmp_158, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1093 'icmp' 'icmp_ln32_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1094 [1/1] (1.05ns)   --->   "%icmp_ln32_10 = icmp_eq  i23 %trunc_ln32_4, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1094 'icmp' 'icmp_ln32_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_4)   --->   "%or_ln32_6 = or i1 %icmp_ln32_10, i1 %icmp_ln32_9" [../src/ban_s3.cpp:32]   --->   Operation 1095 'or' 'or_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1096 [1/2] (2.78ns)   --->   "%tmp_159 = fcmp_oeq  i32 %select_ln312, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1096 'fcmp' 'tmp_159' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1097 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_4 = and i1 %or_ln32_6, i1 %tmp_159" [../src/ban_s3.cpp:32]   --->   Operation 1097 'and' 'and_ln32_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_5)   --->   "%xor_ln32_2 = xor i1 %and_ln32_4, i1 1" [../src/ban_s3.cpp:32]   --->   Operation 1098 'xor' 'xor_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1099 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i32 %select_ln312_2" [../src/ban_s3.cpp:35]   --->   Operation 1099 'bitcast' 'bitcast_ln35_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_4, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1100 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i32 %bitcast_ln35_4" [../src/ban_s3.cpp:35]   --->   Operation 1101 'trunc' 'trunc_ln35_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1102 [1/1] (0.84ns)   --->   "%icmp_ln35_9 = icmp_ne  i8 %tmp_160, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1102 'icmp' 'icmp_ln35_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1103 [1/1] (1.05ns)   --->   "%icmp_ln35_10 = icmp_eq  i23 %trunc_ln35_4, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1103 'icmp' 'icmp_ln35_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_12)   --->   "%or_ln35_4 = or i1 %icmp_ln35_10, i1 %icmp_ln35_9" [../src/ban_s3.cpp:35]   --->   Operation 1104 'or' 'or_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1105 [1/2] (2.78ns)   --->   "%tmp_161 = fcmp_oeq  i32 %select_ln312_2, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1105 'fcmp' 'tmp_161' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1106 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_12 = and i1 %or_ln35_4, i1 %tmp_161" [../src/ban_s3.cpp:35]   --->   Operation 1106 'and' 'and_ln35_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_13)   --->   "%xor_ln35_4 = xor i1 %and_ln35_12, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1107 'xor' 'xor_ln35_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1108 [1/1] (1.01ns)   --->   "%res_p_29 = add i32 %b_p_3, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1108 'add' 'res_p_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1109 [1/1] (0.00ns)   --->   "%bitcast_ln43_4 = bitcast i32 %select_ln312_4" [../src/ban_s3.cpp:43]   --->   Operation 1109 'bitcast' 'bitcast_ln43_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_4, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1110 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1111 [1/1] (0.00ns)   --->   "%trunc_ln43_4 = trunc i32 %bitcast_ln43_4" [../src/ban_s3.cpp:43]   --->   Operation 1111 'trunc' 'trunc_ln43_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1112 [1/1] (0.84ns)   --->   "%icmp_ln43_9 = icmp_ne  i8 %tmp_162, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1112 'icmp' 'icmp_ln43_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1113 [1/1] (1.05ns)   --->   "%icmp_ln43_10 = icmp_eq  i23 %trunc_ln43_4, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1113 'icmp' 'icmp_ln43_10' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_10)   --->   "%or_ln43_8 = or i1 %icmp_ln43_10, i1 %icmp_ln43_9" [../src/ban_s3.cpp:43]   --->   Operation 1114 'or' 'or_ln43_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1115 [1/2] (2.78ns)   --->   "%tmp_163 = fcmp_oeq  i32 %select_ln312_4, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1115 'fcmp' 'tmp_163' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_10)   --->   "%and_ln43_8 = and i1 %or_ln43_8, i1 %tmp_163" [../src/ban_s3.cpp:43]   --->   Operation 1116 'and' 'and_ln43_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_10)   --->   "%xor_ln43_4 = xor i1 %and_ln43_8, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1117 'xor' 'xor_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1118 [1/1] (1.01ns)   --->   "%res_p_30 = add i32 %b_p_3, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1118 'add' 'res_p_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1119 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln306 = and i1 %xor_ln306, i1 %xor_ln303" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1119 'and' 'and_ln306' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1120 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln309 = and i1 %and_ln306, i1 %xor_ln309" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1120 'and' 'and_ln309' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_18)   --->   "%select_ln309 = select i1 %and_ln309, i32 %b_num_0_3, i32 %select_ln312" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1121 'select' 'select_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1122 [1/1] (0.28ns)   --->   "%and_ln309_1 = and i1 %and_ln306, i1 %tmp_5" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1122 'and' 'and_ln309_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1123 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_5 = and i1 %and_ln309_1, i1 %xor_ln32_2" [../src/ban_s3.cpp:32]   --->   Operation 1123 'and' 'and_ln32_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1124 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32_18 = select i1 %and_ln32_5, i32 %select_ln312, i32 %select_ln309" [../src/ban_s3.cpp:32]   --->   Operation 1124 'select' 'select_ln32_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1125 [1/1] (0.28ns)   --->   "%and_ln32_6 = and i1 %and_ln309_1, i1 %and_ln32_4" [../src/ban_s3.cpp:32]   --->   Operation 1125 'and' 'and_ln32_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1126 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_13 = and i1 %and_ln32_6, i1 %xor_ln35_4" [../src/ban_s3.cpp:35]   --->   Operation 1126 'and' 'and_ln35_13' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_16)   --->   "%select_ln35 = select i1 %and_ln35_13, i32 %select_ln312_2, i32 %select_ln32_18" [../src/ban_s3.cpp:35]   --->   Operation 1127 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_10)   --->   "%and_ln43_9 = and i1 %and_ln35_12, i1 %xor_ln43_4" [../src/ban_s3.cpp:43]   --->   Operation 1128 'and' 'and_ln43_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1129 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_10 = and i1 %and_ln43_9, i1 %and_ln32_6" [../src/ban_s3.cpp:43]   --->   Operation 1129 'and' 'and_ln43_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1130 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43_16 = select i1 %and_ln43_10, i32 %select_ln312_4, i32 %select_ln35" [../src/ban_s3.cpp:43]   --->   Operation 1130 'select' 'select_ln43_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1131 [1/1] (0.28ns)   --->   "%and_ln306_1 = and i1 %tmp_4, i1 %xor_ln303" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1131 'and' 'and_ln306_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node out_65)   --->   "%select_ln306 = select i1 %and_ln306_1, i32 %f_op_read, i32 %select_ln43_16" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1132 'select' 'select_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1133 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_65 = select i1 %and_ln303, i32 %b_num_0_3, i32 %select_ln306" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1133 'select' 'out_65' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_19)   --->   "%select_ln309_1 = select i1 %and_ln309, i32 %b_num_1_3, i32 %select_ln312_2" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1134 'select' 'select_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1135 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32_19 = select i1 %and_ln32_5, i32 %select_ln312_2, i32 %select_ln309_1" [../src/ban_s3.cpp:32]   --->   Operation 1135 'select' 'select_ln32_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_17)   --->   "%select_ln35_1 = select i1 %and_ln35_13, i32 %select_ln312_4, i32 %select_ln32_19" [../src/ban_s3.cpp:35]   --->   Operation 1136 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1137 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43_17 = select i1 %and_ln43_10, i32 %select_ln312_2, i32 %select_ln35_1" [../src/ban_s3.cpp:43]   --->   Operation 1137 'select' 'select_ln43_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node out_66)   --->   "%select_ln306_1 = select i1 %and_ln306_1, i32 %select_ln321, i32 %select_ln43_17" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1138 'select' 'select_ln306_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1139 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_66 = select i1 %and_ln303, i32 %b_num_1_3, i32 %select_ln306_1" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1139 'select' 'out_66' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_20)   --->   "%select_ln309_2 = select i1 %and_ln309, i32 %b_num_2_2, i32 %select_ln312_4" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1140 'select' 'select_ln309_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1141 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32_20 = select i1 %and_ln32_5, i32 %select_ln312_4, i32 %select_ln309_2" [../src/ban_s3.cpp:32]   --->   Operation 1141 'select' 'select_ln32_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln43_18)   --->   "%or_ln43_9 = or i1 %and_ln43_10, i1 %and_ln35_13" [../src/ban_s3.cpp:43]   --->   Operation 1142 'or' 'or_ln43_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1143 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln43_18 = select i1 %or_ln43_9, i32 0, i32 %select_ln32_20" [../src/ban_s3.cpp:43]   --->   Operation 1143 'select' 'select_ln43_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1144 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln306_2 = select i1 %and_ln306_1, i32 %num_res_15, i32 %select_ln43_18" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1144 'select' 'select_ln306_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1145 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_67 = select i1 %and_ln303, i32 %b_num_2_2, i32 %select_ln306_2" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1145 'select' 'out_67' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node res_p_33)   --->   "%res_p_31 = select i1 %and_ln309, i31 %trunc_ln105_11, i31 0" [../src/ban_s3.cpp:309->../src/ban_s3.h:103]   --->   Operation 1146 'select' 'res_p_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node res_p_33)   --->   "%res_p_32 = select i1 %and_ln32_5, i31 %trunc_ln105_11, i31 %res_p_31" [../src/ban_s3.cpp:32]   --->   Operation 1147 'select' 'res_p_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node res_p_33)   --->   "%zext_ln39 = zext i31 %res_p_32" [../src/ban_s3.cpp:39]   --->   Operation 1148 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1149 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_33 = select i1 %and_ln35_13, i32 %res_p_29, i32 %zext_ln39" [../src/ban_s3.cpp:35]   --->   Operation 1149 'select' 'res_p_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node res_p_36)   --->   "%res_p_34 = select i1 %and_ln43_10, i32 %res_p_30, i32 %res_p_33" [../src/ban_s3.cpp:43]   --->   Operation 1150 'select' 'res_p_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node res_p_36)   --->   "%res_p_35 = select i1 %and_ln306_1, i32 0, i32 %res_p_34" [../src/ban_s3.cpp:306->../src/ban_s3.h:103]   --->   Operation 1151 'select' 'res_p_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1152 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_36 = select i1 %and_ln303, i32 %b_p_3, i32 %res_p_35" [../src/ban_s3.cpp:303->../src/ban_s3.h:103]   --->   Operation 1152 'select' 'res_p_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1153 [1/1] (0.00ns)   --->   "%out_63 = trunc i32 %res_p_36" [../src/ban_interface.cpp:114]   --->   Operation 1153 'trunc' 'out_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1154 [1/1] (0.00ns)   --->   "%out_64 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_36, i32 8, i32 31" [../src/ban_interface.cpp:114]   --->   Operation 1154 'partselect' 'out_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1155 [1/1] (0.79ns)   --->   "%br_ln115 = br void %._crit_edge" [../src/ban_interface.cpp:115]   --->   Operation 1155 'br' 'br_ln115' <Predicate = true> <Delay = 0.79>

State 15 <SV = 58> <Delay = 7.30>
ST_15 : Operation 1156 [2/2] (7.30ns)   --->   "%call_ret12 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_s3.h:102]   --->   Operation 1156 'call' 'call_ret12' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 59> <Delay = 6.01>
ST_16 : Operation 1157 [1/2] (6.01ns)   --->   "%call_ret12 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_s3.h:102]   --->   Operation 1157 'call' 'call_ret12' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1158 [1/1] (0.00ns)   --->   "%ref_tmp39_060_s = extractvalue i128 %call_ret12" [../src/ban_s3.h:102]   --->   Operation 1158 'extractvalue' 'ref_tmp39_060_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1159 [1/1] (0.00ns)   --->   "%out_62 = extractvalue i128 %call_ret12" [../src/ban_s3.h:102]   --->   Operation 1159 'extractvalue' 'out_62' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1160 [1/1] (0.00ns)   --->   "%out_58 = extractvalue i128 %call_ret12" [../src/ban_s3.h:102]   --->   Operation 1160 'extractvalue' 'out_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1161 [1/1] (0.00ns)   --->   "%out_59 = extractvalue i128 %call_ret12" [../src/ban_s3.h:102]   --->   Operation 1161 'extractvalue' 'out_59' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1162 [1/1] (0.00ns)   --->   "%out_60 = trunc i32 %ref_tmp39_060_s" [../src/ban_interface.cpp:110]   --->   Operation 1162 'trunc' 'out_60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1163 [1/1] (0.00ns)   --->   "%out_61 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp39_060_s, i32 8, i32 31" [../src/ban_interface.cpp:110]   --->   Operation 1163 'partselect' 'out_61' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1164 [1/1] (0.79ns)   --->   "%br_ln111 = br void %._crit_edge" [../src/ban_interface.cpp:111]   --->   Operation 1164 'br' 'br_ln111' <Predicate = true> <Delay = 0.79>

State 17 <SV = 1> <Delay = 7.05>
ST_17 : Operation 1165 [8/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1165 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1166 [8/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1166 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1167 [8/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1167 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 2> <Delay = 7.05>
ST_18 : Operation 1168 [7/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1168 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1169 [7/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1169 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1170 [7/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1170 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 3> <Delay = 7.05>
ST_19 : Operation 1171 [6/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1171 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1172 [6/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1172 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1173 [6/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1173 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 4> <Delay = 7.05>
ST_20 : Operation 1174 [5/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1174 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1175 [5/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1175 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1176 [5/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1176 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 7.05>
ST_21 : Operation 1177 [4/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1177 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1178 [4/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1178 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1179 [4/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1179 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 6> <Delay = 7.05>
ST_22 : Operation 1180 [3/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1180 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1181 [3/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1181 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1182 [3/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1182 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 7> <Delay = 7.05>
ST_23 : Operation 1183 [2/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1183 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1184 [2/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1184 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1185 [2/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1185 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 8> <Delay = 7.05>
ST_24 : Operation 1186 [1/9] (7.05ns)   --->   "%res_num_6 = fdiv i32 %bitcast_ln358_3, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1186 'fdiv' 'res_num_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1187 [1/9] (7.05ns)   --->   "%res_num_7 = fdiv i32 %bitcast_ln358_4, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1187 'fdiv' 'res_num_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1188 [1/9] (7.05ns)   --->   "%res_num_31 = fdiv i32 %bitcast_ln358_5, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1188 'fdiv' 'res_num_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 9> <Delay = 2.78>
ST_25 : Operation 1189 [2/2] (2.78ns)   --->   "%tmp_150 = fcmp_oeq  i32 %res_num_6, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1189 'fcmp' 'tmp_150' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1190 [2/2] (2.78ns)   --->   "%tmp_152 = fcmp_oeq  i32 %res_num_7, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1190 'fcmp' 'tmp_152' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1191 [2/2] (2.78ns)   --->   "%tmp_154 = fcmp_oeq  i32 %res_num_31, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1191 'fcmp' 'tmp_154' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 10> <Delay = 4.25>
ST_26 : Operation 1192 [1/1] (0.00ns)   --->   "%res_p_24 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:358]   --->   Operation 1192 'trunc' 'res_p_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1193 [1/1] (0.00ns)   --->   "%bitcast_ln32_3 = bitcast i32 %res_num_6" [../src/ban_s3.cpp:32]   --->   Operation 1193 'bitcast' 'bitcast_ln32_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_3, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 1194 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln32_3 = trunc i32 %bitcast_ln32_3" [../src/ban_s3.cpp:32]   --->   Operation 1195 'trunc' 'trunc_ln32_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1196 [1/1] (0.84ns)   --->   "%icmp_ln32_7 = icmp_ne  i8 %tmp_149, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1196 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1197 [1/1] (1.05ns)   --->   "%icmp_ln32_8 = icmp_eq  i23 %trunc_ln32_3, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1197 'icmp' 'icmp_ln32_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_3)   --->   "%or_ln32_4 = or i1 %icmp_ln32_8, i1 %icmp_ln32_7" [../src/ban_s3.cpp:32]   --->   Operation 1198 'or' 'or_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1199 [1/2] (2.78ns)   --->   "%tmp_150 = fcmp_oeq  i32 %res_num_6, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1199 'fcmp' 'tmp_150' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1200 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_3 = and i1 %or_ln32_4, i1 %tmp_150" [../src/ban_s3.cpp:32]   --->   Operation 1200 'and' 'and_ln32_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_5)   --->   "%xor_ln32_1 = xor i1 %and_ln32_3, i1 1" [../src/ban_s3.cpp:32]   --->   Operation 1201 'xor' 'xor_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1202 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i32 %res_num_7" [../src/ban_s3.cpp:35]   --->   Operation 1202 'bitcast' 'bitcast_ln35_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_3, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1203 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i32 %bitcast_ln35_3" [../src/ban_s3.cpp:35]   --->   Operation 1204 'trunc' 'trunc_ln35_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1205 [1/1] (0.84ns)   --->   "%icmp_ln35_7 = icmp_ne  i8 %tmp_151, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1205 'icmp' 'icmp_ln35_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1206 [1/1] (1.05ns)   --->   "%icmp_ln35_8 = icmp_eq  i23 %trunc_ln35_3, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1206 'icmp' 'icmp_ln35_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_9)   --->   "%or_ln35_3 = or i1 %icmp_ln35_8, i1 %icmp_ln35_7" [../src/ban_s3.cpp:35]   --->   Operation 1207 'or' 'or_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1208 [1/2] (2.78ns)   --->   "%tmp_152 = fcmp_oeq  i32 %res_num_7, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1208 'fcmp' 'tmp_152' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1209 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_9 = and i1 %or_ln35_3, i1 %tmp_152" [../src/ban_s3.cpp:35]   --->   Operation 1209 'and' 'and_ln35_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_10)   --->   "%xor_ln35_3 = xor i1 %and_ln35_9, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1210 'xor' 'xor_ln35_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1211 [1/1] (1.01ns)   --->   "%res_p_25 = add i32 %res_p_24, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1211 'add' 'res_p_25' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1212 [1/1] (0.00ns)   --->   "%bitcast_ln43_3 = bitcast i32 %res_num_31" [../src/ban_s3.cpp:43]   --->   Operation 1212 'bitcast' 'bitcast_ln43_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_3, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1213 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i32 %bitcast_ln43_3" [../src/ban_s3.cpp:43]   --->   Operation 1214 'trunc' 'trunc_ln43_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1215 [1/1] (0.84ns)   --->   "%icmp_ln43_7 = icmp_ne  i8 %tmp_153, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1215 'icmp' 'icmp_ln43_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1216 [1/1] (1.05ns)   --->   "%icmp_ln43_8 = icmp_eq  i23 %trunc_ln43_3, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1216 'icmp' 'icmp_ln43_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%or_ln43_6 = or i1 %icmp_ln43_8, i1 %icmp_ln43_7" [../src/ban_s3.cpp:43]   --->   Operation 1217 'or' 'or_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1218 [1/2] (2.78ns)   --->   "%tmp_154 = fcmp_oeq  i32 %res_num_31, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1218 'fcmp' 'tmp_154' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%and_ln43_6 = and i1 %or_ln43_6, i1 %tmp_154" [../src/ban_s3.cpp:43]   --->   Operation 1219 'and' 'and_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%xor_ln43_3 = xor i1 %and_ln43_6, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1220 'xor' 'xor_ln43_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1221 [1/1] (1.01ns)   --->   "%res_p_26 = add i32 %res_p_24, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1221 'add' 'res_p_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1222 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_10 = and i1 %and_ln32_3, i1 %xor_ln35_3" [../src/ban_s3.cpp:35]   --->   Operation 1222 'and' 'and_ln35_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_7)   --->   "%and_ln35_11 = and i1 %and_ln35_9, i1 %and_ln32_3" [../src/ban_s3.cpp:35]   --->   Operation 1223 'and' 'and_ln35_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1224 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_7 = and i1 %and_ln35_11, i1 %xor_ln43_3" [../src/ban_s3.cpp:43]   --->   Operation 1224 'and' 'and_ln43_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_12)   --->   "%or_ln43_7 = or i1 %and_ln43_7, i1 %and_ln35_10" [../src/ban_s3.cpp:43]   --->   Operation 1225 'or' 'or_ln43_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_12)   --->   "%select_ln43_13 = select i1 %or_ln43_7, i32 0, i32 %res_num_31" [../src/ban_s3.cpp:43]   --->   Operation 1226 'select' 'select_ln43_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1227 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32_12 = select i1 %and_ln32_3, i32 %select_ln43_13, i32 %res_num_31" [../src/ban_s3.cpp:32]   --->   Operation 1227 'select' 'select_ln32_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node res_num_33)   --->   "%res_num_32 = select i1 %and_ln35_10, i32 %res_num_31, i32 %res_num_7" [../src/ban_s3.cpp:35]   --->   Operation 1228 'select' 'res_num_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1229 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_33 = select i1 %and_ln43_7, i32 %res_num_7, i32 %res_num_32" [../src/ban_s3.cpp:43]   --->   Operation 1229 'select' 'res_num_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1230 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_34 = select i1 %and_ln32_3, i32 %res_num_33, i32 %res_num_7" [../src/ban_s3.cpp:32]   --->   Operation 1230 'select' 'res_num_34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node res_num_36)   --->   "%res_num_35 = select i1 %and_ln35_10, i32 %res_num_7, i32 %res_num_6" [../src/ban_s3.cpp:35]   --->   Operation 1231 'select' 'res_num_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1232 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_36 = select i1 %and_ln43_7, i32 %res_num_31, i32 %res_num_35" [../src/ban_s3.cpp:43]   --->   Operation 1232 'select' 'res_num_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1233 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_37 = select i1 %and_ln32_3, i32 %res_num_36, i32 %res_num_6" [../src/ban_s3.cpp:32]   --->   Operation 1233 'select' 'res_num_37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node res_p_27)   --->   "%select_ln32_15 = select i1 %and_ln32_3, i32 %res_p_26, i32 %res_p_24" [../src/ban_s3.cpp:32]   --->   Operation 1234 'select' 'select_ln32_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1235 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln32_5 = or i1 %and_ln43_7, i1 %xor_ln32_1" [../src/ban_s3.cpp:32]   --->   Operation 1235 'or' 'or_ln32_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node res_p_27)   --->   "%select_ln32_16 = select i1 %and_ln35_10, i32 %res_p_25, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1236 'select' 'select_ln32_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1237 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_27 = select i1 %or_ln32_5, i32 %select_ln32_15, i32 %select_ln32_16" [../src/ban_s3.cpp:32]   --->   Operation 1237 'select' 'res_p_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1238 [1/1] (0.00ns)   --->   "%bitcast_ln100 = bitcast i32 %res_num_37" [../src/ban_s3.h:100]   --->   Operation 1238 'bitcast' 'bitcast_ln100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1239 [1/1] (0.00ns)   --->   "%bitcast_ln100_1 = bitcast i32 %res_num_34" [../src/ban_s3.h:100]   --->   Operation 1239 'bitcast' 'bitcast_ln100_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1240 [1/1] (0.00ns)   --->   "%bitcast_ln100_2 = bitcast i32 %select_ln32_12" [../src/ban_s3.h:100]   --->   Operation 1240 'bitcast' 'bitcast_ln100_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1241 [1/1] (0.00ns)   --->   "%or_ln100_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln100_2, i32 %bitcast_ln100_1, i32 %bitcast_ln100, i32 %res_p_27" [../src/ban_s3.h:100]   --->   Operation 1241 'bitconcatenate' 'or_ln100_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1242 [1/1] (0.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln100_1" [../src/ban_s3.h:100]   --->   Operation 1242 'write' 'write_ln100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1243 [1/1] (0.79ns)   --->   "%br_ln107 = br void %._crit_edge" [../src/ban_interface.cpp:107]   --->   Operation 1243 'br' 'br_ln107' <Predicate = true> <Delay = 0.79>

State 27 <SV = 1> <Delay = 7.01>
ST_27 : Operation 1244 [2/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln342_3, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 1244 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1245 [2/3] (7.01ns)   --->   "%res_num_5 = fmul i32 %bitcast_ln342_4, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 1245 'fmul' 'res_num_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1246 [2/3] (7.01ns)   --->   "%res_num_24 = fmul i32 %bitcast_ln342_5, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 1246 'fmul' 'res_num_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 2> <Delay = 7.01>
ST_28 : Operation 1247 [1/3] (7.01ns)   --->   "%res_num_4 = fmul i32 %bitcast_ln342_3, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 1247 'fmul' 'res_num_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1248 [1/3] (7.01ns)   --->   "%res_num_5 = fmul i32 %bitcast_ln342_4, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 1248 'fmul' 'res_num_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1249 [1/3] (7.01ns)   --->   "%res_num_24 = fmul i32 %bitcast_ln342_5, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 1249 'fmul' 'res_num_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 3> <Delay = 2.78>
ST_29 : Operation 1250 [2/2] (2.78ns)   --->   "%tmp_144 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1250 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1251 [2/2] (2.78ns)   --->   "%tmp_146 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1251 'fcmp' 'tmp_146' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1252 [2/2] (2.78ns)   --->   "%tmp_148 = fcmp_oeq  i32 %res_num_24, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1252 'fcmp' 'tmp_148' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 4> <Delay = 4.25>
ST_30 : Operation 1253 [1/1] (0.00ns)   --->   "%res_p_20 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:342]   --->   Operation 1253 'trunc' 'res_p_20' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast i32 %res_num_4" [../src/ban_s3.cpp:32]   --->   Operation 1254 'bitcast' 'bitcast_ln32_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_2, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 1255 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i32 %bitcast_ln32_2" [../src/ban_s3.cpp:32]   --->   Operation 1256 'trunc' 'trunc_ln32_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1257 [1/1] (0.84ns)   --->   "%icmp_ln32_5 = icmp_ne  i8 %tmp_143, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1257 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1258 [1/1] (1.05ns)   --->   "%icmp_ln32_6 = icmp_eq  i23 %trunc_ln32_2, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1258 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_2)   --->   "%or_ln32_2 = or i1 %icmp_ln32_6, i1 %icmp_ln32_5" [../src/ban_s3.cpp:32]   --->   Operation 1259 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1260 [1/2] (2.78ns)   --->   "%tmp_144 = fcmp_oeq  i32 %res_num_4, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1260 'fcmp' 'tmp_144' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1261 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_2 = and i1 %or_ln32_2, i1 %tmp_144" [../src/ban_s3.cpp:32]   --->   Operation 1261 'and' 'and_ln32_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node or_ln32_3)   --->   "%xor_ln32 = xor i1 %and_ln32_2, i1 1" [../src/ban_s3.cpp:32]   --->   Operation 1262 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1263 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i32 %res_num_5" [../src/ban_s3.cpp:35]   --->   Operation 1263 'bitcast' 'bitcast_ln35_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_2, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1264 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i32 %bitcast_ln35_2" [../src/ban_s3.cpp:35]   --->   Operation 1265 'trunc' 'trunc_ln35_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1266 [1/1] (0.84ns)   --->   "%icmp_ln35_5 = icmp_ne  i8 %tmp_145, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1266 'icmp' 'icmp_ln35_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1267 [1/1] (1.05ns)   --->   "%icmp_ln35_6 = icmp_eq  i23 %trunc_ln35_2, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1267 'icmp' 'icmp_ln35_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_6)   --->   "%or_ln35_2 = or i1 %icmp_ln35_6, i1 %icmp_ln35_5" [../src/ban_s3.cpp:35]   --->   Operation 1268 'or' 'or_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1269 [1/2] (2.78ns)   --->   "%tmp_146 = fcmp_oeq  i32 %res_num_5, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1269 'fcmp' 'tmp_146' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1270 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_6 = and i1 %or_ln35_2, i1 %tmp_146" [../src/ban_s3.cpp:35]   --->   Operation 1270 'and' 'and_ln35_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_7)   --->   "%xor_ln35_2 = xor i1 %and_ln35_6, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1271 'xor' 'xor_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1272 [1/1] (1.01ns)   --->   "%res_p_21 = add i32 %res_p_20, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1272 'add' 'res_p_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1273 [1/1] (0.00ns)   --->   "%bitcast_ln43_2 = bitcast i32 %res_num_24" [../src/ban_s3.cpp:43]   --->   Operation 1273 'bitcast' 'bitcast_ln43_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_2, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1274 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1275 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i32 %bitcast_ln43_2" [../src/ban_s3.cpp:43]   --->   Operation 1275 'trunc' 'trunc_ln43_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1276 [1/1] (0.84ns)   --->   "%icmp_ln43_5 = icmp_ne  i8 %tmp_147, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1276 'icmp' 'icmp_ln43_5' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1277 [1/1] (1.05ns)   --->   "%icmp_ln43_6 = icmp_eq  i23 %trunc_ln43_2, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1277 'icmp' 'icmp_ln43_6' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%or_ln43_4 = or i1 %icmp_ln43_6, i1 %icmp_ln43_5" [../src/ban_s3.cpp:43]   --->   Operation 1278 'or' 'or_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1279 [1/2] (2.78ns)   --->   "%tmp_148 = fcmp_oeq  i32 %res_num_24, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1279 'fcmp' 'tmp_148' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%and_ln43_4 = and i1 %or_ln43_4, i1 %tmp_148" [../src/ban_s3.cpp:43]   --->   Operation 1280 'and' 'and_ln43_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%xor_ln43_2 = xor i1 %and_ln43_4, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1281 'xor' 'xor_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1282 [1/1] (1.01ns)   --->   "%res_p_22 = add i32 %res_p_20, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1282 'add' 'res_p_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1283 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_7 = and i1 %and_ln32_2, i1 %xor_ln35_2" [../src/ban_s3.cpp:35]   --->   Operation 1283 'and' 'and_ln35_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_5)   --->   "%and_ln35_8 = and i1 %and_ln35_6, i1 %and_ln32_2" [../src/ban_s3.cpp:35]   --->   Operation 1284 'and' 'and_ln35_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1285 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_5 = and i1 %and_ln35_8, i1 %xor_ln43_2" [../src/ban_s3.cpp:43]   --->   Operation 1285 'and' 'and_ln43_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%or_ln43_5 = or i1 %and_ln43_5, i1 %and_ln35_7" [../src/ban_s3.cpp:43]   --->   Operation 1286 'or' 'or_ln43_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%select_ln43_10 = select i1 %or_ln43_5, i32 0, i32 %res_num_24" [../src/ban_s3.cpp:43]   --->   Operation 1287 'select' 'select_ln43_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1288 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %and_ln32_2, i32 %select_ln43_10, i32 %res_num_24" [../src/ban_s3.cpp:32]   --->   Operation 1288 'select' 'select_ln32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node res_num_26)   --->   "%res_num_25 = select i1 %and_ln35_7, i32 %res_num_24, i32 %res_num_5" [../src/ban_s3.cpp:35]   --->   Operation 1289 'select' 'res_num_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1290 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_26 = select i1 %and_ln43_5, i32 %res_num_5, i32 %res_num_25" [../src/ban_s3.cpp:43]   --->   Operation 1290 'select' 'res_num_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1291 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_27 = select i1 %and_ln32_2, i32 %res_num_26, i32 %res_num_5" [../src/ban_s3.cpp:32]   --->   Operation 1291 'select' 'res_num_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node res_num_29)   --->   "%res_num_28 = select i1 %and_ln35_7, i32 %res_num_5, i32 %res_num_4" [../src/ban_s3.cpp:35]   --->   Operation 1292 'select' 'res_num_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1293 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_29 = select i1 %and_ln43_5, i32 %res_num_24, i32 %res_num_28" [../src/ban_s3.cpp:43]   --->   Operation 1293 'select' 'res_num_29' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1294 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_30 = select i1 %and_ln32_2, i32 %res_num_29, i32 %res_num_4" [../src/ban_s3.cpp:32]   --->   Operation 1294 'select' 'res_num_30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node res_p_23)   --->   "%select_ln32_9 = select i1 %and_ln32_2, i32 %res_p_22, i32 %res_p_20" [../src/ban_s3.cpp:32]   --->   Operation 1295 'select' 'select_ln32_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1296 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln32_3 = or i1 %and_ln43_5, i1 %xor_ln32" [../src/ban_s3.cpp:32]   --->   Operation 1296 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node res_p_23)   --->   "%select_ln32_10 = select i1 %and_ln35_7, i32 %res_p_21, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1297 'select' 'select_ln32_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1298 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_23 = select i1 %or_ln32_3, i32 %select_ln32_9, i32 %select_ln32_10" [../src/ban_s3.cpp:32]   --->   Operation 1298 'select' 'res_p_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1299 [1/1] (0.00ns)   --->   "%bitcast_ln99 = bitcast i32 %res_num_30" [../src/ban_s3.h:99]   --->   Operation 1299 'bitcast' 'bitcast_ln99' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1300 [1/1] (0.00ns)   --->   "%bitcast_ln99_1 = bitcast i32 %res_num_27" [../src/ban_s3.h:99]   --->   Operation 1300 'bitcast' 'bitcast_ln99_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1301 [1/1] (0.00ns)   --->   "%bitcast_ln99_2 = bitcast i32 %select_ln32" [../src/ban_s3.h:99]   --->   Operation 1301 'bitcast' 'bitcast_ln99_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1302 [1/1] (0.00ns)   --->   "%or_ln99_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln99_2, i32 %bitcast_ln99_1, i32 %bitcast_ln99, i32 %res_p_23" [../src/ban_s3.h:99]   --->   Operation 1302 'bitconcatenate' 'or_ln99_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1303 [1/1] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln99_1" [../src/ban_s3.h:99]   --->   Operation 1303 'write' 'write_ln99' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1304 [1/1] (0.79ns)   --->   "%br_ln103 = br void %._crit_edge" [../src/ban_interface.cpp:103]   --->   Operation 1304 'br' 'br_ln103' <Predicate = true> <Delay = 0.79>

State 31 <SV = 1> <Delay = 7.30>
ST_31 : Operation 1305 [1/1] (0.00ns)   --->   "%bitcast_ln98_4 = bitcast i32 %xor_ln98" [../src/ban_s3.h:98]   --->   Operation 1305 'bitcast' 'bitcast_ln98_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1306 [2/2] (7.30ns)   --->   "%call_ret11 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln98_4" [../src/ban_s3.h:98]   --->   Operation 1306 'call' 'call_ret11' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 2> <Delay = 6.01>
ST_32 : Operation 1307 [1/2] (6.01ns)   --->   "%call_ret11 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln98_4" [../src/ban_s3.h:98]   --->   Operation 1307 'call' 'call_ret11' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 1308 [1/1] (0.00ns)   --->   "%ref_tmp_01_i416_s = extractvalue i128 %call_ret11" [../src/ban_s3.h:98]   --->   Operation 1308 'extractvalue' 'ref_tmp_01_i416_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1309 [1/1] (0.00ns)   --->   "%ref_tmp_1_i3 = extractvalue i128 %call_ret11" [../src/ban_s3.h:98]   --->   Operation 1309 'extractvalue' 'ref_tmp_1_i3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1310 [1/1] (0.00ns)   --->   "%ref_tmp_1_i417_1 = extractvalue i128 %call_ret11" [../src/ban_s3.h:98]   --->   Operation 1310 'extractvalue' 'ref_tmp_1_i417_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1311 [1/1] (0.00ns)   --->   "%ref_tmp_1_i417_2 = extractvalue i128 %call_ret11" [../src/ban_s3.h:98]   --->   Operation 1311 'extractvalue' 'ref_tmp_1_i417_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1312 [1/1] (0.00ns)   --->   "%bitcast_ln98 = bitcast i32 %ref_tmp_1_i3" [../src/ban_s3.h:98]   --->   Operation 1312 'bitcast' 'bitcast_ln98' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1313 [1/1] (0.00ns)   --->   "%bitcast_ln98_1 = bitcast i32 %ref_tmp_1_i417_1" [../src/ban_s3.h:98]   --->   Operation 1313 'bitcast' 'bitcast_ln98_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1314 [1/1] (0.00ns)   --->   "%bitcast_ln98_2 = bitcast i32 %ref_tmp_1_i417_2" [../src/ban_s3.h:98]   --->   Operation 1314 'bitcast' 'bitcast_ln98_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1315 [1/1] (0.00ns)   --->   "%or_ln98_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln98_2, i32 %bitcast_ln98_1, i32 %bitcast_ln98, i32 %ref_tmp_01_i416_s" [../src/ban_s3.h:98]   --->   Operation 1315 'bitconcatenate' 'or_ln98_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1316 [1/1] (0.00ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln98_2" [../src/ban_s3.h:98]   --->   Operation 1316 'write' 'write_ln98' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1317 [1/1] (0.79ns)   --->   "%br_ln99 = br void %._crit_edge" [../src/ban_interface.cpp:99]   --->   Operation 1317 'br' 'br_ln99' <Predicate = true> <Delay = 0.79>

State 33 <SV = 1> <Delay = 6.01>
ST_33 : Operation 1318 [1/2] (6.01ns)   --->   "%call_ret10 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_s3.h:97]   --->   Operation 1318 'call' 'call_ret10' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 1319 [1/1] (0.00ns)   --->   "%ref_tmp_01_i403_s = extractvalue i128 %call_ret10" [../src/ban_s3.h:97]   --->   Operation 1319 'extractvalue' 'ref_tmp_01_i403_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1320 [1/1] (0.00ns)   --->   "%ref_tmp_1_i2 = extractvalue i128 %call_ret10" [../src/ban_s3.h:97]   --->   Operation 1320 'extractvalue' 'ref_tmp_1_i2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1321 [1/1] (0.00ns)   --->   "%ref_tmp_1_i404_1 = extractvalue i128 %call_ret10" [../src/ban_s3.h:97]   --->   Operation 1321 'extractvalue' 'ref_tmp_1_i404_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1322 [1/1] (0.00ns)   --->   "%ref_tmp_1_i404_2 = extractvalue i128 %call_ret10" [../src/ban_s3.h:97]   --->   Operation 1322 'extractvalue' 'ref_tmp_1_i404_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1323 [1/1] (0.00ns)   --->   "%bitcast_ln97 = bitcast i32 %ref_tmp_1_i2" [../src/ban_s3.h:97]   --->   Operation 1323 'bitcast' 'bitcast_ln97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1324 [1/1] (0.00ns)   --->   "%bitcast_ln97_1 = bitcast i32 %ref_tmp_1_i404_1" [../src/ban_s3.h:97]   --->   Operation 1324 'bitcast' 'bitcast_ln97_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1325 [1/1] (0.00ns)   --->   "%bitcast_ln97_2 = bitcast i32 %ref_tmp_1_i404_2" [../src/ban_s3.h:97]   --->   Operation 1325 'bitcast' 'bitcast_ln97_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1326 [1/1] (0.00ns)   --->   "%or_ln97_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln97_2, i32 %bitcast_ln97_1, i32 %bitcast_ln97, i32 %ref_tmp_01_i403_s" [../src/ban_s3.h:97]   --->   Operation 1326 'bitconcatenate' 'or_ln97_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1327 [1/1] (0.00ns)   --->   "%write_ln97 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln97_2" [../src/ban_s3.h:97]   --->   Operation 1327 'write' 'write_ln97' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1328 [1/1] (0.79ns)   --->   "%br_ln95 = br void %._crit_edge" [../src/ban_interface.cpp:95]   --->   Operation 1328 'br' 'br_ln95' <Predicate = true> <Delay = 0.79>

State 34 <SV = 49> <Delay = 7.05>
ST_34 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln358_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:358]   --->   Operation 1329 'partselect' 'trunc_ln358_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1330 [1/1] (0.00ns)   --->   "%bitcast_ln358 = bitcast i32 %trunc_ln358_1" [../src/ban_s3.cpp:358]   --->   Operation 1330 'bitcast' 'bitcast_ln358' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln358_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:358]   --->   Operation 1331 'partselect' 'trunc_ln358_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1332 [1/1] (0.00ns)   --->   "%bitcast_ln358_1 = bitcast i32 %trunc_ln358_2" [../src/ban_s3.cpp:358]   --->   Operation 1332 'bitcast' 'bitcast_ln358_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln358_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:358]   --->   Operation 1333 'partselect' 'trunc_ln358_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1334 [1/1] (0.00ns)   --->   "%bitcast_ln358_2 = bitcast i32 %trunc_ln358_3" [../src/ban_s3.cpp:358]   --->   Operation 1334 'bitcast' 'bitcast_ln358_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1335 [9/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1335 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1336 [9/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1336 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1337 [9/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1337 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 50> <Delay = 7.05>
ST_35 : Operation 1338 [8/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1338 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1339 [8/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1339 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1340 [8/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1340 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 51> <Delay = 7.05>
ST_36 : Operation 1341 [7/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1341 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1342 [7/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1342 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1343 [7/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1343 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 52> <Delay = 7.05>
ST_37 : Operation 1344 [6/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1344 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1345 [6/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1345 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1346 [6/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1346 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 53> <Delay = 7.05>
ST_38 : Operation 1347 [5/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1347 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1348 [5/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1348 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1349 [5/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1349 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 54> <Delay = 7.05>
ST_39 : Operation 1350 [4/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1350 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1351 [4/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1351 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1352 [4/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1352 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 55> <Delay = 7.05>
ST_40 : Operation 1353 [3/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1353 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1354 [3/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1354 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1355 [3/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1355 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 56> <Delay = 7.05>
ST_41 : Operation 1356 [2/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1356 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1357 [2/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1357 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1358 [2/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1358 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 57> <Delay = 7.05>
ST_42 : Operation 1359 [1/9] (7.05ns)   --->   "%res_num_2 = fdiv i32 %bitcast_ln358, i32 %f_op_read" [../src/ban_s3.cpp:360]   --->   Operation 1359 'fdiv' 'res_num_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1360 [1/9] (7.05ns)   --->   "%res_num_3 = fdiv i32 %bitcast_ln358_1, i32 %f_op_read" [../src/ban_s3.cpp:361]   --->   Operation 1360 'fdiv' 'res_num_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1361 [1/9] (7.05ns)   --->   "%res_num_17 = fdiv i32 %bitcast_ln358_2, i32 %f_op_read" [../src/ban_s3.cpp:362]   --->   Operation 1361 'fdiv' 'res_num_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 58> <Delay = 2.78>
ST_43 : Operation 1362 [2/2] (2.78ns)   --->   "%tmp_138 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1362 'fcmp' 'tmp_138' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1363 [2/2] (2.78ns)   --->   "%tmp_140 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1363 'fcmp' 'tmp_140' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1364 [2/2] (2.78ns)   --->   "%tmp_142 = fcmp_oeq  i32 %res_num_17, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1364 'fcmp' 'tmp_142' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 59> <Delay = 4.25>
ST_44 : Operation 1365 [1/1] (0.00ns)   --->   "%res_p_14 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:358]   --->   Operation 1365 'trunc' 'res_p_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1366 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i32 %res_num_2" [../src/ban_s3.cpp:32]   --->   Operation 1366 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_1, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 1367 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %bitcast_ln32_1" [../src/ban_s3.cpp:32]   --->   Operation 1368 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1369 [1/1] (0.84ns)   --->   "%icmp_ln32_3 = icmp_ne  i8 %tmp_137, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1369 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1370 [1/1] (1.05ns)   --->   "%icmp_ln32_4 = icmp_eq  i23 %trunc_ln32_1, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1370 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_1)   --->   "%or_ln32_1 = or i1 %icmp_ln32_4, i1 %icmp_ln32_3" [../src/ban_s3.cpp:32]   --->   Operation 1371 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1372 [1/2] (2.78ns)   --->   "%tmp_138 = fcmp_oeq  i32 %res_num_2, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1372 'fcmp' 'tmp_138' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1373 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_1 = and i1 %or_ln32_1, i1 %tmp_138" [../src/ban_s3.cpp:32]   --->   Operation 1373 'and' 'and_ln32_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1374 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i32 %res_num_3" [../src/ban_s3.cpp:35]   --->   Operation 1374 'bitcast' 'bitcast_ln35_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_1, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1375 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1376 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i32 %bitcast_ln35_1" [../src/ban_s3.cpp:35]   --->   Operation 1376 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1377 [1/1] (0.84ns)   --->   "%icmp_ln35_3 = icmp_ne  i8 %tmp_139, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1377 'icmp' 'icmp_ln35_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1378 [1/1] (1.05ns)   --->   "%icmp_ln35_4 = icmp_eq  i23 %trunc_ln35_1, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1378 'icmp' 'icmp_ln35_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_3)   --->   "%or_ln35_1 = or i1 %icmp_ln35_4, i1 %icmp_ln35_3" [../src/ban_s3.cpp:35]   --->   Operation 1379 'or' 'or_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1380 [1/2] (2.78ns)   --->   "%tmp_140 = fcmp_oeq  i32 %res_num_3, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1380 'fcmp' 'tmp_140' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1381 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_3 = and i1 %or_ln35_1, i1 %tmp_140" [../src/ban_s3.cpp:35]   --->   Operation 1381 'and' 'and_ln35_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_4)   --->   "%xor_ln35_1 = xor i1 %and_ln35_3, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1382 'xor' 'xor_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1383 [1/1] (1.01ns)   --->   "%res_p_15 = add i32 %res_p_14, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1383 'add' 'res_p_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1384 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast i32 %res_num_17" [../src/ban_s3.cpp:43]   --->   Operation 1384 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_1, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1385 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43_1" [../src/ban_s3.cpp:43]   --->   Operation 1386 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1387 [1/1] (0.84ns)   --->   "%icmp_ln43_3 = icmp_ne  i8 %tmp_141, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1387 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1388 [1/1] (1.05ns)   --->   "%icmp_ln43_4 = icmp_eq  i23 %trunc_ln43_1, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1388 'icmp' 'icmp_ln43_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%or_ln43_2 = or i1 %icmp_ln43_4, i1 %icmp_ln43_3" [../src/ban_s3.cpp:43]   --->   Operation 1389 'or' 'or_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1390 [1/2] (2.78ns)   --->   "%tmp_142 = fcmp_oeq  i32 %res_num_17, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1390 'fcmp' 'tmp_142' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%and_ln43_2 = and i1 %or_ln43_2, i1 %tmp_142" [../src/ban_s3.cpp:43]   --->   Operation 1391 'and' 'and_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%xor_ln43_1 = xor i1 %and_ln43_2, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1392 'xor' 'xor_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1393 [1/1] (1.01ns)   --->   "%res_p_16 = add i32 %res_p_14, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1393 'add' 'res_p_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1394 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_4 = and i1 %and_ln32_1, i1 %xor_ln35_1" [../src/ban_s3.cpp:35]   --->   Operation 1394 'and' 'and_ln35_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_3)   --->   "%and_ln35_5 = and i1 %and_ln35_3, i1 %and_ln32_1" [../src/ban_s3.cpp:35]   --->   Operation 1395 'and' 'and_ln35_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1396 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_3 = and i1 %and_ln35_5, i1 %xor_ln43_1" [../src/ban_s3.cpp:43]   --->   Operation 1396 'and' 'and_ln43_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node out_57)   --->   "%or_ln43_3 = or i1 %and_ln43_3, i1 %and_ln35_4" [../src/ban_s3.cpp:43]   --->   Operation 1397 'or' 'or_ln43_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node out_57)   --->   "%select_ln43_6 = select i1 %or_ln43_3, i32 0, i32 %res_num_17" [../src/ban_s3.cpp:43]   --->   Operation 1398 'select' 'select_ln43_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1399 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_57 = select i1 %and_ln32_1, i32 %select_ln43_6, i32 %res_num_17" [../src/ban_s3.cpp:32]   --->   Operation 1399 'select' 'out_57' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node res_num_19)   --->   "%res_num_18 = select i1 %and_ln35_4, i32 %res_num_17, i32 %res_num_3" [../src/ban_s3.cpp:35]   --->   Operation 1400 'select' 'res_num_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1401 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_19 = select i1 %and_ln43_3, i32 %res_num_3, i32 %res_num_18" [../src/ban_s3.cpp:43]   --->   Operation 1401 'select' 'res_num_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1402 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_47 = select i1 %and_ln32_1, i32 %res_num_19, i32 %res_num_3" [../src/ban_s3.cpp:32]   --->   Operation 1402 'select' 'res_num_47' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node res_num_22)   --->   "%res_num_21 = select i1 %and_ln35_4, i32 %res_num_3, i32 %res_num_2" [../src/ban_s3.cpp:35]   --->   Operation 1403 'select' 'res_num_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1404 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_22 = select i1 %and_ln43_3, i32 %res_num_17, i32 %res_num_21" [../src/ban_s3.cpp:43]   --->   Operation 1404 'select' 'res_num_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1405 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_48 = select i1 %and_ln32_1, i32 %res_num_22, i32 %res_num_2" [../src/ban_s3.cpp:32]   --->   Operation 1405 'select' 'res_num_48' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node res_p_19)   --->   "%res_p_17 = select i1 %and_ln35_4, i32 %res_p_15, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1406 'select' 'res_p_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node res_p_19)   --->   "%res_p_18 = select i1 %and_ln43_3, i32 %res_p_16, i32 %res_p_17" [../src/ban_s3.cpp:43]   --->   Operation 1407 'select' 'res_p_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1408 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_19 = select i1 %and_ln32_1, i32 %res_p_18, i32 %res_p_14" [../src/ban_s3.cpp:32]   --->   Operation 1408 'select' 'res_p_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1409 [1/1] (0.00ns)   --->   "%out_53 = trunc i32 %res_p_19" [../src/ban_interface.cpp:90]   --->   Operation 1409 'trunc' 'out_53' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1410 [1/1] (0.00ns)   --->   "%out_54 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_19, i32 8, i32 31" [../src/ban_interface.cpp:90]   --->   Operation 1410 'partselect' 'out_54' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1411 [1/1] (0.79ns)   --->   "%br_ln91 = br void %._crit_edge" [../src/ban_interface.cpp:91]   --->   Operation 1411 'br' 'br_ln91' <Predicate = true> <Delay = 0.79>

State 45 <SV = 55> <Delay = 7.01>
ST_45 : Operation 1412 [1/1] (0.00ns)   --->   "%trunc_ln342_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:342]   --->   Operation 1412 'partselect' 'trunc_ln342_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1413 [1/1] (0.00ns)   --->   "%bitcast_ln342 = bitcast i32 %trunc_ln342_1" [../src/ban_s3.cpp:342]   --->   Operation 1413 'bitcast' 'bitcast_ln342' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln342_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:342]   --->   Operation 1414 'partselect' 'trunc_ln342_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1415 [1/1] (0.00ns)   --->   "%bitcast_ln342_1 = bitcast i32 %trunc_ln342_2" [../src/ban_s3.cpp:342]   --->   Operation 1415 'bitcast' 'bitcast_ln342_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln342_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:342]   --->   Operation 1416 'partselect' 'trunc_ln342_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1417 [1/1] (0.00ns)   --->   "%bitcast_ln342_2 = bitcast i32 %trunc_ln342_3" [../src/ban_s3.cpp:342]   --->   Operation 1417 'bitcast' 'bitcast_ln342_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1418 [3/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln342, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 1418 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1419 [3/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln342_1, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 1419 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1420 [3/3] (7.01ns)   --->   "%res_num_10 = fmul i32 %bitcast_ln342_2, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 1420 'fmul' 'res_num_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 56> <Delay = 7.01>
ST_46 : Operation 1421 [2/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln342, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 1421 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1422 [2/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln342_1, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 1422 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1423 [2/3] (7.01ns)   --->   "%res_num_10 = fmul i32 %bitcast_ln342_2, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 1423 'fmul' 'res_num_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 57> <Delay = 7.01>
ST_47 : Operation 1424 [1/3] (7.01ns)   --->   "%res_num = fmul i32 %bitcast_ln342, i32 %f_op_read" [../src/ban_s3.cpp:344]   --->   Operation 1424 'fmul' 'res_num' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1425 [1/3] (7.01ns)   --->   "%res_num_1 = fmul i32 %bitcast_ln342_1, i32 %f_op_read" [../src/ban_s3.cpp:345]   --->   Operation 1425 'fmul' 'res_num_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1426 [1/3] (7.01ns)   --->   "%res_num_10 = fmul i32 %bitcast_ln342_2, i32 %f_op_read" [../src/ban_s3.cpp:346]   --->   Operation 1426 'fmul' 'res_num_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 58> <Delay = 2.78>
ST_48 : Operation 1427 [2/2] (2.78ns)   --->   "%tmp_132 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1427 'fcmp' 'tmp_132' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1428 [2/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1428 'fcmp' 'tmp_134' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1429 [2/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %res_num_10, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1429 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 59> <Delay = 4.25>
ST_49 : Operation 1430 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %b_op1_read" [../src/ban_s3.cpp:342]   --->   Operation 1430 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1431 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %res_num" [../src/ban_s3.cpp:32]   --->   Operation 1431 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 1432 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1433 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [../src/ban_s3.cpp:32]   --->   Operation 1433 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1434 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_131, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 1434 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1435 [1/1] (1.05ns)   --->   "%icmp_ln32_2 = icmp_eq  i23 %trunc_ln32, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 1435 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32" [../src/ban_s3.cpp:32]   --->   Operation 1436 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1437 [1/2] (2.78ns)   --->   "%tmp_132 = fcmp_oeq  i32 %res_num, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 1437 'fcmp' 'tmp_132' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1438 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_132" [../src/ban_s3.cpp:32]   --->   Operation 1438 'and' 'and_ln32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1439 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %res_num_1" [../src/ban_s3.cpp:35]   --->   Operation 1439 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 1440 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %bitcast_ln35" [../src/ban_s3.cpp:35]   --->   Operation 1441 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1442 [1/1] (0.84ns)   --->   "%icmp_ln35 = icmp_ne  i8 %tmp_133, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 1442 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1443 [1/1] (1.05ns)   --->   "%icmp_ln35_2 = icmp_eq  i23 %trunc_ln35, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 1443 'icmp' 'icmp_ln35_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_2, i1 %icmp_ln35" [../src/ban_s3.cpp:35]   --->   Operation 1444 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1445 [1/2] (2.78ns)   --->   "%tmp_134 = fcmp_oeq  i32 %res_num_1, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1445 'fcmp' 'tmp_134' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1446 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_134" [../src/ban_s3.cpp:35]   --->   Operation 1446 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_1)   --->   "%xor_ln35 = xor i1 %and_ln35, i1 1" [../src/ban_s3.cpp:35]   --->   Operation 1447 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1448 [1/1] (1.01ns)   --->   "%res_p_9 = add i32 %res_p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 1448 'add' 'res_p_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1449 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast i32 %res_num_10" [../src/ban_s3.cpp:43]   --->   Operation 1449 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1450 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 1450 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1451 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43" [../src/ban_s3.cpp:43]   --->   Operation 1451 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1452 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_ne  i8 %tmp_135, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 1452 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1453 [1/1] (1.05ns)   --->   "%icmp_ln43_2 = icmp_eq  i23 %trunc_ln43, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 1453 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43 = or i1 %icmp_ln43_2, i1 %icmp_ln43" [../src/ban_s3.cpp:43]   --->   Operation 1454 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1455 [1/2] (2.78ns)   --->   "%tmp_136 = fcmp_oeq  i32 %res_num_10, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 1455 'fcmp' 'tmp_136' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln43 = and i1 %or_ln43, i1 %tmp_136" [../src/ban_s3.cpp:43]   --->   Operation 1456 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%xor_ln43 = xor i1 %and_ln43, i1 1" [../src/ban_s3.cpp:43]   --->   Operation 1457 'xor' 'xor_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1458 [1/1] (1.01ns)   --->   "%res_p_10 = add i32 %res_p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 1458 'add' 'res_p_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1459 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_1 = and i1 %and_ln32, i1 %xor_ln35" [../src/ban_s3.cpp:35]   --->   Operation 1459 'and' 'and_ln35_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln35_2 = and i1 %and_ln35, i1 %and_ln32" [../src/ban_s3.cpp:35]   --->   Operation 1460 'and' 'and_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1461 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %and_ln35_2, i1 %xor_ln43" [../src/ban_s3.cpp:43]   --->   Operation 1461 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node out_52)   --->   "%or_ln43_1 = or i1 %and_ln43_1, i1 %and_ln35_1" [../src/ban_s3.cpp:43]   --->   Operation 1462 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node out_52)   --->   "%select_ln43 = select i1 %or_ln43_1, i32 0, i32 %res_num_10" [../src/ban_s3.cpp:43]   --->   Operation 1463 'select' 'select_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1464 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_52 = select i1 %and_ln32, i32 %select_ln43, i32 %res_num_10" [../src/ban_s3.cpp:32]   --->   Operation 1464 'select' 'out_52' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node res_num_12)   --->   "%res_num_11 = select i1 %and_ln35_1, i32 %res_num_10, i32 %res_num_1" [../src/ban_s3.cpp:35]   --->   Operation 1465 'select' 'res_num_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1466 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_12 = select i1 %and_ln43_1, i32 %res_num_1, i32 %res_num_11" [../src/ban_s3.cpp:43]   --->   Operation 1466 'select' 'res_num_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1467 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_45 = select i1 %and_ln32, i32 %res_num_12, i32 %res_num_1" [../src/ban_s3.cpp:32]   --->   Operation 1467 'select' 'res_num_45' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node res_num_15)   --->   "%res_num_14 = select i1 %and_ln35_1, i32 %res_num_1, i32 %res_num" [../src/ban_s3.cpp:35]   --->   Operation 1468 'select' 'res_num_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1469 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_15 = select i1 %and_ln43_1, i32 %res_num_10, i32 %res_num_14" [../src/ban_s3.cpp:43]   --->   Operation 1469 'select' 'res_num_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1470 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_num_46 = select i1 %and_ln32, i32 %res_num_15, i32 %res_num" [../src/ban_s3.cpp:32]   --->   Operation 1470 'select' 'res_num_46' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node res_p_13)   --->   "%res_p_11 = select i1 %and_ln35_1, i32 %res_p_9, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 1471 'select' 'res_p_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node res_p_13)   --->   "%res_p_12 = select i1 %and_ln43_1, i32 %res_p_10, i32 %res_p_11" [../src/ban_s3.cpp:43]   --->   Operation 1472 'select' 'res_p_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1473 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_13 = select i1 %and_ln32, i32 %res_p_12, i32 %res_p" [../src/ban_s3.cpp:32]   --->   Operation 1473 'select' 'res_p_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1474 [1/1] (0.00ns)   --->   "%out_48 = trunc i32 %res_p_13" [../src/ban_interface.cpp:86]   --->   Operation 1474 'trunc' 'out_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1475 [1/1] (0.00ns)   --->   "%out_49 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %res_p_13, i32 8, i32 31" [../src/ban_interface.cpp:86]   --->   Operation 1475 'partselect' 'out_49' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1476 [1/1] (0.79ns)   --->   "%br_ln87 = br void %._crit_edge" [../src/ban_interface.cpp:87]   --->   Operation 1476 'br' 'br_ln87' <Predicate = true> <Delay = 0.79>

State 50 <SV = 57> <Delay = 0.35>
ST_50 : Operation 1477 [1/1] (0.00ns)   --->   "%bitcast_ln94 = bitcast i32 %f_op_read" [../src/ban_s3.h:94]   --->   Operation 1477 'bitcast' 'bitcast_ln94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1478 [1/1] (0.35ns)   --->   "%xor_ln94 = xor i32 %bitcast_ln94, i32 2147483648" [../src/ban_s3.h:94]   --->   Operation 1478 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 58> <Delay = 7.30>
ST_51 : Operation 1479 [1/1] (0.00ns)   --->   "%bitcast_ln94_1 = bitcast i32 %xor_ln94" [../src/ban_s3.h:94]   --->   Operation 1479 'bitcast' 'bitcast_ln94_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1480 [2/2] (7.30ns)   --->   "%call_ret9 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln94_1" [../src/ban_s3.h:94]   --->   Operation 1480 'call' 'call_ret9' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 59> <Delay = 6.01>
ST_52 : Operation 1481 [1/2] (6.01ns)   --->   "%call_ret9 = call i128 @operator+.2, i128 %b_op1_read, i32 %bitcast_ln94_1" [../src/ban_s3.h:94]   --->   Operation 1481 'call' 'call_ret9' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 1482 [1/1] (0.00ns)   --->   "%ref_tmp29_063_s = extractvalue i128 %call_ret9" [../src/ban_s3.h:94]   --->   Operation 1482 'extractvalue' 'ref_tmp29_063_s' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1483 [1/1] (0.00ns)   --->   "%out_47 = extractvalue i128 %call_ret9" [../src/ban_s3.h:94]   --->   Operation 1483 'extractvalue' 'out_47' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1484 [1/1] (0.00ns)   --->   "%out_43 = extractvalue i128 %call_ret9" [../src/ban_s3.h:94]   --->   Operation 1484 'extractvalue' 'out_43' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1485 [1/1] (0.00ns)   --->   "%out_44 = extractvalue i128 %call_ret9" [../src/ban_s3.h:94]   --->   Operation 1485 'extractvalue' 'out_44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1486 [1/1] (0.00ns)   --->   "%out_45 = trunc i32 %ref_tmp29_063_s" [../src/ban_interface.cpp:82]   --->   Operation 1486 'trunc' 'out_45' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1487 [1/1] (0.00ns)   --->   "%out_46 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp29_063_s, i32 8, i32 31" [../src/ban_interface.cpp:82]   --->   Operation 1487 'partselect' 'out_46' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1488 [1/1] (0.79ns)   --->   "%br_ln83 = br void %._crit_edge" [../src/ban_interface.cpp:83]   --->   Operation 1488 'br' 'br_ln83' <Predicate = true> <Delay = 0.79>

State 53 <SV = 58> <Delay = 7.30>
ST_53 : Operation 1489 [2/2] (7.30ns)   --->   "%call_ret8 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:78]   --->   Operation 1489 'call' 'call_ret8' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 59> <Delay = 6.01>
ST_54 : Operation 1490 [1/2] (6.01ns)   --->   "%call_ret8 = call i128 @operator+.2, i128 %b_op1_read, i32 %f_op_read" [../src/ban_interface.cpp:78]   --->   Operation 1490 'call' 'call_ret8' <Predicate = true> <Delay = 6.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 1491 [1/1] (0.00ns)   --->   "%ref_tmp27_064_s = extractvalue i128 %call_ret8" [../src/ban_interface.cpp:78]   --->   Operation 1491 'extractvalue' 'ref_tmp27_064_s' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1492 [1/1] (0.00ns)   --->   "%out_42 = extractvalue i128 %call_ret8" [../src/ban_interface.cpp:78]   --->   Operation 1492 'extractvalue' 'out_42' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1493 [1/1] (0.00ns)   --->   "%out_38 = extractvalue i128 %call_ret8" [../src/ban_interface.cpp:78]   --->   Operation 1493 'extractvalue' 'out_38' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1494 [1/1] (0.00ns)   --->   "%out_39 = extractvalue i128 %call_ret8" [../src/ban_interface.cpp:78]   --->   Operation 1494 'extractvalue' 'out_39' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1495 [1/1] (0.00ns)   --->   "%out_40 = trunc i32 %ref_tmp27_064_s" [../src/ban_interface.cpp:78]   --->   Operation 1495 'trunc' 'out_40' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1496 [1/1] (0.00ns)   --->   "%out_41 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp27_064_s, i32 8, i32 31" [../src/ban_interface.cpp:78]   --->   Operation 1496 'partselect' 'out_41' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1497 [1/1] (0.79ns)   --->   "%br_ln79 = br void %._crit_edge" [../src/ban_interface.cpp:79]   --->   Operation 1497 'br' 'br_ln79' <Predicate = true> <Delay = 0.79>

State 55 <SV = 57> <Delay = 2.78>
ST_55 : Operation 1498 [1/1] (0.00ns)   --->   "%trunc_ln221_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:221]   --->   Operation 1498 'partselect' 'trunc_ln221_3' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1499 [1/1] (0.00ns)   --->   "%bitcast_ln221_3 = bitcast i32 %trunc_ln221_3" [../src/ban_s3.cpp:221]   --->   Operation 1499 'bitcast' 'bitcast_ln221_3' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1500 [2/2] (2.78ns)   --->   "%tmp_117 = fcmp_ogt  i32 %bitcast_ln221_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1500 'fcmp' 'tmp_117' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln216_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:216]   --->   Operation 1501 'partselect' 'trunc_ln216_3' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1502 [1/1] (0.00ns)   --->   "%bitcast_ln216_3 = bitcast i32 %trunc_ln216_3" [../src/ban_s3.cpp:216]   --->   Operation 1502 'bitcast' 'bitcast_ln216_3' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1503 [2/2] (2.78ns)   --->   "%tmp_119 = fcmp_olt  i32 %bitcast_ln216_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1503 'fcmp' 'tmp_119' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1504 [2/2] (2.78ns)   --->   "%tmp_120 = fcmp_oeq  i32 %bitcast_ln216_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1504 'fcmp' 'tmp_120' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1505 [2/2] (2.78ns)   --->   "%tmp_121 = fcmp_oeq  i32 %bitcast_ln221_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1505 'fcmp' 'tmp_121' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1506 [2/2] (2.78ns)   --->   "%tmp_122 = fcmp_oeq  i32 %bitcast_ln216_3, i32 %bitcast_ln221_3" [../src/ban_s3.cpp:221]   --->   Operation 1506 'fcmp' 'tmp_122' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln222_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1507 'partselect' 'trunc_ln222_6' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1508 [1/1] (0.00ns)   --->   "%bitcast_ln222_6 = bitcast i32 %trunc_ln222_6" [../src/ban_s3.cpp:222]   --->   Operation 1508 'bitcast' 'bitcast_ln222_6' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1509 [1/1] (0.00ns)   --->   "%trunc_ln222_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1509 'partselect' 'trunc_ln222_7' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1510 [1/1] (0.00ns)   --->   "%bitcast_ln222_7 = bitcast i32 %trunc_ln222_7" [../src/ban_s3.cpp:222]   --->   Operation 1510 'bitcast' 'bitcast_ln222_7' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1511 [2/2] (2.78ns)   --->   "%tmp_125 = fcmp_oeq  i32 %bitcast_ln222_6, i32 %bitcast_ln222_7" [../src/ban_s3.cpp:222]   --->   Operation 1511 'fcmp' 'tmp_125' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1512 [2/2] (2.78ns)   --->   "%tmp_126 = fcmp_olt  i32 %bitcast_ln216_3, i32 %bitcast_ln221_3" [../src/ban_s3.cpp:225]   --->   Operation 1512 'fcmp' 'tmp_126' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln225_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1513 'partselect' 'trunc_ln225_6' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1514 [1/1] (0.00ns)   --->   "%bitcast_ln225_6 = bitcast i32 %trunc_ln225_6" [../src/ban_s3.cpp:225]   --->   Operation 1514 'bitcast' 'bitcast_ln225_6' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln225_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1515 'partselect' 'trunc_ln225_7' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1516 [1/1] (0.00ns)   --->   "%bitcast_ln225_7 = bitcast i32 %trunc_ln225_7" [../src/ban_s3.cpp:225]   --->   Operation 1516 'bitcast' 'bitcast_ln225_7' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_55 : Operation 1517 [2/2] (2.78ns)   --->   "%tmp_129 = fcmp_olt  i32 %bitcast_ln225_6, i32 %bitcast_ln225_7" [../src/ban_s3.cpp:225]   --->   Operation 1517 'fcmp' 'tmp_129' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1518 [2/2] (2.78ns)   --->   "%tmp_130 = fcmp_olt  i32 %bitcast_ln222_6, i32 %bitcast_ln222_7" [../src/ban_s3.cpp:225]   --->   Operation 1518 'fcmp' 'tmp_130' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln221_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:221]   --->   Operation 1519 'partselect' 'trunc_ln221_2' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1520 [1/1] (0.00ns)   --->   "%bitcast_ln221_2 = bitcast i32 %trunc_ln221_2" [../src/ban_s3.cpp:221]   --->   Operation 1520 'bitcast' 'bitcast_ln221_2' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1521 [2/2] (2.78ns)   --->   "%tmp_102 = fcmp_ogt  i32 %bitcast_ln221_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1521 'fcmp' 'tmp_102' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln216_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:216]   --->   Operation 1522 'partselect' 'trunc_ln216_2' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1523 [1/1] (0.00ns)   --->   "%bitcast_ln216_2 = bitcast i32 %trunc_ln216_2" [../src/ban_s3.cpp:216]   --->   Operation 1523 'bitcast' 'bitcast_ln216_2' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1524 [2/2] (2.78ns)   --->   "%tmp_104 = fcmp_olt  i32 %bitcast_ln216_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1524 'fcmp' 'tmp_104' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1525 [2/2] (2.78ns)   --->   "%tmp_105 = fcmp_oeq  i32 %bitcast_ln216_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1525 'fcmp' 'tmp_105' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1526 [2/2] (2.78ns)   --->   "%tmp_106 = fcmp_oeq  i32 %bitcast_ln221_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1526 'fcmp' 'tmp_106' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1527 [2/2] (2.78ns)   --->   "%tmp_107 = fcmp_oeq  i32 %bitcast_ln216_2, i32 %bitcast_ln221_2" [../src/ban_s3.cpp:221]   --->   Operation 1527 'fcmp' 'tmp_107' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1528 [1/1] (0.00ns)   --->   "%trunc_ln222_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1528 'partselect' 'trunc_ln222_4' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1529 [1/1] (0.00ns)   --->   "%bitcast_ln222_4 = bitcast i32 %trunc_ln222_4" [../src/ban_s3.cpp:222]   --->   Operation 1529 'bitcast' 'bitcast_ln222_4' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1530 [1/1] (0.00ns)   --->   "%trunc_ln222_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1530 'partselect' 'trunc_ln222_5' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1531 [1/1] (0.00ns)   --->   "%bitcast_ln222_5 = bitcast i32 %trunc_ln222_5" [../src/ban_s3.cpp:222]   --->   Operation 1531 'bitcast' 'bitcast_ln222_5' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1532 [2/2] (2.78ns)   --->   "%tmp_110 = fcmp_oeq  i32 %bitcast_ln222_4, i32 %bitcast_ln222_5" [../src/ban_s3.cpp:222]   --->   Operation 1532 'fcmp' 'tmp_110' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1533 [2/2] (2.78ns)   --->   "%tmp_111 = fcmp_olt  i32 %bitcast_ln216_2, i32 %bitcast_ln221_2" [../src/ban_s3.cpp:225]   --->   Operation 1533 'fcmp' 'tmp_111' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1534 [1/1] (0.00ns)   --->   "%trunc_ln225_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1534 'partselect' 'trunc_ln225_4' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1535 [1/1] (0.00ns)   --->   "%bitcast_ln225_4 = bitcast i32 %trunc_ln225_4" [../src/ban_s3.cpp:225]   --->   Operation 1535 'bitcast' 'bitcast_ln225_4' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln225_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1536 'partselect' 'trunc_ln225_5' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1537 [1/1] (0.00ns)   --->   "%bitcast_ln225_5 = bitcast i32 %trunc_ln225_5" [../src/ban_s3.cpp:225]   --->   Operation 1537 'bitcast' 'bitcast_ln225_5' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_55 : Operation 1538 [2/2] (2.78ns)   --->   "%tmp_114 = fcmp_olt  i32 %bitcast_ln225_4, i32 %bitcast_ln225_5" [../src/ban_s3.cpp:225]   --->   Operation 1538 'fcmp' 'tmp_114' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1539 [2/2] (2.78ns)   --->   "%tmp_115 = fcmp_olt  i32 %bitcast_ln222_4, i32 %bitcast_ln222_5" [../src/ban_s3.cpp:225]   --->   Operation 1539 'fcmp' 'tmp_115' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln221_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:221]   --->   Operation 1540 'partselect' 'trunc_ln221_1' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1541 [1/1] (0.00ns)   --->   "%bitcast_ln221_1 = bitcast i32 %trunc_ln221_1" [../src/ban_s3.cpp:221]   --->   Operation 1541 'bitcast' 'bitcast_ln221_1' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1542 [2/2] (2.78ns)   --->   "%tmp_87 = fcmp_ogt  i32 %bitcast_ln221_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1542 'fcmp' 'tmp_87' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1543 [1/1] (0.00ns)   --->   "%trunc_ln216_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:216]   --->   Operation 1543 'partselect' 'trunc_ln216_1' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1544 [1/1] (0.00ns)   --->   "%bitcast_ln216_1 = bitcast i32 %trunc_ln216_1" [../src/ban_s3.cpp:216]   --->   Operation 1544 'bitcast' 'bitcast_ln216_1' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1545 [2/2] (2.78ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln216_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1545 'fcmp' 'tmp_89' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1546 [2/2] (2.78ns)   --->   "%tmp_90 = fcmp_oeq  i32 %bitcast_ln216_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1546 'fcmp' 'tmp_90' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1547 [2/2] (2.78ns)   --->   "%tmp_91 = fcmp_oeq  i32 %bitcast_ln221_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1547 'fcmp' 'tmp_91' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1548 [2/2] (2.78ns)   --->   "%tmp_92 = fcmp_oeq  i32 %bitcast_ln216_1, i32 %bitcast_ln221_1" [../src/ban_s3.cpp:221]   --->   Operation 1548 'fcmp' 'tmp_92' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln222_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1549 'partselect' 'trunc_ln222_2' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1550 [1/1] (0.00ns)   --->   "%bitcast_ln222_2 = bitcast i32 %trunc_ln222_2" [../src/ban_s3.cpp:222]   --->   Operation 1550 'bitcast' 'bitcast_ln222_2' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln222_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1551 'partselect' 'trunc_ln222_3' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1552 [1/1] (0.00ns)   --->   "%bitcast_ln222_3 = bitcast i32 %trunc_ln222_3" [../src/ban_s3.cpp:222]   --->   Operation 1552 'bitcast' 'bitcast_ln222_3' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1553 [2/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %bitcast_ln222_2, i32 %bitcast_ln222_3" [../src/ban_s3.cpp:222]   --->   Operation 1553 'fcmp' 'tmp_95' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1554 [2/2] (2.78ns)   --->   "%tmp_96 = fcmp_olt  i32 %bitcast_ln216_1, i32 %bitcast_ln221_1" [../src/ban_s3.cpp:225]   --->   Operation 1554 'fcmp' 'tmp_96' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1555 [1/1] (0.00ns)   --->   "%trunc_ln225_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1555 'partselect' 'trunc_ln225_2' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1556 [1/1] (0.00ns)   --->   "%bitcast_ln225_2 = bitcast i32 %trunc_ln225_2" [../src/ban_s3.cpp:225]   --->   Operation 1556 'bitcast' 'bitcast_ln225_2' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln225_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1557 'partselect' 'trunc_ln225_3' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1558 [1/1] (0.00ns)   --->   "%bitcast_ln225_3 = bitcast i32 %trunc_ln225_3" [../src/ban_s3.cpp:225]   --->   Operation 1558 'bitcast' 'bitcast_ln225_3' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_55 : Operation 1559 [2/2] (2.78ns)   --->   "%tmp_99 = fcmp_olt  i32 %bitcast_ln225_2, i32 %bitcast_ln225_3" [../src/ban_s3.cpp:225]   --->   Operation 1559 'fcmp' 'tmp_99' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1560 [2/2] (2.78ns)   --->   "%tmp_100 = fcmp_olt  i32 %bitcast_ln222_2, i32 %bitcast_ln222_3" [../src/ban_s3.cpp:225]   --->   Operation 1560 'fcmp' 'tmp_100' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:221]   --->   Operation 1561 'partselect' 'trunc_ln10' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1562 [1/1] (0.00ns)   --->   "%bitcast_ln221 = bitcast i32 %trunc_ln10" [../src/ban_s3.cpp:221]   --->   Operation 1562 'bitcast' 'bitcast_ln221' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1563 [2/2] (2.78ns)   --->   "%tmp_69 = fcmp_ogt  i32 %bitcast_ln221, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1563 'fcmp' 'tmp_69' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1564 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:216]   --->   Operation 1564 'partselect' 'trunc_ln11' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1565 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %trunc_ln11" [../src/ban_s3.cpp:216]   --->   Operation 1565 'bitcast' 'bitcast_ln216' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1566 [2/2] (2.78ns)   --->   "%tmp_71 = fcmp_olt  i32 %bitcast_ln216, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1566 'fcmp' 'tmp_71' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1567 [2/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln216, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1567 'fcmp' 'tmp_73' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1568 [2/2] (2.78ns)   --->   "%tmp_75 = fcmp_oeq  i32 %bitcast_ln221, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1568 'fcmp' 'tmp_75' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1569 [2/2] (2.78ns)   --->   "%tmp_78 = fcmp_oeq  i32 %bitcast_ln216, i32 %bitcast_ln221" [../src/ban_s3.cpp:221]   --->   Operation 1569 'fcmp' 'tmp_78' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1570 'partselect' 'trunc_ln12' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1571 [1/1] (0.00ns)   --->   "%bitcast_ln222 = bitcast i32 %trunc_ln12" [../src/ban_s3.cpp:222]   --->   Operation 1571 'bitcast' 'bitcast_ln222' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln222_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:222]   --->   Operation 1572 'partselect' 'trunc_ln222_1' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1573 [1/1] (0.00ns)   --->   "%bitcast_ln222_1 = bitcast i32 %trunc_ln222_1" [../src/ban_s3.cpp:222]   --->   Operation 1573 'bitcast' 'bitcast_ln222_1' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1574 [2/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln222, i32 %bitcast_ln222_1" [../src/ban_s3.cpp:222]   --->   Operation 1574 'fcmp' 'tmp_81' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1575 [2/2] (2.78ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln216, i32 %bitcast_ln221" [../src/ban_s3.cpp:225]   --->   Operation 1575 'fcmp' 'tmp_82' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1576 'partselect' 'trunc_ln13' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1577 [1/1] (0.00ns)   --->   "%bitcast_ln225 = bitcast i32 %trunc_ln13" [../src/ban_s3.cpp:225]   --->   Operation 1577 'bitcast' 'bitcast_ln225' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:225]   --->   Operation 1578 'partselect' 'trunc_ln225_1' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1579 [1/1] (0.00ns)   --->   "%bitcast_ln225_1 = bitcast i32 %trunc_ln225_1" [../src/ban_s3.cpp:225]   --->   Operation 1579 'bitcast' 'bitcast_ln225_1' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_55 : Operation 1580 [2/2] (2.78ns)   --->   "%tmp_84 = fcmp_olt  i32 %bitcast_ln225, i32 %bitcast_ln225_1" [../src/ban_s3.cpp:225]   --->   Operation 1580 'fcmp' 'tmp_84' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1581 [2/2] (2.78ns)   --->   "%tmp_85 = fcmp_olt  i32 %bitcast_ln222, i32 %bitcast_ln222_1" [../src/ban_s3.cpp:225]   --->   Operation 1581 'fcmp' 'tmp_85' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln23_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 1582 'partselect' 'trunc_ln23_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1583 [1/1] (0.00ns)   --->   "%bitcast_ln23_2 = bitcast i32 %trunc_ln23_6" [../src/ban_s3.cpp:23]   --->   Operation 1583 'bitcast' 'bitcast_ln23_2' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1584 [1/1] (0.00ns)   --->   "%trunc_ln23_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 1584 'partselect' 'trunc_ln23_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1585 [1/1] (0.00ns)   --->   "%bitcast_ln23_3 = bitcast i32 %trunc_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 1585 'bitcast' 'bitcast_ln23_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1586 [2/2] (2.78ns)   --->   "%tmp_61 = fcmp_oeq  i32 %bitcast_ln23_2, i32 %bitcast_ln23_3" [../src/ban_s3.cpp:23]   --->   Operation 1586 'fcmp' 'tmp_61' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln23_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 1587 'partselect' 'trunc_ln23_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1588 [1/1] (0.00ns)   --->   "%bitcast_ln23_6 = bitcast i32 %trunc_ln23_10" [../src/ban_s3.cpp:23]   --->   Operation 1588 'bitcast' 'bitcast_ln23_6' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln23_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 1589 'partselect' 'trunc_ln23_11' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1590 [1/1] (0.00ns)   --->   "%bitcast_ln23_7 = bitcast i32 %trunc_ln23_11" [../src/ban_s3.cpp:23]   --->   Operation 1590 'bitcast' 'bitcast_ln23_7' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1591 [2/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln23_6, i32 %bitcast_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 1591 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1592 [1/1] (0.00ns)   --->   "%trunc_ln23_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 1592 'partselect' 'trunc_ln23_14' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1593 [1/1] (0.00ns)   --->   "%bitcast_ln23_10 = bitcast i32 %trunc_ln23_14" [../src/ban_s3.cpp:23]   --->   Operation 1593 'bitcast' 'bitcast_ln23_10' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln23_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 1594 'partselect' 'trunc_ln23_15' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1595 [1/1] (0.00ns)   --->   "%bitcast_ln23_11 = bitcast i32 %trunc_ln23_15" [../src/ban_s3.cpp:23]   --->   Operation 1595 'bitcast' 'bitcast_ln23_11' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_55 : Operation 1596 [2/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln23_10, i32 %bitcast_ln23_11" [../src/ban_s3.cpp:23]   --->   Operation 1596 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln23_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 1597 'partselect' 'trunc_ln23_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1598 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %trunc_ln23_4" [../src/ban_s3.cpp:23]   --->   Operation 1598 'bitcast' 'bitcast_ln23' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln23_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:23]   --->   Operation 1599 'partselect' 'trunc_ln23_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1600 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i32 %trunc_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 1600 'bitcast' 'bitcast_ln23_1' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1601 [2/2] (2.78ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln23, i32 %bitcast_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 1601 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1602 [1/1] (0.00ns)   --->   "%trunc_ln23_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 1602 'partselect' 'trunc_ln23_8' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1603 [1/1] (0.00ns)   --->   "%bitcast_ln23_4 = bitcast i32 %trunc_ln23_8" [../src/ban_s3.cpp:23]   --->   Operation 1603 'bitcast' 'bitcast_ln23_4' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1604 [1/1] (0.00ns)   --->   "%trunc_ln23_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:23]   --->   Operation 1604 'partselect' 'trunc_ln23_9' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1605 [1/1] (0.00ns)   --->   "%bitcast_ln23_5 = bitcast i32 %trunc_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 1605 'bitcast' 'bitcast_ln23_5' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1606 [2/2] (2.78ns)   --->   "%tmp_55 = fcmp_oeq  i32 %bitcast_ln23_4, i32 %bitcast_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 1606 'fcmp' 'tmp_55' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln23_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 1607 'partselect' 'trunc_ln23_12' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1608 [1/1] (0.00ns)   --->   "%bitcast_ln23_8 = bitcast i32 %trunc_ln23_12" [../src/ban_s3.cpp:23]   --->   Operation 1608 'bitcast' 'bitcast_ln23_8' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln23_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:23]   --->   Operation 1609 'partselect' 'trunc_ln23_13' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1610 [1/1] (0.00ns)   --->   "%bitcast_ln23_9 = bitcast i32 %trunc_ln23_13" [../src/ban_s3.cpp:23]   --->   Operation 1610 'bitcast' 'bitcast_ln23_9' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_55 : Operation 1611 [2/2] (2.78ns)   --->   "%tmp_58 = fcmp_oeq  i32 %bitcast_ln23_8, i32 %bitcast_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 1611 'fcmp' 'tmp_58' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 58> <Delay = 5.36>
ST_56 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln214_6 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:214]   --->   Operation 1612 'trunc' 'trunc_ln214_6' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln214_7 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:214]   --->   Operation 1613 'trunc' 'trunc_ln214_7' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1614 [1/1] (0.99ns)   --->   "%pbp_3 = icmp_sgt  i32 %trunc_ln214_7, i32 %trunc_ln214_6" [../src/ban_s3.cpp:214]   --->   Operation 1614 'icmp' 'pbp_3' <Predicate = (op_read == 16)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1615 [1/1] (0.99ns)   --->   "%bpp_3 = icmp_slt  i32 %trunc_ln214_7, i32 %trunc_ln214_6" [../src/ban_s3.cpp:215]   --->   Operation 1615 'icmp' 'bpp_3' <Predicate = (op_read == 16)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1616 'partselect' 'tmp_116' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1617 [1/1] (0.00ns)   --->   "%trunc_ln216_7 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1617 'partselect' 'trunc_ln216_7' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1618 [1/1] (0.84ns)   --->   "%icmp_ln216_12 = icmp_ne  i8 %tmp_116, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1618 'icmp' 'icmp_ln216_12' <Predicate = (op_read == 16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1619 [1/1] (1.05ns)   --->   "%icmp_ln216_13 = icmp_eq  i23 %trunc_ln216_7, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1619 'icmp' 'icmp_ln216_13' <Predicate = (op_read == 16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1620 [1/1] (0.28ns)   --->   "%or_ln216_27 = or i1 %icmp_ln216_13, i1 %icmp_ln216_12" [../src/ban_s3.cpp:216]   --->   Operation 1620 'or' 'or_ln216_27' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1621 [1/2] (2.78ns)   --->   "%tmp_117 = fcmp_ogt  i32 %bitcast_ln221_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1621 'fcmp' 'tmp_117' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1622 [1/1] (0.28ns)   --->   "%and_ln216_39 = and i1 %or_ln216_27, i1 %tmp_117" [../src/ban_s3.cpp:216]   --->   Operation 1622 'and' 'and_ln216_39' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1623 'partselect' 'tmp_118' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln216_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1624 'partselect' 'trunc_ln216_10' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1625 [1/1] (0.84ns)   --->   "%icmp_ln216_14 = icmp_ne  i8 %tmp_118, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1625 'icmp' 'icmp_ln216_14' <Predicate = (op_read == 16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1626 [1/1] (1.05ns)   --->   "%icmp_ln216_15 = icmp_eq  i23 %trunc_ln216_10, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1626 'icmp' 'icmp_ln216_15' <Predicate = (op_read == 16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1627 [1/1] (0.28ns)   --->   "%or_ln216_28 = or i1 %icmp_ln216_15, i1 %icmp_ln216_14" [../src/ban_s3.cpp:216]   --->   Operation 1627 'or' 'or_ln216_28' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1628 [1/2] (2.78ns)   --->   "%tmp_119 = fcmp_olt  i32 %bitcast_ln216_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1628 'fcmp' 'tmp_119' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1629 [1/1] (0.28ns)   --->   "%and_ln216_40 = and i1 %or_ln216_28, i1 %tmp_119" [../src/ban_s3.cpp:216]   --->   Operation 1629 'and' 'and_ln216_40' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1630 [1/2] (2.78ns)   --->   "%tmp_120 = fcmp_oeq  i32 %bitcast_ln216_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1630 'fcmp' 'tmp_120' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1631 [1/1] (0.28ns)   --->   "%and_ln216_41 = and i1 %or_ln216_28, i1 %tmp_120" [../src/ban_s3.cpp:216]   --->   Operation 1631 'and' 'and_ln216_41' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_22)   --->   "%xor_ln216_15 = xor i1 %and_ln216_41, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1632 'xor' 'xor_ln216_15' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_6)   --->   "%xor_ln214_3 = xor i1 %pbp_3, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1633 'xor' 'xor_ln214_3' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1634 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215_6 = and i1 %bpp_3, i1 %xor_ln214_3" [../src/ban_s3.cpp:215]   --->   Operation 1634 'and' 'and_ln215_6' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_42)   --->   "%xor_ln216_16 = xor i1 %and_ln216_40, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1635 'xor' 'xor_ln216_16' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1636 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_42 = and i1 %and_ln215_6, i1 %xor_ln216_16" [../src/ban_s3.cpp:216]   --->   Operation 1636 'and' 'and_ln216_42' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_44)   --->   "%and_ln216_43 = and i1 %and_ln216_42, i1 %and_ln216_41" [../src/ban_s3.cpp:216]   --->   Operation 1637 'and' 'and_ln216_43' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_44)   --->   "%or_ln216_29 = or i1 %pbp_3, i1 %and_ln216_43" [../src/ban_s3.cpp:216]   --->   Operation 1638 'or' 'or_ln216_29' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1639 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_44 = and i1 %or_ln216_29, i1 %and_ln216_39" [../src/ban_s3.cpp:216]   --->   Operation 1639 'and' 'and_ln216_44' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_30)   --->   "%xor_ln216_17 = xor i1 %and_ln216_39, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1640 'xor' 'xor_ln216_17' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1641 [1/2] (2.78ns)   --->   "%tmp_121 = fcmp_oeq  i32 %bitcast_ln221_3, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1641 'fcmp' 'tmp_121' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_30)   --->   "%and_ln216_45 = and i1 %or_ln216_27, i1 %tmp_121" [../src/ban_s3.cpp:216]   --->   Operation 1642 'and' 'and_ln216_45' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_30)   --->   "%and_ln216_46 = and i1 %pbp_3, i1 %xor_ln216_17" [../src/ban_s3.cpp:216]   --->   Operation 1643 'and' 'and_ln216_46' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_30)   --->   "%and_ln216_47 = and i1 %and_ln216_45, i1 %and_ln216_40" [../src/ban_s3.cpp:216]   --->   Operation 1644 'and' 'and_ln216_47' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_30)   --->   "%and_ln216_48 = and i1 %and_ln216_47, i1 %and_ln216_46" [../src/ban_s3.cpp:216]   --->   Operation 1645 'and' 'and_ln216_48' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1646 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_30 = or i1 %and_ln216_48, i1 %and_ln216_44" [../src/ban_s3.cpp:216]   --->   Operation 1646 'or' 'or_ln216_30' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1647 [1/1] (0.99ns)   --->   "%icmp_ln215_6 = icmp_ne  i32 %trunc_ln214_7, i32 %trunc_ln214_6" [../src/ban_s3.cpp:215]   --->   Operation 1647 'icmp' 'icmp_ln215_6' <Predicate = (op_read == 16)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_31)   --->   "%and_ln215_7 = and i1 %or_ln216_30, i1 %icmp_ln215_6" [../src/ban_s3.cpp:215]   --->   Operation 1648 'and' 'and_ln215_7' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_31)   --->   "%and_ln216_49 = and i1 %and_ln215_6, i1 %and_ln216_40" [../src/ban_s3.cpp:216]   --->   Operation 1649 'and' 'and_ln216_49' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1650 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_31 = or i1 %and_ln216_49, i1 %and_ln215_7" [../src/ban_s3.cpp:216]   --->   Operation 1650 'or' 'or_ln216_31' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_22)   --->   "%and_ln216_50 = and i1 %and_ln216_42, i1 %xor_ln216_15" [../src/ban_s3.cpp:216]   --->   Operation 1651 'and' 'and_ln216_50' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%xor_ln216_18 = xor i1 %bpp_3, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1652 'xor' 'xor_ln216_18' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln216_32 = or i1 %pbp_3, i1 %xor_ln216_18" [../src/ban_s3.cpp:216]   --->   Operation 1653 'or' 'or_ln216_32' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln216_33 = or i1 %and_ln216_40, i1 %or_ln216_32" [../src/ban_s3.cpp:216]   --->   Operation 1654 'or' 'or_ln216_33' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node deq_p_3)   --->   "%or_ln216_34 = or i1 %and_ln216_41, i1 %or_ln216_33" [../src/ban_s3.cpp:216]   --->   Operation 1655 'or' 'or_ln216_34' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1656 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_3 = and i1 %or_ln216_31, i1 %or_ln216_34" [../src/ban_s3.cpp:216]   --->   Operation 1656 'and' 'deq_p_3' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1657 [1/1] (0.28ns)   --->   "%and_ln221_9 = and i1 %or_ln216_28, i1 %or_ln216_27" [../src/ban_s3.cpp:221]   --->   Operation 1657 'and' 'and_ln221_9' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1658 [1/2] (2.78ns)   --->   "%tmp_122 = fcmp_oeq  i32 %bitcast_ln216_3, i32 %bitcast_ln221_3" [../src/ban_s3.cpp:221]   --->   Operation 1658 'fcmp' 'tmp_122' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1659 [1/1] (0.28ns)   --->   "%eq0_3 = and i1 %and_ln221_9, i1 %tmp_122" [../src/ban_s3.cpp:221]   --->   Operation 1659 'and' 'eq0_3' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1660 'partselect' 'tmp_123' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1661 [1/1] (0.00ns)   --->   "%trunc_ln222_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1661 'partselect' 'trunc_ln222_13' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1662 'partselect' 'tmp_124' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1663 [1/1] (0.00ns)   --->   "%trunc_ln222_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1663 'partselect' 'trunc_ln222_14' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1664 [1/1] (0.84ns)   --->   "%icmp_ln222_12 = icmp_ne  i8 %tmp_123, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1664 'icmp' 'icmp_ln222_12' <Predicate = (op_read == 16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1665 [1/1] (1.05ns)   --->   "%icmp_ln222_13 = icmp_eq  i23 %trunc_ln222_13, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1665 'icmp' 'icmp_ln222_13' <Predicate = (op_read == 16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_12)   --->   "%or_ln222_6 = or i1 %icmp_ln222_13, i1 %icmp_ln222_12" [../src/ban_s3.cpp:222]   --->   Operation 1666 'or' 'or_ln222_6' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1667 [1/1] (0.84ns)   --->   "%icmp_ln222_14 = icmp_ne  i8 %tmp_124, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1667 'icmp' 'icmp_ln222_14' <Predicate = (op_read == 16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1668 [1/1] (1.05ns)   --->   "%icmp_ln222_15 = icmp_eq  i23 %trunc_ln222_14, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1668 'icmp' 'icmp_ln222_15' <Predicate = (op_read == 16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_12)   --->   "%or_ln222_7 = or i1 %icmp_ln222_15, i1 %icmp_ln222_14" [../src/ban_s3.cpp:222]   --->   Operation 1669 'or' 'or_ln222_7' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1670 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_12 = and i1 %or_ln222_6, i1 %or_ln222_7" [../src/ban_s3.cpp:222]   --->   Operation 1670 'and' 'and_ln222_12' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1671 [1/2] (2.78ns)   --->   "%tmp_125 = fcmp_oeq  i32 %bitcast_ln222_6, i32 %bitcast_ln222_7" [../src/ban_s3.cpp:222]   --->   Operation 1671 'fcmp' 'tmp_125' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_3)   --->   "%eq1_3 = and i1 %and_ln222_12, i1 %tmp_125" [../src/ban_s3.cpp:222]   --->   Operation 1672 'and' 'eq1_3' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1673 [1/1] (0.99ns)   --->   "%icmp_ln225_3 = icmp_eq  i32 %trunc_ln214_7, i32 %trunc_ln214_6" [../src/ban_s3.cpp:225]   --->   Operation 1673 'icmp' 'icmp_ln225_3' <Predicate = (op_read == 16)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1674 [1/2] (2.78ns)   --->   "%tmp_126 = fcmp_olt  i32 %bitcast_ln216_3, i32 %bitcast_ln221_3" [../src/ban_s3.cpp:225]   --->   Operation 1674 'fcmp' 'tmp_126' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_3)   --->   "%and_ln225_18 = and i1 %and_ln221_9, i1 %tmp_126" [../src/ban_s3.cpp:225]   --->   Operation 1675 'and' 'and_ln225_18' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1676 'partselect' 'tmp_127' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1677 [1/1] (0.00ns)   --->   "%trunc_ln225_13 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1677 'partselect' 'trunc_ln225_13' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1678 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1678 'partselect' 'tmp_128' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1679 [1/1] (0.00ns)   --->   "%trunc_ln225_14 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1679 'partselect' 'trunc_ln225_14' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_56 : Operation 1680 [1/1] (0.84ns)   --->   "%icmp_ln225_16 = icmp_ne  i8 %tmp_127, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1680 'icmp' 'icmp_ln225_16' <Predicate = (op_read == 16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1681 [1/1] (1.05ns)   --->   "%icmp_ln225_17 = icmp_eq  i23 %trunc_ln225_13, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1681 'icmp' 'icmp_ln225_17' <Predicate = (op_read == 16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_20)   --->   "%or_ln225_9 = or i1 %icmp_ln225_17, i1 %icmp_ln225_16" [../src/ban_s3.cpp:225]   --->   Operation 1682 'or' 'or_ln225_9' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1683 [1/1] (0.84ns)   --->   "%icmp_ln225_18 = icmp_ne  i8 %tmp_128, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1683 'icmp' 'icmp_ln225_18' <Predicate = (op_read == 16)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1684 [1/1] (1.05ns)   --->   "%icmp_ln225_19 = icmp_eq  i23 %trunc_ln225_14, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1684 'icmp' 'icmp_ln225_19' <Predicate = (op_read == 16)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_20)   --->   "%or_ln225_10 = or i1 %icmp_ln225_19, i1 %icmp_ln225_18" [../src/ban_s3.cpp:225]   --->   Operation 1685 'or' 'or_ln225_10' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_20)   --->   "%and_ln225_19 = and i1 %or_ln225_9, i1 %or_ln225_10" [../src/ban_s3.cpp:225]   --->   Operation 1686 'and' 'and_ln225_19' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1687 [1/2] (2.78ns)   --->   "%tmp_129 = fcmp_olt  i32 %bitcast_ln225_6, i32 %bitcast_ln225_7" [../src/ban_s3.cpp:225]   --->   Operation 1687 'fcmp' 'tmp_129' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1688 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_20 = and i1 %and_ln225_19, i1 %tmp_129" [../src/ban_s3.cpp:225]   --->   Operation 1688 'and' 'and_ln225_20' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1689 [1/2] (2.78ns)   --->   "%tmp_130 = fcmp_olt  i32 %bitcast_ln222_6, i32 %bitcast_ln222_7" [../src/ban_s3.cpp:225]   --->   Operation 1689 'fcmp' 'tmp_130' <Predicate = (op_read == 16)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_3)   --->   "%and_ln225_21 = and i1 %and_ln222_12, i1 %tmp_130" [../src/ban_s3.cpp:225]   --->   Operation 1690 'and' 'and_ln225_21' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_22)   --->   "%xor_ln216_19 = xor i1 %or_ln216_31, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1691 'xor' 'xor_ln216_19' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_22)   --->   "%or_ln216_35 = or i1 %and_ln216_50, i1 %xor_ln216_19" [../src/ban_s3.cpp:216]   --->   Operation 1692 'or' 'or_ln216_35' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1693 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_22 = and i1 %or_ln216_35, i1 %icmp_ln225_3" [../src/ban_s3.cpp:225]   --->   Operation 1693 'and' 'and_ln225_22' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_3)   --->   "%xor_ln221_3 = xor i1 %eq0_3, i1 1" [../src/ban_s3.cpp:221]   --->   Operation 1694 'xor' 'xor_ln221_3' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_3)   --->   "%and_ln221_11 = and i1 %and_ln225_22, i1 %xor_ln221_3" [../src/ban_s3.cpp:221]   --->   Operation 1695 'and' 'and_ln221_11' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1696 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln221_3 = select i1 %and_ln221_11, i1 %and_ln225_18, i1 %and_ln225_21" [../src/ban_s3.cpp:221]   --->   Operation 1696 'select' 'select_ln221_3' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_3)   --->   "%and_ln222_14 = and i1 %eq0_3, i1 %eq1_3" [../src/ban_s3.cpp:222]   --->   Operation 1697 'and' 'and_ln222_14' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_3)   --->   "%and_ln222_15 = and i1 %and_ln222_14, i1 %and_ln225_22" [../src/ban_s3.cpp:222]   --->   Operation 1698 'and' 'and_ln222_15' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1699 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln222_3 = select i1 %and_ln222_15, i1 %and_ln225_20, i1 %select_ln221_3" [../src/ban_s3.cpp:222]   --->   Operation 1699 'select' 'select_ln222_3' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node out_37)   --->   "%and_ln225_23 = and i1 %select_ln222_3, i1 %icmp_ln225_3" [../src/ban_s3.cpp:225]   --->   Operation 1700 'and' 'and_ln225_23' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node out_37)   --->   "%or_ln225_11 = or i1 %deq_p_3, i1 %and_ln225_23" [../src/ban_s3.cpp:225]   --->   Operation 1701 'or' 'or_ln225_11' <Predicate = (op_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1702 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_37 = xor i1 %or_ln225_11, i1 1" [../src/ban_s3.h:90]   --->   Operation 1702 'xor' 'out_37' <Predicate = (op_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln214_4 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:214]   --->   Operation 1703 'trunc' 'trunc_ln214_4' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1704 [1/1] (0.00ns)   --->   "%trunc_ln214_5 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:214]   --->   Operation 1704 'trunc' 'trunc_ln214_5' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1705 [1/1] (0.99ns)   --->   "%pbp_2 = icmp_sgt  i32 %trunc_ln214_5, i32 %trunc_ln214_4" [../src/ban_s3.cpp:214]   --->   Operation 1705 'icmp' 'pbp_2' <Predicate = (op_read == 15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1706 [1/1] (0.99ns)   --->   "%bpp_2 = icmp_slt  i32 %trunc_ln214_5, i32 %trunc_ln214_4" [../src/ban_s3.cpp:215]   --->   Operation 1706 'icmp' 'bpp_2' <Predicate = (op_read == 15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1707 'partselect' 'tmp_101' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln216_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1708 'partselect' 'trunc_ln216_s' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1709 [1/1] (0.84ns)   --->   "%icmp_ln216_8 = icmp_ne  i8 %tmp_101, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1709 'icmp' 'icmp_ln216_8' <Predicate = (op_read == 15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1710 [1/1] (1.05ns)   --->   "%icmp_ln216_9 = icmp_eq  i23 %trunc_ln216_s, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1710 'icmp' 'icmp_ln216_9' <Predicate = (op_read == 15)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1711 [1/1] (0.28ns)   --->   "%or_ln216_18 = or i1 %icmp_ln216_9, i1 %icmp_ln216_8" [../src/ban_s3.cpp:216]   --->   Operation 1711 'or' 'or_ln216_18' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1712 [1/2] (2.78ns)   --->   "%tmp_102 = fcmp_ogt  i32 %bitcast_ln221_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1712 'fcmp' 'tmp_102' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1713 [1/1] (0.28ns)   --->   "%and_ln216_26 = and i1 %or_ln216_18, i1 %tmp_102" [../src/ban_s3.cpp:216]   --->   Operation 1713 'and' 'and_ln216_26' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1714 'partselect' 'tmp_103' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln216_6 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1715 'partselect' 'trunc_ln216_6' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1716 [1/1] (0.84ns)   --->   "%icmp_ln216_10 = icmp_ne  i8 %tmp_103, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1716 'icmp' 'icmp_ln216_10' <Predicate = (op_read == 15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1717 [1/1] (1.05ns)   --->   "%icmp_ln216_11 = icmp_eq  i23 %trunc_ln216_6, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1717 'icmp' 'icmp_ln216_11' <Predicate = (op_read == 15)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1718 [1/1] (0.28ns)   --->   "%or_ln216_19 = or i1 %icmp_ln216_11, i1 %icmp_ln216_10" [../src/ban_s3.cpp:216]   --->   Operation 1718 'or' 'or_ln216_19' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1719 [1/2] (2.78ns)   --->   "%tmp_104 = fcmp_olt  i32 %bitcast_ln216_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1719 'fcmp' 'tmp_104' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1720 [1/1] (0.28ns)   --->   "%and_ln216_27 = and i1 %or_ln216_19, i1 %tmp_104" [../src/ban_s3.cpp:216]   --->   Operation 1720 'and' 'and_ln216_27' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1721 [1/2] (2.78ns)   --->   "%tmp_105 = fcmp_oeq  i32 %bitcast_ln216_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1721 'fcmp' 'tmp_105' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1722 [1/1] (0.28ns)   --->   "%and_ln216_28 = and i1 %or_ln216_19, i1 %tmp_105" [../src/ban_s3.cpp:216]   --->   Operation 1722 'and' 'and_ln216_28' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_16)   --->   "%xor_ln216_10 = xor i1 %and_ln216_28, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1723 'xor' 'xor_ln216_10' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_4)   --->   "%xor_ln214_2 = xor i1 %pbp_2, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1724 'xor' 'xor_ln214_2' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1725 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215_4 = and i1 %bpp_2, i1 %xor_ln214_2" [../src/ban_s3.cpp:215]   --->   Operation 1725 'and' 'and_ln215_4' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_29)   --->   "%xor_ln216_11 = xor i1 %and_ln216_27, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1726 'xor' 'xor_ln216_11' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1727 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_29 = and i1 %and_ln215_4, i1 %xor_ln216_11" [../src/ban_s3.cpp:216]   --->   Operation 1727 'and' 'and_ln216_29' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_31)   --->   "%and_ln216_30 = and i1 %and_ln216_29, i1 %and_ln216_28" [../src/ban_s3.cpp:216]   --->   Operation 1728 'and' 'and_ln216_30' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_31)   --->   "%or_ln216_20 = or i1 %pbp_2, i1 %and_ln216_30" [../src/ban_s3.cpp:216]   --->   Operation 1729 'or' 'or_ln216_20' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1730 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_31 = and i1 %or_ln216_20, i1 %and_ln216_26" [../src/ban_s3.cpp:216]   --->   Operation 1730 'and' 'and_ln216_31' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_21)   --->   "%xor_ln216_12 = xor i1 %and_ln216_26, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1731 'xor' 'xor_ln216_12' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1732 [1/2] (2.78ns)   --->   "%tmp_106 = fcmp_oeq  i32 %bitcast_ln221_2, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1732 'fcmp' 'tmp_106' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_21)   --->   "%and_ln216_32 = and i1 %or_ln216_18, i1 %tmp_106" [../src/ban_s3.cpp:216]   --->   Operation 1733 'and' 'and_ln216_32' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_21)   --->   "%and_ln216_33 = and i1 %pbp_2, i1 %xor_ln216_12" [../src/ban_s3.cpp:216]   --->   Operation 1734 'and' 'and_ln216_33' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_21)   --->   "%and_ln216_34 = and i1 %and_ln216_32, i1 %and_ln216_27" [../src/ban_s3.cpp:216]   --->   Operation 1735 'and' 'and_ln216_34' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_21)   --->   "%and_ln216_35 = and i1 %and_ln216_34, i1 %and_ln216_33" [../src/ban_s3.cpp:216]   --->   Operation 1736 'and' 'and_ln216_35' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1737 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_21 = or i1 %and_ln216_35, i1 %and_ln216_31" [../src/ban_s3.cpp:216]   --->   Operation 1737 'or' 'or_ln216_21' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1738 [1/1] (0.99ns)   --->   "%icmp_ln215_4 = icmp_ne  i32 %trunc_ln214_5, i32 %trunc_ln214_4" [../src/ban_s3.cpp:215]   --->   Operation 1738 'icmp' 'icmp_ln215_4' <Predicate = (op_read == 15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_22)   --->   "%and_ln215_5 = and i1 %or_ln216_21, i1 %icmp_ln215_4" [../src/ban_s3.cpp:215]   --->   Operation 1739 'and' 'and_ln215_5' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_22)   --->   "%and_ln216_36 = and i1 %and_ln215_4, i1 %and_ln216_27" [../src/ban_s3.cpp:216]   --->   Operation 1740 'and' 'and_ln216_36' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1741 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_22 = or i1 %and_ln216_36, i1 %and_ln215_5" [../src/ban_s3.cpp:216]   --->   Operation 1741 'or' 'or_ln216_22' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_16)   --->   "%and_ln216_37 = and i1 %and_ln216_29, i1 %xor_ln216_10" [../src/ban_s3.cpp:216]   --->   Operation 1742 'and' 'and_ln216_37' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%xor_ln216_13 = xor i1 %bpp_2, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1743 'xor' 'xor_ln216_13' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln216_23 = or i1 %pbp_2, i1 %xor_ln216_13" [../src/ban_s3.cpp:216]   --->   Operation 1744 'or' 'or_ln216_23' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln216_24 = or i1 %and_ln216_27, i1 %or_ln216_23" [../src/ban_s3.cpp:216]   --->   Operation 1745 'or' 'or_ln216_24' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node deq_p_2)   --->   "%or_ln216_25 = or i1 %and_ln216_28, i1 %or_ln216_24" [../src/ban_s3.cpp:216]   --->   Operation 1746 'or' 'or_ln216_25' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1747 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_2 = and i1 %or_ln216_22, i1 %or_ln216_25" [../src/ban_s3.cpp:216]   --->   Operation 1747 'and' 'deq_p_2' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1748 [1/1] (0.28ns)   --->   "%and_ln221_6 = and i1 %or_ln216_19, i1 %or_ln216_18" [../src/ban_s3.cpp:221]   --->   Operation 1748 'and' 'and_ln221_6' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1749 [1/2] (2.78ns)   --->   "%tmp_107 = fcmp_oeq  i32 %bitcast_ln216_2, i32 %bitcast_ln221_2" [../src/ban_s3.cpp:221]   --->   Operation 1749 'fcmp' 'tmp_107' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1750 [1/1] (0.28ns)   --->   "%eq0_2 = and i1 %and_ln221_6, i1 %tmp_107" [../src/ban_s3.cpp:221]   --->   Operation 1750 'and' 'eq0_2' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1751 'partselect' 'tmp_108' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln222_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1752 'partselect' 'trunc_ln222_11' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1753 'partselect' 'tmp_109' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln222_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1754 'partselect' 'trunc_ln222_12' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1755 [1/1] (0.84ns)   --->   "%icmp_ln222_8 = icmp_ne  i8 %tmp_108, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1755 'icmp' 'icmp_ln222_8' <Predicate = (op_read == 15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1756 [1/1] (1.05ns)   --->   "%icmp_ln222_9 = icmp_eq  i23 %trunc_ln222_11, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1756 'icmp' 'icmp_ln222_9' <Predicate = (op_read == 15)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_8)   --->   "%or_ln222_4 = or i1 %icmp_ln222_9, i1 %icmp_ln222_8" [../src/ban_s3.cpp:222]   --->   Operation 1757 'or' 'or_ln222_4' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1758 [1/1] (0.84ns)   --->   "%icmp_ln222_10 = icmp_ne  i8 %tmp_109, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1758 'icmp' 'icmp_ln222_10' <Predicate = (op_read == 15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1759 [1/1] (1.05ns)   --->   "%icmp_ln222_11 = icmp_eq  i23 %trunc_ln222_12, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1759 'icmp' 'icmp_ln222_11' <Predicate = (op_read == 15)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_8)   --->   "%or_ln222_5 = or i1 %icmp_ln222_11, i1 %icmp_ln222_10" [../src/ban_s3.cpp:222]   --->   Operation 1760 'or' 'or_ln222_5' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1761 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_8 = and i1 %or_ln222_4, i1 %or_ln222_5" [../src/ban_s3.cpp:222]   --->   Operation 1761 'and' 'and_ln222_8' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1762 [1/2] (2.78ns)   --->   "%tmp_110 = fcmp_oeq  i32 %bitcast_ln222_4, i32 %bitcast_ln222_5" [../src/ban_s3.cpp:222]   --->   Operation 1762 'fcmp' 'tmp_110' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_2)   --->   "%eq1_2 = and i1 %and_ln222_8, i1 %tmp_110" [../src/ban_s3.cpp:222]   --->   Operation 1763 'and' 'eq1_2' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1764 [1/1] (0.99ns)   --->   "%icmp_ln225_2 = icmp_eq  i32 %trunc_ln214_5, i32 %trunc_ln214_4" [../src/ban_s3.cpp:225]   --->   Operation 1764 'icmp' 'icmp_ln225_2' <Predicate = (op_read == 15)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1765 [1/2] (2.78ns)   --->   "%tmp_111 = fcmp_olt  i32 %bitcast_ln216_2, i32 %bitcast_ln221_2" [../src/ban_s3.cpp:225]   --->   Operation 1765 'fcmp' 'tmp_111' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_2)   --->   "%and_ln225_12 = and i1 %and_ln221_6, i1 %tmp_111" [../src/ban_s3.cpp:225]   --->   Operation 1766 'and' 'and_ln225_12' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1767 'partselect' 'tmp_112' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln225_11 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1768 'partselect' 'trunc_ln225_11' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1769 'partselect' 'tmp_113' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln225_12 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1770 'partselect' 'trunc_ln225_12' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_56 : Operation 1771 [1/1] (0.84ns)   --->   "%icmp_ln225_12 = icmp_ne  i8 %tmp_112, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1771 'icmp' 'icmp_ln225_12' <Predicate = (op_read == 15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1772 [1/1] (1.05ns)   --->   "%icmp_ln225_13 = icmp_eq  i23 %trunc_ln225_11, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1772 'icmp' 'icmp_ln225_13' <Predicate = (op_read == 15)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_14)   --->   "%or_ln225_6 = or i1 %icmp_ln225_13, i1 %icmp_ln225_12" [../src/ban_s3.cpp:225]   --->   Operation 1773 'or' 'or_ln225_6' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1774 [1/1] (0.84ns)   --->   "%icmp_ln225_14 = icmp_ne  i8 %tmp_113, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1774 'icmp' 'icmp_ln225_14' <Predicate = (op_read == 15)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1775 [1/1] (1.05ns)   --->   "%icmp_ln225_15 = icmp_eq  i23 %trunc_ln225_12, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1775 'icmp' 'icmp_ln225_15' <Predicate = (op_read == 15)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_14)   --->   "%or_ln225_7 = or i1 %icmp_ln225_15, i1 %icmp_ln225_14" [../src/ban_s3.cpp:225]   --->   Operation 1776 'or' 'or_ln225_7' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_14)   --->   "%and_ln225_13 = and i1 %or_ln225_6, i1 %or_ln225_7" [../src/ban_s3.cpp:225]   --->   Operation 1777 'and' 'and_ln225_13' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1778 [1/2] (2.78ns)   --->   "%tmp_114 = fcmp_olt  i32 %bitcast_ln225_4, i32 %bitcast_ln225_5" [../src/ban_s3.cpp:225]   --->   Operation 1778 'fcmp' 'tmp_114' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1779 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_14 = and i1 %and_ln225_13, i1 %tmp_114" [../src/ban_s3.cpp:225]   --->   Operation 1779 'and' 'and_ln225_14' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1780 [1/2] (2.78ns)   --->   "%tmp_115 = fcmp_olt  i32 %bitcast_ln222_4, i32 %bitcast_ln222_5" [../src/ban_s3.cpp:225]   --->   Operation 1780 'fcmp' 'tmp_115' <Predicate = (op_read == 15)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_2)   --->   "%and_ln225_15 = and i1 %and_ln222_8, i1 %tmp_115" [../src/ban_s3.cpp:225]   --->   Operation 1781 'and' 'and_ln225_15' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_16)   --->   "%xor_ln216_14 = xor i1 %or_ln216_22, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1782 'xor' 'xor_ln216_14' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_16)   --->   "%or_ln216_26 = or i1 %and_ln216_37, i1 %xor_ln216_14" [../src/ban_s3.cpp:216]   --->   Operation 1783 'or' 'or_ln216_26' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1784 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_16 = and i1 %or_ln216_26, i1 %icmp_ln225_2" [../src/ban_s3.cpp:225]   --->   Operation 1784 'and' 'and_ln225_16' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_2)   --->   "%xor_ln221_2 = xor i1 %eq0_2, i1 1" [../src/ban_s3.cpp:221]   --->   Operation 1785 'xor' 'xor_ln221_2' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_2)   --->   "%and_ln221_8 = and i1 %and_ln225_16, i1 %xor_ln221_2" [../src/ban_s3.cpp:221]   --->   Operation 1786 'and' 'and_ln221_8' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1787 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln221_2 = select i1 %and_ln221_8, i1 %and_ln225_12, i1 %and_ln225_15" [../src/ban_s3.cpp:221]   --->   Operation 1787 'select' 'select_ln221_2' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_2)   --->   "%and_ln222_10 = and i1 %eq0_2, i1 %eq1_2" [../src/ban_s3.cpp:222]   --->   Operation 1788 'and' 'and_ln222_10' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_2)   --->   "%and_ln222_11 = and i1 %and_ln222_10, i1 %and_ln225_16" [../src/ban_s3.cpp:222]   --->   Operation 1789 'and' 'and_ln222_11' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1790 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln222_2 = select i1 %and_ln222_11, i1 %and_ln225_14, i1 %select_ln221_2" [../src/ban_s3.cpp:222]   --->   Operation 1790 'select' 'select_ln222_2' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%and_ln225_17 = and i1 %select_ln222_2, i1 %icmp_ln225_2" [../src/ban_s3.cpp:225]   --->   Operation 1791 'and' 'and_ln225_17' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node out_36)   --->   "%or_ln225_8 = or i1 %deq_p_2, i1 %and_ln225_17" [../src/ban_s3.cpp:225]   --->   Operation 1792 'or' 'or_ln225_8' <Predicate = (op_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1793 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_36 = xor i1 %or_ln225_8, i1 1" [../src/ban_s3.h:89]   --->   Operation 1793 'xor' 'out_36' <Predicate = (op_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:214]   --->   Operation 1794 'trunc' 'trunc_ln214_2' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:214]   --->   Operation 1795 'trunc' 'trunc_ln214_3' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1796 [1/1] (0.99ns)   --->   "%pbp_1 = icmp_sgt  i32 %trunc_ln214_3, i32 %trunc_ln214_2" [../src/ban_s3.cpp:214]   --->   Operation 1796 'icmp' 'pbp_1' <Predicate = (op_read == 14)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1797 [1/1] (0.99ns)   --->   "%bpp_1 = icmp_slt  i32 %trunc_ln214_3, i32 %trunc_ln214_2" [../src/ban_s3.cpp:215]   --->   Operation 1797 'icmp' 'bpp_1' <Predicate = (op_read == 14)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1798 'partselect' 'tmp_86' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1799 [1/1] (0.00ns)   --->   "%trunc_ln216_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1799 'partselect' 'trunc_ln216_8' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1800 [1/1] (0.84ns)   --->   "%icmp_ln216_4 = icmp_ne  i8 %tmp_86, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1800 'icmp' 'icmp_ln216_4' <Predicate = (op_read == 14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1801 [1/1] (1.05ns)   --->   "%icmp_ln216_5 = icmp_eq  i23 %trunc_ln216_8, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1801 'icmp' 'icmp_ln216_5' <Predicate = (op_read == 14)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1802 [1/1] (0.28ns)   --->   "%or_ln216_9 = or i1 %icmp_ln216_5, i1 %icmp_ln216_4" [../src/ban_s3.cpp:216]   --->   Operation 1802 'or' 'or_ln216_9' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1803 [1/2] (2.78ns)   --->   "%tmp_87 = fcmp_ogt  i32 %bitcast_ln221_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1803 'fcmp' 'tmp_87' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1804 [1/1] (0.28ns)   --->   "%and_ln216_13 = and i1 %or_ln216_9, i1 %tmp_87" [../src/ban_s3.cpp:216]   --->   Operation 1804 'and' 'and_ln216_13' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1805 'partselect' 'tmp_88' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln216_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1806 'partselect' 'trunc_ln216_9' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1807 [1/1] (0.84ns)   --->   "%icmp_ln216_6 = icmp_ne  i8 %tmp_88, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1807 'icmp' 'icmp_ln216_6' <Predicate = (op_read == 14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1808 [1/1] (1.05ns)   --->   "%icmp_ln216_7 = icmp_eq  i23 %trunc_ln216_9, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1808 'icmp' 'icmp_ln216_7' <Predicate = (op_read == 14)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1809 [1/1] (0.28ns)   --->   "%or_ln216_10 = or i1 %icmp_ln216_7, i1 %icmp_ln216_6" [../src/ban_s3.cpp:216]   --->   Operation 1809 'or' 'or_ln216_10' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1810 [1/2] (2.78ns)   --->   "%tmp_89 = fcmp_olt  i32 %bitcast_ln216_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1810 'fcmp' 'tmp_89' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1811 [1/1] (0.28ns)   --->   "%and_ln216_14 = and i1 %or_ln216_10, i1 %tmp_89" [../src/ban_s3.cpp:216]   --->   Operation 1811 'and' 'and_ln216_14' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1812 [1/2] (2.78ns)   --->   "%tmp_90 = fcmp_oeq  i32 %bitcast_ln216_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1812 'fcmp' 'tmp_90' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1813 [1/1] (0.28ns)   --->   "%and_ln216_15 = and i1 %or_ln216_10, i1 %tmp_90" [../src/ban_s3.cpp:216]   --->   Operation 1813 'and' 'and_ln216_15' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_10)   --->   "%xor_ln216_5 = xor i1 %and_ln216_15, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1814 'xor' 'xor_ln216_5' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_2)   --->   "%xor_ln214_1 = xor i1 %pbp_1, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1815 'xor' 'xor_ln214_1' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1816 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215_2 = and i1 %bpp_1, i1 %xor_ln214_1" [../src/ban_s3.cpp:215]   --->   Operation 1816 'and' 'and_ln215_2' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_16)   --->   "%xor_ln216_6 = xor i1 %and_ln216_14, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1817 'xor' 'xor_ln216_6' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1818 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_16 = and i1 %and_ln215_2, i1 %xor_ln216_6" [../src/ban_s3.cpp:216]   --->   Operation 1818 'and' 'and_ln216_16' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_18)   --->   "%and_ln216_17 = and i1 %and_ln216_16, i1 %and_ln216_15" [../src/ban_s3.cpp:216]   --->   Operation 1819 'and' 'and_ln216_17' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_18)   --->   "%or_ln216_11 = or i1 %pbp_1, i1 %and_ln216_17" [../src/ban_s3.cpp:216]   --->   Operation 1820 'or' 'or_ln216_11' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1821 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_18 = and i1 %or_ln216_11, i1 %and_ln216_13" [../src/ban_s3.cpp:216]   --->   Operation 1821 'and' 'and_ln216_18' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_12)   --->   "%xor_ln216_7 = xor i1 %and_ln216_13, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1822 'xor' 'xor_ln216_7' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1823 [1/2] (2.78ns)   --->   "%tmp_91 = fcmp_oeq  i32 %bitcast_ln221_1, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1823 'fcmp' 'tmp_91' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1824 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_12)   --->   "%and_ln216_19 = and i1 %or_ln216_9, i1 %tmp_91" [../src/ban_s3.cpp:216]   --->   Operation 1824 'and' 'and_ln216_19' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_12)   --->   "%and_ln216_20 = and i1 %pbp_1, i1 %xor_ln216_7" [../src/ban_s3.cpp:216]   --->   Operation 1825 'and' 'and_ln216_20' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_12)   --->   "%and_ln216_21 = and i1 %and_ln216_19, i1 %and_ln216_14" [../src/ban_s3.cpp:216]   --->   Operation 1826 'and' 'and_ln216_21' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_12)   --->   "%and_ln216_22 = and i1 %and_ln216_21, i1 %and_ln216_20" [../src/ban_s3.cpp:216]   --->   Operation 1827 'and' 'and_ln216_22' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1828 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_12 = or i1 %and_ln216_22, i1 %and_ln216_18" [../src/ban_s3.cpp:216]   --->   Operation 1828 'or' 'or_ln216_12' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1829 [1/1] (0.99ns)   --->   "%icmp_ln215_2 = icmp_ne  i32 %trunc_ln214_3, i32 %trunc_ln214_2" [../src/ban_s3.cpp:215]   --->   Operation 1829 'icmp' 'icmp_ln215_2' <Predicate = (op_read == 14)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_13)   --->   "%and_ln215_3 = and i1 %or_ln216_12, i1 %icmp_ln215_2" [../src/ban_s3.cpp:215]   --->   Operation 1830 'and' 'and_ln215_3' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_13)   --->   "%and_ln216_23 = and i1 %and_ln215_2, i1 %and_ln216_14" [../src/ban_s3.cpp:216]   --->   Operation 1831 'and' 'and_ln216_23' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1832 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_13 = or i1 %and_ln216_23, i1 %and_ln215_3" [../src/ban_s3.cpp:216]   --->   Operation 1832 'or' 'or_ln216_13' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_10)   --->   "%and_ln216_24 = and i1 %and_ln216_16, i1 %xor_ln216_5" [../src/ban_s3.cpp:216]   --->   Operation 1833 'and' 'and_ln216_24' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%xor_ln216_8 = xor i1 %bpp_1, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1834 'xor' 'xor_ln216_8' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln216_14 = or i1 %pbp_1, i1 %xor_ln216_8" [../src/ban_s3.cpp:216]   --->   Operation 1835 'or' 'or_ln216_14' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln216_15 = or i1 %and_ln216_14, i1 %or_ln216_14" [../src/ban_s3.cpp:216]   --->   Operation 1836 'or' 'or_ln216_15' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node deq_p_1)   --->   "%or_ln216_16 = or i1 %and_ln216_15, i1 %or_ln216_15" [../src/ban_s3.cpp:216]   --->   Operation 1837 'or' 'or_ln216_16' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1838 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p_1 = and i1 %or_ln216_13, i1 %or_ln216_16" [../src/ban_s3.cpp:216]   --->   Operation 1838 'and' 'deq_p_1' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1839 [1/1] (0.28ns)   --->   "%and_ln221_3 = and i1 %or_ln216_10, i1 %or_ln216_9" [../src/ban_s3.cpp:221]   --->   Operation 1839 'and' 'and_ln221_3' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1840 [1/2] (2.78ns)   --->   "%tmp_92 = fcmp_oeq  i32 %bitcast_ln216_1, i32 %bitcast_ln221_1" [../src/ban_s3.cpp:221]   --->   Operation 1840 'fcmp' 'tmp_92' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1841 [1/1] (0.28ns)   --->   "%eq0_1 = and i1 %and_ln221_3, i1 %tmp_92" [../src/ban_s3.cpp:221]   --->   Operation 1841 'and' 'eq0_1' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1842 'partselect' 'tmp_93' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln222_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1843 'partselect' 'trunc_ln222_s' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1844 'partselect' 'tmp_94' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln222_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1845 'partselect' 'trunc_ln222_10' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1846 [1/1] (0.84ns)   --->   "%icmp_ln222_4 = icmp_ne  i8 %tmp_93, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1846 'icmp' 'icmp_ln222_4' <Predicate = (op_read == 14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1847 [1/1] (1.05ns)   --->   "%icmp_ln222_5 = icmp_eq  i23 %trunc_ln222_s, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1847 'icmp' 'icmp_ln222_5' <Predicate = (op_read == 14)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_4)   --->   "%or_ln222_2 = or i1 %icmp_ln222_5, i1 %icmp_ln222_4" [../src/ban_s3.cpp:222]   --->   Operation 1848 'or' 'or_ln222_2' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1849 [1/1] (0.84ns)   --->   "%icmp_ln222_6 = icmp_ne  i8 %tmp_94, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1849 'icmp' 'icmp_ln222_6' <Predicate = (op_read == 14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1850 [1/1] (1.05ns)   --->   "%icmp_ln222_7 = icmp_eq  i23 %trunc_ln222_10, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1850 'icmp' 'icmp_ln222_7' <Predicate = (op_read == 14)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node and_ln222_4)   --->   "%or_ln222_3 = or i1 %icmp_ln222_7, i1 %icmp_ln222_6" [../src/ban_s3.cpp:222]   --->   Operation 1851 'or' 'or_ln222_3' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1852 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222_4 = and i1 %or_ln222_2, i1 %or_ln222_3" [../src/ban_s3.cpp:222]   --->   Operation 1852 'and' 'and_ln222_4' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1853 [1/2] (2.78ns)   --->   "%tmp_95 = fcmp_oeq  i32 %bitcast_ln222_2, i32 %bitcast_ln222_3" [../src/ban_s3.cpp:222]   --->   Operation 1853 'fcmp' 'tmp_95' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_1)   --->   "%eq1_1 = and i1 %and_ln222_4, i1 %tmp_95" [../src/ban_s3.cpp:222]   --->   Operation 1854 'and' 'eq1_1' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1855 [1/1] (0.99ns)   --->   "%icmp_ln225_1 = icmp_eq  i32 %trunc_ln214_3, i32 %trunc_ln214_2" [../src/ban_s3.cpp:225]   --->   Operation 1855 'icmp' 'icmp_ln225_1' <Predicate = (op_read == 14)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1856 [1/2] (2.78ns)   --->   "%tmp_96 = fcmp_olt  i32 %bitcast_ln216_1, i32 %bitcast_ln221_1" [../src/ban_s3.cpp:225]   --->   Operation 1856 'fcmp' 'tmp_96' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_1)   --->   "%and_ln225_6 = and i1 %and_ln221_3, i1 %tmp_96" [../src/ban_s3.cpp:225]   --->   Operation 1857 'and' 'and_ln225_6' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1858 'partselect' 'tmp_97' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1859 [1/1] (0.00ns)   --->   "%trunc_ln225_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1859 'partselect' 'trunc_ln225_9' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1860 'partselect' 'tmp_98' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln225_10 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1861 'partselect' 'trunc_ln225_10' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_56 : Operation 1862 [1/1] (0.84ns)   --->   "%icmp_ln225_8 = icmp_ne  i8 %tmp_97, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1862 'icmp' 'icmp_ln225_8' <Predicate = (op_read == 14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1863 [1/1] (1.05ns)   --->   "%icmp_ln225_9 = icmp_eq  i23 %trunc_ln225_9, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1863 'icmp' 'icmp_ln225_9' <Predicate = (op_read == 14)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_8)   --->   "%or_ln225_3 = or i1 %icmp_ln225_9, i1 %icmp_ln225_8" [../src/ban_s3.cpp:225]   --->   Operation 1864 'or' 'or_ln225_3' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1865 [1/1] (0.84ns)   --->   "%icmp_ln225_10 = icmp_ne  i8 %tmp_98, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1865 'icmp' 'icmp_ln225_10' <Predicate = (op_read == 14)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1866 [1/1] (1.05ns)   --->   "%icmp_ln225_11 = icmp_eq  i23 %trunc_ln225_10, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1866 'icmp' 'icmp_ln225_11' <Predicate = (op_read == 14)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_8)   --->   "%or_ln225_4 = or i1 %icmp_ln225_11, i1 %icmp_ln225_10" [../src/ban_s3.cpp:225]   --->   Operation 1867 'or' 'or_ln225_4' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_8)   --->   "%and_ln225_7 = and i1 %or_ln225_3, i1 %or_ln225_4" [../src/ban_s3.cpp:225]   --->   Operation 1868 'and' 'and_ln225_7' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1869 [1/2] (2.78ns)   --->   "%tmp_99 = fcmp_olt  i32 %bitcast_ln225_2, i32 %bitcast_ln225_3" [../src/ban_s3.cpp:225]   --->   Operation 1869 'fcmp' 'tmp_99' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1870 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_8 = and i1 %and_ln225_7, i1 %tmp_99" [../src/ban_s3.cpp:225]   --->   Operation 1870 'and' 'and_ln225_8' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1871 [1/2] (2.78ns)   --->   "%tmp_100 = fcmp_olt  i32 %bitcast_ln222_2, i32 %bitcast_ln222_3" [../src/ban_s3.cpp:225]   --->   Operation 1871 'fcmp' 'tmp_100' <Predicate = (op_read == 14)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_1)   --->   "%and_ln225_9 = and i1 %and_ln222_4, i1 %tmp_100" [../src/ban_s3.cpp:225]   --->   Operation 1872 'and' 'and_ln225_9' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_10)   --->   "%xor_ln216_9 = xor i1 %or_ln216_13, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1873 'xor' 'xor_ln216_9' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_10)   --->   "%or_ln216_17 = or i1 %and_ln216_24, i1 %xor_ln216_9" [../src/ban_s3.cpp:216]   --->   Operation 1874 'or' 'or_ln216_17' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1875 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_10 = and i1 %or_ln216_17, i1 %icmp_ln225_1" [../src/ban_s3.cpp:225]   --->   Operation 1875 'and' 'and_ln225_10' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_1)   --->   "%xor_ln221_1 = xor i1 %eq0_1, i1 1" [../src/ban_s3.cpp:221]   --->   Operation 1876 'xor' 'xor_ln221_1' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_1)   --->   "%and_ln221_5 = and i1 %and_ln225_10, i1 %xor_ln221_1" [../src/ban_s3.cpp:221]   --->   Operation 1877 'and' 'and_ln221_5' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1878 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln221_1 = select i1 %and_ln221_5, i1 %and_ln225_6, i1 %and_ln225_9" [../src/ban_s3.cpp:221]   --->   Operation 1878 'select' 'select_ln221_1' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_1)   --->   "%and_ln222_6 = and i1 %eq0_1, i1 %eq1_1" [../src/ban_s3.cpp:222]   --->   Operation 1879 'and' 'and_ln222_6' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_1)   --->   "%and_ln222_7 = and i1 %and_ln222_6, i1 %and_ln225_10" [../src/ban_s3.cpp:222]   --->   Operation 1880 'and' 'and_ln222_7' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1881 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln222_1 = select i1 %and_ln222_7, i1 %and_ln225_8, i1 %select_ln221_1" [../src/ban_s3.cpp:222]   --->   Operation 1881 'select' 'select_ln222_1' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node out_35)   --->   "%and_ln225_11 = and i1 %select_ln222_1, i1 %icmp_ln225_1" [../src/ban_s3.cpp:225]   --->   Operation 1882 'and' 'and_ln225_11' <Predicate = (op_read == 14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1883 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_35 = or i1 %deq_p_1, i1 %and_ln225_11" [../src/ban_s3.cpp:225]   --->   Operation 1883 'or' 'out_35' <Predicate = (op_read == 14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:214]   --->   Operation 1884 'trunc' 'trunc_ln214' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:214]   --->   Operation 1885 'trunc' 'trunc_ln214_1' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1886 [1/1] (0.99ns)   --->   "%pbp = icmp_sgt  i32 %trunc_ln214_1, i32 %trunc_ln214" [../src/ban_s3.cpp:214]   --->   Operation 1886 'icmp' 'pbp' <Predicate = (op_read == 13)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1887 [1/1] (0.99ns)   --->   "%bpp = icmp_slt  i32 %trunc_ln214_1, i32 %trunc_ln214" [../src/ban_s3.cpp:215]   --->   Operation 1887 'icmp' 'bpp' <Predicate = (op_read == 13)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1888 'partselect' 'tmp_68' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1889 [1/1] (0.00ns)   --->   "%trunc_ln216_4 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1889 'partselect' 'trunc_ln216_4' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1890 [1/1] (0.84ns)   --->   "%icmp_ln216 = icmp_ne  i8 %tmp_68, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1890 'icmp' 'icmp_ln216' <Predicate = (op_read == 13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1891 [1/1] (1.05ns)   --->   "%icmp_ln216_1 = icmp_eq  i23 %trunc_ln216_4, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1891 'icmp' 'icmp_ln216_1' <Predicate = (op_read == 13)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1892 [1/1] (0.28ns)   --->   "%or_ln216 = or i1 %icmp_ln216_1, i1 %icmp_ln216" [../src/ban_s3.cpp:216]   --->   Operation 1892 'or' 'or_ln216' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1893 [1/2] (2.78ns)   --->   "%tmp_69 = fcmp_ogt  i32 %bitcast_ln221, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1893 'fcmp' 'tmp_69' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1894 [1/1] (0.28ns)   --->   "%and_ln216 = and i1 %or_ln216, i1 %tmp_69" [../src/ban_s3.cpp:216]   --->   Operation 1894 'and' 'and_ln216' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:216]   --->   Operation 1895 'partselect' 'tmp_70' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln216_5 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:216]   --->   Operation 1896 'partselect' 'trunc_ln216_5' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1897 [1/1] (0.84ns)   --->   "%icmp_ln216_2 = icmp_ne  i8 %tmp_70, i8 255" [../src/ban_s3.cpp:216]   --->   Operation 1897 'icmp' 'icmp_ln216_2' <Predicate = (op_read == 13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1898 [1/1] (1.05ns)   --->   "%icmp_ln216_3 = icmp_eq  i23 %trunc_ln216_5, i23 0" [../src/ban_s3.cpp:216]   --->   Operation 1898 'icmp' 'icmp_ln216_3' <Predicate = (op_read == 13)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1899 [1/1] (0.28ns)   --->   "%or_ln216_1 = or i1 %icmp_ln216_3, i1 %icmp_ln216_2" [../src/ban_s3.cpp:216]   --->   Operation 1899 'or' 'or_ln216_1' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1900 [1/2] (2.78ns)   --->   "%tmp_71 = fcmp_olt  i32 %bitcast_ln216, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1900 'fcmp' 'tmp_71' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1901 [1/1] (0.28ns)   --->   "%and_ln216_1 = and i1 %or_ln216_1, i1 %tmp_71" [../src/ban_s3.cpp:216]   --->   Operation 1901 'and' 'and_ln216_1' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1902 [1/2] (2.78ns)   --->   "%tmp_73 = fcmp_oeq  i32 %bitcast_ln216, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1902 'fcmp' 'tmp_73' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1903 [1/1] (0.28ns)   --->   "%and_ln216_2 = and i1 %or_ln216_1, i1 %tmp_73" [../src/ban_s3.cpp:216]   --->   Operation 1903 'and' 'and_ln216_2' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_4)   --->   "%xor_ln216 = xor i1 %and_ln216_2, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1904 'xor' 'xor_ln216' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%xor_ln214 = xor i1 %pbp, i1 1" [../src/ban_s3.cpp:214]   --->   Operation 1905 'xor' 'xor_ln214' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1906 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln215 = and i1 %bpp, i1 %xor_ln214" [../src/ban_s3.cpp:215]   --->   Operation 1906 'and' 'and_ln215' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_3)   --->   "%xor_ln216_1 = xor i1 %and_ln216_1, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1907 'xor' 'xor_ln216_1' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1908 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_3 = and i1 %and_ln215, i1 %xor_ln216_1" [../src/ban_s3.cpp:216]   --->   Operation 1908 'and' 'and_ln216_3' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_5)   --->   "%and_ln216_4 = and i1 %and_ln216_3, i1 %and_ln216_2" [../src/ban_s3.cpp:216]   --->   Operation 1909 'and' 'and_ln216_4' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln216_5)   --->   "%or_ln216_2 = or i1 %pbp, i1 %and_ln216_4" [../src/ban_s3.cpp:216]   --->   Operation 1910 'or' 'or_ln216_2' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1911 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln216_5 = and i1 %or_ln216_2, i1 %and_ln216" [../src/ban_s3.cpp:216]   --->   Operation 1911 'and' 'and_ln216_5' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_3)   --->   "%xor_ln216_2 = xor i1 %and_ln216, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1912 'xor' 'xor_ln216_2' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1913 [1/2] (2.78ns)   --->   "%tmp_75 = fcmp_oeq  i32 %bitcast_ln221, i32 0" [../src/ban_s3.cpp:216]   --->   Operation 1913 'fcmp' 'tmp_75' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_3)   --->   "%and_ln216_6 = and i1 %or_ln216, i1 %tmp_75" [../src/ban_s3.cpp:216]   --->   Operation 1914 'and' 'and_ln216_6' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_3)   --->   "%and_ln216_7 = and i1 %pbp, i1 %xor_ln216_2" [../src/ban_s3.cpp:216]   --->   Operation 1915 'and' 'and_ln216_7' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_3)   --->   "%and_ln216_8 = and i1 %and_ln216_6, i1 %and_ln216_1" [../src/ban_s3.cpp:216]   --->   Operation 1916 'and' 'and_ln216_8' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_3)   --->   "%and_ln216_9 = and i1 %and_ln216_8, i1 %and_ln216_7" [../src/ban_s3.cpp:216]   --->   Operation 1917 'and' 'and_ln216_9' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1918 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_3 = or i1 %and_ln216_9, i1 %and_ln216_5" [../src/ban_s3.cpp:216]   --->   Operation 1918 'or' 'or_ln216_3' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1919 [1/1] (0.99ns)   --->   "%icmp_ln215 = icmp_ne  i32 %trunc_ln214_1, i32 %trunc_ln214" [../src/ban_s3.cpp:215]   --->   Operation 1919 'icmp' 'icmp_ln215' <Predicate = (op_read == 13)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_4)   --->   "%and_ln215_1 = and i1 %or_ln216_3, i1 %icmp_ln215" [../src/ban_s3.cpp:215]   --->   Operation 1920 'and' 'and_ln215_1' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node or_ln216_4)   --->   "%and_ln216_10 = and i1 %and_ln215, i1 %and_ln216_1" [../src/ban_s3.cpp:216]   --->   Operation 1921 'and' 'and_ln216_10' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1922 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln216_4 = or i1 %and_ln216_10, i1 %and_ln215_1" [../src/ban_s3.cpp:216]   --->   Operation 1922 'or' 'or_ln216_4' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_4)   --->   "%and_ln216_11 = and i1 %and_ln216_3, i1 %xor_ln216" [../src/ban_s3.cpp:216]   --->   Operation 1923 'and' 'and_ln216_11' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%xor_ln216_3 = xor i1 %bpp, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1924 'xor' 'xor_ln216_3' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln216_5 = or i1 %pbp, i1 %xor_ln216_3" [../src/ban_s3.cpp:216]   --->   Operation 1925 'or' 'or_ln216_5' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln216_6 = or i1 %and_ln216_1, i1 %or_ln216_5" [../src/ban_s3.cpp:216]   --->   Operation 1926 'or' 'or_ln216_6' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node deq_p)   --->   "%or_ln216_7 = or i1 %and_ln216_2, i1 %or_ln216_6" [../src/ban_s3.cpp:216]   --->   Operation 1927 'or' 'or_ln216_7' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1928 [1/1] (0.28ns) (out node of the LUT)   --->   "%deq_p = and i1 %or_ln216_4, i1 %or_ln216_7" [../src/ban_s3.cpp:216]   --->   Operation 1928 'and' 'deq_p' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1929 [1/1] (0.28ns)   --->   "%and_ln221 = and i1 %or_ln216_1, i1 %or_ln216" [../src/ban_s3.cpp:221]   --->   Operation 1929 'and' 'and_ln221' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1930 [1/2] (2.78ns)   --->   "%tmp_78 = fcmp_oeq  i32 %bitcast_ln216, i32 %bitcast_ln221" [../src/ban_s3.cpp:221]   --->   Operation 1930 'fcmp' 'tmp_78' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1931 [1/1] (0.28ns)   --->   "%eq0 = and i1 %and_ln221, i1 %tmp_78" [../src/ban_s3.cpp:221]   --->   Operation 1931 'and' 'eq0' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1932 'partselect' 'tmp_79' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln222_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1933 'partselect' 'trunc_ln222_8' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:222]   --->   Operation 1934 'partselect' 'tmp_80' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln222_9 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:222]   --->   Operation 1935 'partselect' 'trunc_ln222_9' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1936 [1/1] (0.84ns)   --->   "%icmp_ln222 = icmp_ne  i8 %tmp_79, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1936 'icmp' 'icmp_ln222' <Predicate = (op_read == 13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1937 [1/1] (1.05ns)   --->   "%icmp_ln222_1 = icmp_eq  i23 %trunc_ln222_8, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1937 'icmp' 'icmp_ln222_1' <Predicate = (op_read == 13)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln222)   --->   "%or_ln222 = or i1 %icmp_ln222_1, i1 %icmp_ln222" [../src/ban_s3.cpp:222]   --->   Operation 1938 'or' 'or_ln222' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1939 [1/1] (0.84ns)   --->   "%icmp_ln222_2 = icmp_ne  i8 %tmp_80, i8 255" [../src/ban_s3.cpp:222]   --->   Operation 1939 'icmp' 'icmp_ln222_2' <Predicate = (op_read == 13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1940 [1/1] (1.05ns)   --->   "%icmp_ln222_3 = icmp_eq  i23 %trunc_ln222_9, i23 0" [../src/ban_s3.cpp:222]   --->   Operation 1940 'icmp' 'icmp_ln222_3' <Predicate = (op_read == 13)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln222)   --->   "%or_ln222_1 = or i1 %icmp_ln222_3, i1 %icmp_ln222_2" [../src/ban_s3.cpp:222]   --->   Operation 1941 'or' 'or_ln222_1' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1942 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln222 = and i1 %or_ln222, i1 %or_ln222_1" [../src/ban_s3.cpp:222]   --->   Operation 1942 'and' 'and_ln222' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1943 [1/2] (2.78ns)   --->   "%tmp_81 = fcmp_oeq  i32 %bitcast_ln222, i32 %bitcast_ln222_1" [../src/ban_s3.cpp:222]   --->   Operation 1943 'fcmp' 'tmp_81' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node select_ln222)   --->   "%eq1 = and i1 %and_ln222, i1 %tmp_81" [../src/ban_s3.cpp:222]   --->   Operation 1944 'and' 'eq1' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1945 [1/1] (0.99ns)   --->   "%icmp_ln225 = icmp_eq  i32 %trunc_ln214_1, i32 %trunc_ln214" [../src/ban_s3.cpp:225]   --->   Operation 1945 'icmp' 'icmp_ln225' <Predicate = (op_read == 13)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1946 [1/2] (2.78ns)   --->   "%tmp_82 = fcmp_olt  i32 %bitcast_ln216, i32 %bitcast_ln221" [../src/ban_s3.cpp:225]   --->   Operation 1946 'fcmp' 'tmp_82' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%and_ln225 = and i1 %and_ln221, i1 %tmp_82" [../src/ban_s3.cpp:225]   --->   Operation 1947 'and' 'and_ln225' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1948 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1948 'partselect' 'tmp_83' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1949 [1/1] (0.00ns)   --->   "%trunc_ln225_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1949 'partselect' 'trunc_ln225_s' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:225]   --->   Operation 1950 'partselect' 'tmp_s' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln225_8 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:225]   --->   Operation 1951 'partselect' 'trunc_ln225_8' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_56 : Operation 1952 [1/1] (0.84ns)   --->   "%icmp_ln225_4 = icmp_ne  i8 %tmp_83, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1952 'icmp' 'icmp_ln225_4' <Predicate = (op_read == 13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1953 [1/1] (1.05ns)   --->   "%icmp_ln225_5 = icmp_eq  i23 %trunc_ln225_s, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1953 'icmp' 'icmp_ln225_5' <Predicate = (op_read == 13)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_2)   --->   "%or_ln225 = or i1 %icmp_ln225_5, i1 %icmp_ln225_4" [../src/ban_s3.cpp:225]   --->   Operation 1954 'or' 'or_ln225' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1955 [1/1] (0.84ns)   --->   "%icmp_ln225_6 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:225]   --->   Operation 1955 'icmp' 'icmp_ln225_6' <Predicate = (op_read == 13)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1956 [1/1] (1.05ns)   --->   "%icmp_ln225_7 = icmp_eq  i23 %trunc_ln225_8, i23 0" [../src/ban_s3.cpp:225]   --->   Operation 1956 'icmp' 'icmp_ln225_7' <Predicate = (op_read == 13)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_2)   --->   "%or_ln225_1 = or i1 %icmp_ln225_7, i1 %icmp_ln225_6" [../src/ban_s3.cpp:225]   --->   Operation 1957 'or' 'or_ln225_1' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_2)   --->   "%and_ln225_1 = and i1 %or_ln225, i1 %or_ln225_1" [../src/ban_s3.cpp:225]   --->   Operation 1958 'and' 'and_ln225_1' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1959 [1/2] (2.78ns)   --->   "%tmp_84 = fcmp_olt  i32 %bitcast_ln225, i32 %bitcast_ln225_1" [../src/ban_s3.cpp:225]   --->   Operation 1959 'fcmp' 'tmp_84' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1960 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_2 = and i1 %and_ln225_1, i1 %tmp_84" [../src/ban_s3.cpp:225]   --->   Operation 1960 'and' 'and_ln225_2' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1961 [1/2] (2.78ns)   --->   "%tmp_85 = fcmp_olt  i32 %bitcast_ln222, i32 %bitcast_ln222_1" [../src/ban_s3.cpp:225]   --->   Operation 1961 'fcmp' 'tmp_85' <Predicate = (op_read == 13)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%and_ln225_3 = and i1 %and_ln222, i1 %tmp_85" [../src/ban_s3.cpp:225]   --->   Operation 1962 'and' 'and_ln225_3' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1963 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_4)   --->   "%xor_ln216_4 = xor i1 %or_ln216_4, i1 1" [../src/ban_s3.cpp:216]   --->   Operation 1963 'xor' 'xor_ln216_4' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1964 [1/1] (0.00ns) (grouped into LUT with out node and_ln225_4)   --->   "%or_ln216_8 = or i1 %and_ln216_11, i1 %xor_ln216_4" [../src/ban_s3.cpp:216]   --->   Operation 1964 'or' 'or_ln216_8' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1965 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln225_4 = and i1 %or_ln216_8, i1 %icmp_ln225" [../src/ban_s3.cpp:225]   --->   Operation 1965 'and' 'and_ln225_4' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%xor_ln221 = xor i1 %eq0, i1 1" [../src/ban_s3.cpp:221]   --->   Operation 1966 'xor' 'xor_ln221' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%and_ln221_2 = and i1 %and_ln225_4, i1 %xor_ln221" [../src/ban_s3.cpp:221]   --->   Operation 1967 'and' 'and_ln221_2' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1968 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln221 = select i1 %and_ln221_2, i1 %and_ln225, i1 %and_ln225_3" [../src/ban_s3.cpp:221]   --->   Operation 1968 'select' 'select_ln221' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node select_ln222)   --->   "%and_ln222_2 = and i1 %eq0, i1 %eq1" [../src/ban_s3.cpp:222]   --->   Operation 1969 'and' 'and_ln222_2' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node select_ln222)   --->   "%and_ln222_3 = and i1 %and_ln222_2, i1 %and_ln225_4" [../src/ban_s3.cpp:222]   --->   Operation 1970 'and' 'and_ln222_3' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1971 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln222 = select i1 %and_ln222_3, i1 %and_ln225_2, i1 %select_ln221" [../src/ban_s3.cpp:222]   --->   Operation 1971 'select' 'select_ln222' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node out_34)   --->   "%and_ln225_5 = and i1 %select_ln222, i1 %icmp_ln225" [../src/ban_s3.cpp:225]   --->   Operation 1972 'and' 'and_ln225_5' <Predicate = (op_read == 13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1973 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_34 = or i1 %deq_p, i1 %and_ln225_5" [../src/ban_s3.cpp:225]   --->   Operation 1973 'or' 'out_34' <Predicate = (op_read == 13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln23_19 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:23]   --->   Operation 1974 'trunc' 'trunc_ln23_19' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1975 [1/1] (0.00ns)   --->   "%trunc_ln23_20 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:23]   --->   Operation 1975 'trunc' 'trunc_ln23_20' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1976 [1/1] (0.99ns)   --->   "%icmp_ln23_1 = icmp_eq  i32 %trunc_ln23_19, i32 %trunc_ln23_20" [../src/ban_s3.cpp:23]   --->   Operation 1976 'icmp' 'icmp_ln23_1' <Predicate = (op_read == 12)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 1977 'partselect' 'tmp_59' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1978 [1/1] (0.00ns)   --->   "%trunc_ln23_21 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 1978 'partselect' 'trunc_ln23_21' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 1979 'partselect' 'tmp_60' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln23_22 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 1980 'partselect' 'trunc_ln23_22' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1981 [1/1] (0.84ns)   --->   "%icmp_ln23_14 = icmp_ne  i8 %tmp_59, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1981 'icmp' 'icmp_ln23_14' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1982 [1/1] (1.05ns)   --->   "%icmp_ln23_15 = icmp_eq  i23 %trunc_ln23_21, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1982 'icmp' 'icmp_ln23_15' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%or_ln23_6 = or i1 %icmp_ln23_15, i1 %icmp_ln23_14" [../src/ban_s3.cpp:23]   --->   Operation 1983 'or' 'or_ln23_6' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1984 [1/1] (0.84ns)   --->   "%icmp_ln23_16 = icmp_ne  i8 %tmp_60, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1984 'icmp' 'icmp_ln23_16' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1985 [1/1] (1.05ns)   --->   "%icmp_ln23_17 = icmp_eq  i23 %trunc_ln23_22, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1985 'icmp' 'icmp_ln23_17' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%or_ln23_7 = or i1 %icmp_ln23_17, i1 %icmp_ln23_16" [../src/ban_s3.cpp:23]   --->   Operation 1986 'or' 'or_ln23_7' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%and_ln23_9 = and i1 %or_ln23_6, i1 %or_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 1987 'and' 'and_ln23_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1988 [1/2] (2.78ns)   --->   "%tmp_61 = fcmp_oeq  i32 %bitcast_ln23_2, i32 %bitcast_ln23_3" [../src/ban_s3.cpp:23]   --->   Operation 1988 'fcmp' 'tmp_61' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_13)   --->   "%and_ln23_10 = and i1 %and_ln23_9, i1 %tmp_61" [../src/ban_s3.cpp:23]   --->   Operation 1989 'and' 'and_ln23_10' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 1990 'partselect' 'tmp_62' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1991 [1/1] (0.00ns)   --->   "%trunc_ln23_23 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 1991 'partselect' 'trunc_ln23_23' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1992 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 1992 'partselect' 'tmp_63' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1993 [1/1] (0.00ns)   --->   "%trunc_ln23_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 1993 'partselect' 'trunc_ln23_24' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 1994 [1/1] (0.84ns)   --->   "%icmp_ln23_18 = icmp_ne  i8 %tmp_62, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1994 'icmp' 'icmp_ln23_18' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1995 [1/1] (1.05ns)   --->   "%icmp_ln23_19 = icmp_eq  i23 %trunc_ln23_23, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1995 'icmp' 'icmp_ln23_19' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_12)   --->   "%or_ln23_8 = or i1 %icmp_ln23_19, i1 %icmp_ln23_18" [../src/ban_s3.cpp:23]   --->   Operation 1996 'or' 'or_ln23_8' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1997 [1/1] (0.84ns)   --->   "%icmp_ln23_20 = icmp_ne  i8 %tmp_63, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 1997 'icmp' 'icmp_ln23_20' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1998 [1/1] (1.05ns)   --->   "%icmp_ln23_21 = icmp_eq  i23 %trunc_ln23_24, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 1998 'icmp' 'icmp_ln23_21' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_12)   --->   "%or_ln23_9 = or i1 %icmp_ln23_21, i1 %icmp_ln23_20" [../src/ban_s3.cpp:23]   --->   Operation 1999 'or' 'or_ln23_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_12)   --->   "%and_ln23_11 = and i1 %or_ln23_8, i1 %or_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 2000 'and' 'and_ln23_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2001 [1/2] (2.78ns)   --->   "%tmp_64 = fcmp_oeq  i32 %bitcast_ln23_6, i32 %bitcast_ln23_7" [../src/ban_s3.cpp:23]   --->   Operation 2001 'fcmp' 'tmp_64' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2002 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_12 = and i1 %and_ln23_11, i1 %tmp_64" [../src/ban_s3.cpp:23]   --->   Operation 2002 'and' 'and_ln23_12' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 2003 'partselect' 'tmp_65' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 2004 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 2004 'partselect' 'tmp_1' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_interface.cpp:10]   --->   Operation 2005 'partselect' 'tmp_66' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_interface.cpp:10]   --->   Operation 2006 'partselect' 'tmp_3' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_56 : Operation 2007 [1/1] (0.84ns)   --->   "%notlhs1507 = icmp_ne  i8 %tmp_65, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 2007 'icmp' 'notlhs1507' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2008 [1/1] (1.05ns)   --->   "%notrhs1508 = icmp_eq  i23 %tmp_1, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 2008 'icmp' 'notrhs1508' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node out_33)   --->   "%empty = or i1 %notrhs1508, i1 %notlhs1507" [../src/ban_interface.cpp:10]   --->   Operation 2009 'or' 'empty' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2010 [1/1] (0.84ns)   --->   "%notlhs1509 = icmp_ne  i8 %tmp_66, i8 255" [../src/ban_interface.cpp:10]   --->   Operation 2010 'icmp' 'notlhs1509' <Predicate = (op_read == 12)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2011 [1/1] (1.05ns)   --->   "%notrhs1510 = icmp_eq  i23 %tmp_3, i23 0" [../src/ban_interface.cpp:10]   --->   Operation 2011 'icmp' 'notrhs1510' <Predicate = (op_read == 12)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node out_33)   --->   "%empty_9 = or i1 %notrhs1510, i1 %notlhs1509" [../src/ban_interface.cpp:10]   --->   Operation 2012 'or' 'empty_9' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node out_33)   --->   "%empty_10 = and i1 %empty, i1 %empty_9" [../src/ban_interface.cpp:10]   --->   Operation 2013 'and' 'empty_10' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2014 [1/2] (2.78ns)   --->   "%tmp_67 = fcmp_oeq  i32 %bitcast_ln23_10, i32 %bitcast_ln23_11" [../src/ban_s3.cpp:23]   --->   Operation 2014 'fcmp' 'tmp_67' <Predicate = (op_read == 12)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node out_33)   --->   "%empty_11 = and i1 %empty_10, i1 %tmp_67" [../src/ban_interface.cpp:10]   --->   Operation 2015 'and' 'empty_11' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2016 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_13 = and i1 %and_ln23_10, i1 %and_ln23_12" [../src/ban_s3.cpp:23]   --->   Operation 2016 'and' 'and_ln23_13' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2017 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_14 = and i1 %and_ln23_13, i1 %icmp_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 2017 'and' 'and_ln23_14' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node out_33)   --->   "%and_ln23_15 = and i1 %empty_11, i1 %and_ln23_14" [../src/ban_s3.cpp:23]   --->   Operation 2018 'and' 'and_ln23_15' <Predicate = (op_read == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2019 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_33 = xor i1 %and_ln23_15, i1 1" [../src/ban_s3.cpp:23]   --->   Operation 2019 'xor' 'out_33' <Predicate = (op_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:23]   --->   Operation 2020 'trunc' 'trunc_ln23' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:23]   --->   Operation 2021 'trunc' 'trunc_ln23_1' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2022 [1/1] (0.99ns)   --->   "%icmp_ln23 = icmp_eq  i32 %trunc_ln23, i32 %trunc_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 2022 'icmp' 'icmp_ln23' <Predicate = (op_read == 11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 2023 'partselect' 'tmp_50' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln23_s = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 2024 'partselect' 'trunc_ln23_s' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 55, i32 62" [../src/ban_s3.cpp:23]   --->   Operation 2025 'partselect' 'tmp_51' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2026 [1/1] (0.00ns)   --->   "%trunc_ln23_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 32, i32 54" [../src/ban_s3.cpp:23]   --->   Operation 2026 'partselect' 'trunc_ln23_2' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2027 [1/1] (0.84ns)   --->   "%icmp_ln23_2 = icmp_ne  i8 %tmp_50, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 2027 'icmp' 'icmp_ln23_2' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2028 [1/1] (1.05ns)   --->   "%icmp_ln23_3 = icmp_eq  i23 %trunc_ln23_s, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 2028 'icmp' 'icmp_ln23_3' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%or_ln23 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2" [../src/ban_s3.cpp:23]   --->   Operation 2029 'or' 'or_ln23' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2030 [1/1] (0.84ns)   --->   "%icmp_ln23_4 = icmp_ne  i8 %tmp_51, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 2030 'icmp' 'icmp_ln23_4' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2031 [1/1] (1.05ns)   --->   "%icmp_ln23_5 = icmp_eq  i23 %trunc_ln23_2, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 2031 'icmp' 'icmp_ln23_5' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%or_ln23_1 = or i1 %icmp_ln23_5, i1 %icmp_ln23_4" [../src/ban_s3.cpp:23]   --->   Operation 2032 'or' 'or_ln23_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%and_ln23 = and i1 %or_ln23, i1 %or_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 2033 'and' 'and_ln23' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2034 [1/2] (2.78ns)   --->   "%tmp_52 = fcmp_oeq  i32 %bitcast_ln23, i32 %bitcast_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 2034 'fcmp' 'tmp_52' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_6)   --->   "%and_ln23_1 = and i1 %and_ln23, i1 %tmp_52" [../src/ban_s3.cpp:23]   --->   Operation 2035 'and' 'and_ln23_1' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 2036 'partselect' 'tmp_53' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln23_3 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 2037 'partselect' 'trunc_ln23_3' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2038 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 87, i32 94" [../src/ban_s3.cpp:23]   --->   Operation 2038 'partselect' 'tmp_54' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2039 [1/1] (0.00ns)   --->   "%trunc_ln23_16 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 64, i32 86" [../src/ban_s3.cpp:23]   --->   Operation 2039 'partselect' 'trunc_ln23_16' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2040 [1/1] (0.84ns)   --->   "%icmp_ln23_6 = icmp_ne  i8 %tmp_53, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 2040 'icmp' 'icmp_ln23_6' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2041 [1/1] (1.05ns)   --->   "%icmp_ln23_7 = icmp_eq  i23 %trunc_ln23_3, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 2041 'icmp' 'icmp_ln23_7' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_2 = or i1 %icmp_ln23_7, i1 %icmp_ln23_6" [../src/ban_s3.cpp:23]   --->   Operation 2042 'or' 'or_ln23_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2043 [1/1] (0.84ns)   --->   "%icmp_ln23_8 = icmp_ne  i8 %tmp_54, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 2043 'icmp' 'icmp_ln23_8' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2044 [1/1] (1.05ns)   --->   "%icmp_ln23_9 = icmp_eq  i23 %trunc_ln23_16, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 2044 'icmp' 'icmp_ln23_9' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%or_ln23_3 = or i1 %icmp_ln23_9, i1 %icmp_ln23_8" [../src/ban_s3.cpp:23]   --->   Operation 2045 'or' 'or_ln23_3' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%and_ln23_2 = and i1 %or_ln23_2, i1 %or_ln23_3" [../src/ban_s3.cpp:23]   --->   Operation 2046 'and' 'and_ln23_2' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2047 [1/2] (2.78ns)   --->   "%tmp_55 = fcmp_oeq  i32 %bitcast_ln23_4, i32 %bitcast_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 2047 'fcmp' 'tmp_55' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_7)   --->   "%and_ln23_3 = and i1 %and_ln23_2, i1 %tmp_55" [../src/ban_s3.cpp:23]   --->   Operation 2048 'and' 'and_ln23_3' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:23]   --->   Operation 2049 'partselect' 'tmp_56' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2050 [1/1] (0.00ns)   --->   "%trunc_ln23_17 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:23]   --->   Operation 2050 'partselect' 'trunc_ln23_17' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2051 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op2_read, i32 119, i32 126" [../src/ban_s3.cpp:23]   --->   Operation 2051 'partselect' 'tmp_57' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2052 [1/1] (0.00ns)   --->   "%trunc_ln23_18 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op2_read, i32 96, i32 118" [../src/ban_s3.cpp:23]   --->   Operation 2052 'partselect' 'trunc_ln23_18' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_56 : Operation 2053 [1/1] (0.84ns)   --->   "%icmp_ln23_10 = icmp_ne  i8 %tmp_56, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 2053 'icmp' 'icmp_ln23_10' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2054 [1/1] (1.05ns)   --->   "%icmp_ln23_11 = icmp_eq  i23 %trunc_ln23_17, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 2054 'icmp' 'icmp_ln23_11' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_4 = or i1 %icmp_ln23_11, i1 %icmp_ln23_10" [../src/ban_s3.cpp:23]   --->   Operation 2055 'or' 'or_ln23_4' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2056 [1/1] (0.84ns)   --->   "%icmp_ln23_12 = icmp_ne  i8 %tmp_57, i8 255" [../src/ban_s3.cpp:23]   --->   Operation 2056 'icmp' 'icmp_ln23_12' <Predicate = (op_read == 11)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2057 [1/1] (1.05ns)   --->   "%icmp_ln23_13 = icmp_eq  i23 %trunc_ln23_18, i23 0" [../src/ban_s3.cpp:23]   --->   Operation 2057 'icmp' 'icmp_ln23_13' <Predicate = (op_read == 11)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%or_ln23_5 = or i1 %icmp_ln23_13, i1 %icmp_ln23_12" [../src/ban_s3.cpp:23]   --->   Operation 2058 'or' 'or_ln23_5' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node and_ln23_5)   --->   "%and_ln23_4 = and i1 %or_ln23_4, i1 %or_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 2059 'and' 'and_ln23_4' <Predicate = (op_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2060 [1/2] (2.78ns)   --->   "%tmp_58 = fcmp_oeq  i32 %bitcast_ln23_8, i32 %bitcast_ln23_9" [../src/ban_s3.cpp:23]   --->   Operation 2060 'fcmp' 'tmp_58' <Predicate = (op_read == 11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2061 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_5 = and i1 %and_ln23_4, i1 %tmp_58" [../src/ban_s3.cpp:23]   --->   Operation 2061 'and' 'and_ln23_5' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2062 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_6 = and i1 %icmp_ln23, i1 %and_ln23_1" [../src/ban_s3.cpp:23]   --->   Operation 2062 'and' 'and_ln23_6' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2063 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln23_7 = and i1 %and_ln23_3, i1 %and_ln23_5" [../src/ban_s3.cpp:23]   --->   Operation 2063 'and' 'and_ln23_7' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2064 [1/1] (0.28ns) (out node of the LUT)   --->   "%out_32 = and i1 %and_ln23_7, i1 %and_ln23_6" [../src/ban_s3.cpp:23]   --->   Operation 2064 'and' 'out_32' <Predicate = (op_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 59> <Delay = 0.79>
ST_57 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i1 %out_37" [../src/ban_interface.cpp:74]   --->   Operation 2065 'zext' 'zext_ln74' <Predicate = (op_read == 16)> <Delay = 0.00>
ST_57 : Operation 2066 [1/1] (0.79ns)   --->   "%br_ln75 = br void %._crit_edge" [../src/ban_interface.cpp:75]   --->   Operation 2066 'br' 'br_ln75' <Predicate = (op_read == 16)> <Delay = 0.79>
ST_57 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i1 %out_36" [../src/ban_interface.cpp:70]   --->   Operation 2067 'zext' 'zext_ln70' <Predicate = (op_read == 15)> <Delay = 0.00>
ST_57 : Operation 2068 [1/1] (0.79ns)   --->   "%br_ln71 = br void %._crit_edge" [../src/ban_interface.cpp:71]   --->   Operation 2068 'br' 'br_ln71' <Predicate = (op_read == 15)> <Delay = 0.79>
ST_57 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i1 %out_35" [../src/ban_interface.cpp:66]   --->   Operation 2069 'zext' 'zext_ln66' <Predicate = (op_read == 14)> <Delay = 0.00>
ST_57 : Operation 2070 [1/1] (0.79ns)   --->   "%br_ln67 = br void %._crit_edge" [../src/ban_interface.cpp:67]   --->   Operation 2070 'br' 'br_ln67' <Predicate = (op_read == 14)> <Delay = 0.79>
ST_57 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i1 %out_34" [../src/ban_interface.cpp:62]   --->   Operation 2071 'zext' 'zext_ln62' <Predicate = (op_read == 13)> <Delay = 0.00>
ST_57 : Operation 2072 [1/1] (0.79ns)   --->   "%br_ln63 = br void %._crit_edge" [../src/ban_interface.cpp:63]   --->   Operation 2072 'br' 'br_ln63' <Predicate = (op_read == 13)> <Delay = 0.79>
ST_57 : Operation 2073 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i1 %out_33" [../src/ban_interface.cpp:58]   --->   Operation 2073 'zext' 'zext_ln58' <Predicate = (op_read == 12)> <Delay = 0.00>
ST_57 : Operation 2074 [1/1] (0.79ns)   --->   "%br_ln59 = br void %._crit_edge" [../src/ban_interface.cpp:59]   --->   Operation 2074 'br' 'br_ln59' <Predicate = (op_read == 12)> <Delay = 0.79>
ST_57 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i1 %out_32" [../src/ban_interface.cpp:54]   --->   Operation 2075 'zext' 'zext_ln54' <Predicate = (op_read == 11)> <Delay = 0.00>
ST_57 : Operation 2076 [1/1] (0.79ns)   --->   "%br_ln55 = br void %._crit_edge" [../src/ban_interface.cpp:55]   --->   Operation 2076 'br' 'br_ln55' <Predicate = (op_read == 11)> <Delay = 0.79>

State 58 <SV = 58> <Delay = 2.78>
ST_58 : Operation 2077 [2/2] (2.78ns)   --->   "%sqrt_ret = call i128 @sqrt, i128 %b_op1_read" [../src/ban_interface.cpp:50]   --->   Operation 2077 'call' 'sqrt_ret' <Predicate = (op_read == 10)> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 2078 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:264]   --->   Operation 2078 'partselect' 'trunc_ln9' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 2079 [1/1] (0.00ns)   --->   "%bitcast_ln264 = bitcast i32 %trunc_ln9" [../src/ban_s3.cpp:264]   --->   Operation 2079 'bitcast' 'bitcast_ln264' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_58 : Operation 2080 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_oge  i32 %bitcast_ln264, i32 0" [../src/ban_s3.cpp:264]   --->   Operation 2080 'fcmp' 'tmp_49' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 59> <Delay = 3.51>
ST_59 : Operation 2081 [1/2] (0.42ns)   --->   "%sqrt_ret = call i128 @sqrt, i128 %b_op1_read" [../src/ban_interface.cpp:50]   --->   Operation 2081 'call' 'sqrt_ret' <Predicate = (op_read == 10)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 2082 [1/1] (0.00ns)   --->   "%ref_tmp14_s = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:50]   --->   Operation 2082 'extractvalue' 'ref_tmp14_s' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_59 : Operation 2083 [1/1] (0.00ns)   --->   "%out_31 = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:50]   --->   Operation 2083 'extractvalue' 'out_31' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_59 : Operation 2084 [1/1] (0.00ns)   --->   "%out_22 = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:50]   --->   Operation 2084 'extractvalue' 'out_22' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_59 : Operation 2085 [1/1] (0.00ns)   --->   "%out_23 = extractvalue i128 %sqrt_ret" [../src/ban_interface.cpp:50]   --->   Operation 2085 'extractvalue' 'out_23' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_59 : Operation 2086 [1/1] (0.00ns)   --->   "%out_29 = trunc i32 %ref_tmp14_s" [../src/ban_interface.cpp:50]   --->   Operation 2086 'trunc' 'out_29' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_59 : Operation 2087 [1/1] (0.00ns)   --->   "%out_30 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp14_s, i32 8, i32 31" [../src/ban_interface.cpp:50]   --->   Operation 2087 'partselect' 'out_30' <Predicate = (op_read == 10)> <Delay = 0.00>
ST_59 : Operation 2088 [1/1] (0.79ns)   --->   "%br_ln51 = br void %._crit_edge" [../src/ban_interface.cpp:51]   --->   Operation 2088 'br' 'br_ln51' <Predicate = (op_read == 10)> <Delay = 0.79>
ST_59 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:264]   --->   Operation 2089 'partselect' 'tmp_48' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2090 [1/1] (0.00ns)   --->   "%trunc_ln264_1 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:264]   --->   Operation 2090 'partselect' 'trunc_ln264_1' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2091 [1/1] (0.84ns)   --->   "%icmp_ln264 = icmp_ne  i8 %tmp_48, i8 255" [../src/ban_s3.cpp:264]   --->   Operation 2091 'icmp' 'icmp_ln264' <Predicate = (op_read == 9)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2092 [1/1] (1.05ns)   --->   "%icmp_ln264_1 = icmp_eq  i23 %trunc_ln264_1, i23 0" [../src/ban_s3.cpp:264]   --->   Operation 2092 'icmp' 'icmp_ln264_1' <Predicate = (op_read == 9)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln264)   --->   "%or_ln264 = or i1 %icmp_ln264_1, i1 %icmp_ln264" [../src/ban_s3.cpp:264]   --->   Operation 2093 'or' 'or_ln264' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2094 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_oge  i32 %bitcast_ln264, i32 0" [../src/ban_s3.cpp:264]   --->   Operation 2094 'fcmp' 'tmp_49' <Predicate = (op_read == 9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2095 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln264 = and i1 %or_ln264, i1 %tmp_49" [../src/ban_s3.cpp:264]   --->   Operation 2095 'and' 'and_ln264' <Predicate = (op_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2096 [1/1] (0.00ns)   --->   "%trunc_ln105_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 2096 'partselect' 'trunc_ln105_s' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln105_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 2097 'partselect' 'trunc_ln105_10' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node out_26)   --->   "%xor_ln106_4 = xor i32 %trunc_ln9, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 2098 'xor' 'xor_ln106_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node out_26)   --->   "%b_num = bitcast i32 %xor_ln106_4" [../src/ban_s3.cpp:106]   --->   Operation 2099 'bitcast' 'b_num' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node select_ln264_1)   --->   "%xor_ln107_4 = xor i32 %trunc_ln105_s, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 2100 'xor' 'xor_ln107_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node select_ln264)   --->   "%xor_ln108_4 = xor i32 %trunc_ln105_10, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 2101 'xor' 'xor_ln108_4' <Predicate = (op_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln264 = select i1 %and_ln264, i32 %trunc_ln105_10, i32 %xor_ln108_4" [../src/ban_s3.cpp:264]   --->   Operation 2102 'select' 'select_ln264' <Predicate = (op_read == 9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2103 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln264_1 = select i1 %and_ln264, i32 %trunc_ln105_s, i32 %xor_ln107_4" [../src/ban_s3.cpp:264]   --->   Operation 2103 'select' 'select_ln264_1' <Predicate = (op_read == 9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2104 [1/1] (0.44ns) (out node of the LUT)   --->   "%out_26 = select i1 %and_ln264, i32 %bitcast_ln264, i32 %b_num" [../src/ban_s3.cpp:264]   --->   Operation 2104 'select' 'out_26' <Predicate = (op_read == 9)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2105 [1/1] (0.00ns)   --->   "%b_num_6 = bitcast i32 %select_ln264_1" [../src/ban_s3.cpp:105]   --->   Operation 2105 'bitcast' 'b_num_6' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2106 [1/1] (0.00ns)   --->   "%out_28 = bitcast i32 %select_ln264" [../src/ban_s3.cpp:105]   --->   Operation 2106 'bitcast' 'out_28' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2107 [1/1] (0.00ns)   --->   "%out_20 = trunc i128 %b_op1_read" [../src/ban_interface.cpp:46]   --->   Operation 2107 'trunc' 'out_20' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2108 [1/1] (0.00ns)   --->   "%out_21 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31" [../src/ban_interface.cpp:46]   --->   Operation 2108 'partselect' 'out_21' <Predicate = (op_read == 9)> <Delay = 0.00>
ST_59 : Operation 2109 [1/1] (0.79ns)   --->   "%br_ln47 = br void %._crit_edge" [../src/ban_interface.cpp:47]   --->   Operation 2109 'br' 'br_ln47' <Predicate = (op_read == 9)> <Delay = 0.79>

State 60 <SV = 1> <Delay = 7.20>
ST_60 : Operation 2110 [1/2] (5.24ns)   --->   "%call_ret7 = call i128 @operator/=, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:42]   --->   Operation 2110 'call' 'call_ret7' <Predicate = (op_read == 8)> <Delay = 5.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2111 [1/1] (0.00ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %call_ret7" [../src/ban_interface.cpp:42]   --->   Operation 2111 'write' 'write_ln42' <Predicate = (op_read == 8)> <Delay = 0.00>
ST_60 : Operation 2112 [1/1] (0.79ns)   --->   "%br_ln43 = br void %._crit_edge" [../src/ban_interface.cpp:43]   --->   Operation 2112 'br' 'br_ln43' <Predicate = (op_read == 8)> <Delay = 0.79>
ST_60 : Operation 2113 [1/2] (4.54ns)   --->   "%call_ret6 = call i128 @operator*, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_s3.h:75]   --->   Operation 2113 'call' 'call_ret6' <Predicate = (op_read == 7)> <Delay = 4.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2114 [1/1] (0.00ns)   --->   "%ref_tmp_01_i1 = extractvalue i128 %call_ret6" [../src/ban_s3.h:75]   --->   Operation 2114 'extractvalue' 'ref_tmp_01_i1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2115 [1/1] (0.00ns)   --->   "%ref_tmp_1_i1 = extractvalue i128 %call_ret6" [../src/ban_s3.h:75]   --->   Operation 2115 'extractvalue' 'ref_tmp_1_i1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2116 [1/1] (0.00ns)   --->   "%ref_tmp_1_i244_1 = extractvalue i128 %call_ret6" [../src/ban_s3.h:75]   --->   Operation 2116 'extractvalue' 'ref_tmp_1_i244_1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2117 [1/1] (0.00ns)   --->   "%ref_tmp_1_i244_2 = extractvalue i128 %call_ret6" [../src/ban_s3.h:75]   --->   Operation 2117 'extractvalue' 'ref_tmp_1_i244_2' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2118 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %ref_tmp_1_i1" [../src/ban_s3.h:75]   --->   Operation 2118 'bitcast' 'bitcast_ln75' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2119 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %ref_tmp_1_i244_1" [../src/ban_s3.h:75]   --->   Operation 2119 'bitcast' 'bitcast_ln75_1' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2120 [1/1] (0.00ns)   --->   "%bitcast_ln75_2 = bitcast i32 %ref_tmp_1_i244_2" [../src/ban_s3.h:75]   --->   Operation 2120 'bitcast' 'bitcast_ln75_2' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2121 [1/1] (0.00ns)   --->   "%or_ln75_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln75_2, i32 %bitcast_ln75_1, i32 %bitcast_ln75, i32 %ref_tmp_01_i1" [../src/ban_s3.h:75]   --->   Operation 2121 'bitconcatenate' 'or_ln75_2' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2122 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln75_2" [../src/ban_s3.h:75]   --->   Operation 2122 'write' 'write_ln75' <Predicate = (op_read == 7)> <Delay = 0.00>
ST_60 : Operation 2123 [1/1] (0.79ns)   --->   "%br_ln39 = br void %._crit_edge" [../src/ban_interface.cpp:39]   --->   Operation 2123 'br' 'br_ln39' <Predicate = (op_read == 7)> <Delay = 0.79>
ST_60 : Operation 2124 [1/2] (7.20ns)   --->   "%call_ret5 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p_1, i32 %b_num_0_1, i32 %b_num_1_1, i32 %b_num_2_1" [../src/ban_s3.h:73]   --->   Operation 2124 'call' 'call_ret5' <Predicate = (op_read == 6)> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2125 [1/1] (0.00ns)   --->   "%ref_tmp_01_i_i = extractvalue i128 %call_ret5" [../src/ban_s3.h:73]   --->   Operation 2125 'extractvalue' 'ref_tmp_01_i_i' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2126 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i = extractvalue i128 %call_ret5" [../src/ban_s3.h:73]   --->   Operation 2126 'extractvalue' 'ref_tmp_1_i_i' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2127 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_1 = extractvalue i128 %call_ret5" [../src/ban_s3.h:73]   --->   Operation 2127 'extractvalue' 'ref_tmp_1_i_i_1' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2128 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_2 = extractvalue i128 %call_ret5" [../src/ban_s3.h:73]   --->   Operation 2128 'extractvalue' 'ref_tmp_1_i_i_2' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2129 [1/1] (0.00ns)   --->   "%bitcast_ln73_3 = bitcast i32 %ref_tmp_1_i_i" [../src/ban_s3.h:73]   --->   Operation 2129 'bitcast' 'bitcast_ln73_3' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2130 [1/1] (0.00ns)   --->   "%bitcast_ln73_4 = bitcast i32 %ref_tmp_1_i_i_1" [../src/ban_s3.h:73]   --->   Operation 2130 'bitcast' 'bitcast_ln73_4' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2131 [1/1] (0.00ns)   --->   "%bitcast_ln73_5 = bitcast i32 %ref_tmp_1_i_i_2" [../src/ban_s3.h:73]   --->   Operation 2131 'bitcast' 'bitcast_ln73_5' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2132 [1/1] (0.00ns)   --->   "%or_ln73_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln73_5, i32 %bitcast_ln73_4, i32 %bitcast_ln73_3, i32 %ref_tmp_01_i_i" [../src/ban_s3.h:73]   --->   Operation 2132 'bitconcatenate' 'or_ln73_5' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2133 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln73_5" [../src/ban_s3.h:73]   --->   Operation 2133 'write' 'write_ln73' <Predicate = (op_read == 6)> <Delay = 0.00>
ST_60 : Operation 2134 [1/1] (0.79ns)   --->   "%br_ln35 = br void %._crit_edge" [../src/ban_interface.cpp:35]   --->   Operation 2134 'br' 'br_ln35' <Predicate = (op_read == 6)> <Delay = 0.79>
ST_60 : Operation 2135 [1/2] (0.62ns)   --->   "%call_ret4 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_s3.h:73]   --->   Operation 2135 'call' 'call_ret4' <Predicate = (op_read == 5)> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 2136 [1/1] (0.00ns)   --->   "%ref_tmp_01_i = extractvalue i128 %call_ret4" [../src/ban_s3.h:73]   --->   Operation 2136 'extractvalue' 'ref_tmp_01_i' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2137 [1/1] (0.00ns)   --->   "%ref_tmp_1_i = extractvalue i128 %call_ret4" [../src/ban_s3.h:73]   --->   Operation 2137 'extractvalue' 'ref_tmp_1_i' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2138 [1/1] (0.00ns)   --->   "%ref_tmp_1_i218_1 = extractvalue i128 %call_ret4" [../src/ban_s3.h:73]   --->   Operation 2138 'extractvalue' 'ref_tmp_1_i218_1' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2139 [1/1] (0.00ns)   --->   "%ref_tmp_1_i218_2 = extractvalue i128 %call_ret4" [../src/ban_s3.h:73]   --->   Operation 2139 'extractvalue' 'ref_tmp_1_i218_2' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2140 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %ref_tmp_1_i" [../src/ban_s3.h:73]   --->   Operation 2140 'bitcast' 'bitcast_ln73' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2141 [1/1] (0.00ns)   --->   "%bitcast_ln73_1 = bitcast i32 %ref_tmp_1_i218_1" [../src/ban_s3.h:73]   --->   Operation 2141 'bitcast' 'bitcast_ln73_1' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2142 [1/1] (0.00ns)   --->   "%bitcast_ln73_2 = bitcast i32 %ref_tmp_1_i218_2" [../src/ban_s3.h:73]   --->   Operation 2142 'bitcast' 'bitcast_ln73_2' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2143 [1/1] (0.00ns)   --->   "%or_ln73_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln73_2, i32 %bitcast_ln73_1, i32 %bitcast_ln73, i32 %ref_tmp_01_i" [../src/ban_s3.h:73]   --->   Operation 2143 'bitconcatenate' 'or_ln73_2' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2144 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %b_op1, i128 %or_ln73_2" [../src/ban_s3.h:73]   --->   Operation 2144 'write' 'write_ln73' <Predicate = (op_read == 5)> <Delay = 0.00>
ST_60 : Operation 2145 [1/1] (0.79ns)   --->   "%br_ln31 = br void %._crit_edge" [../src/ban_interface.cpp:31]   --->   Operation 2145 'br' 'br_ln31' <Predicate = (op_read == 5)> <Delay = 0.79>
ST_60 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %b_op1_read" [../src/ban_s3.cpp:27]   --->   Operation 2146 'trunc' 'trunc_ln27' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_60 : Operation 2147 [1/1] (0.99ns)   --->   "%icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 2147 'icmp' 'icmp_ln27' <Predicate = (op_read == 4)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2148 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 55, i32 62" [../src/ban_s3.cpp:27]   --->   Operation 2148 'partselect' 'tmp_44' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_60 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln27_35 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 32, i32 54" [../src/ban_s3.cpp:27]   --->   Operation 2149 'partselect' 'trunc_ln27_35' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_60 : Operation 2150 [1/1] (0.84ns)   --->   "%icmp_ln27_22 = icmp_ne  i8 %tmp_44, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 2150 'icmp' 'icmp_ln27_22' <Predicate = (op_read == 4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2151 [1/1] (1.05ns)   --->   "%icmp_ln27_23 = icmp_eq  i23 %trunc_ln27_35, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 2151 'icmp' 'icmp_ln27_23' <Predicate = (op_read == 4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_15)   --->   "%or_ln27 = or i1 %icmp_ln27_23, i1 %icmp_ln27_22" [../src/ban_s3.cpp:27]   --->   Operation 2152 'or' 'or_ln27' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2153 [1/2] (2.78ns)   --->   "%tmp_45 = fcmp_oeq  i32 %c_num_0, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 2153 'fcmp' 'tmp_45' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_15)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_45" [../src/ban_s3.cpp:27]   --->   Operation 2154 'and' 'and_ln27' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2155 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 87, i32 94" [../src/ban_s3.cpp:27]   --->   Operation 2155 'partselect' 'tmp_46' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_60 : Operation 2156 [1/1] (0.00ns)   --->   "%trunc_ln27_36 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 64, i32 86" [../src/ban_s3.cpp:27]   --->   Operation 2156 'partselect' 'trunc_ln27_36' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_60 : Operation 2157 [1/1] (0.84ns)   --->   "%icmp_ln27_24 = icmp_ne  i8 %tmp_46, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 2157 'icmp' 'icmp_ln27_24' <Predicate = (op_read == 4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2158 [1/1] (1.05ns)   --->   "%icmp_ln27_25 = icmp_eq  i23 %trunc_ln27_36, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 2158 'icmp' 'icmp_ln27_25' <Predicate = (op_read == 4)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_15)   --->   "%or_ln27_11 = or i1 %icmp_ln27_25, i1 %icmp_ln27_24" [../src/ban_s3.cpp:27]   --->   Operation 2159 'or' 'or_ln27_11' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2160 [1/2] (2.78ns)   --->   "%tmp_47 = fcmp_oeq  i32 %c_num_1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 2160 'fcmp' 'tmp_47' <Predicate = (op_read == 4)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_15)   --->   "%and_ln27_14 = and i1 %or_ln27_11, i1 %tmp_47" [../src/ban_s3.cpp:27]   --->   Operation 2161 'and' 'and_ln27_14' <Predicate = (op_read == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2162 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_15 = and i1 %and_ln27, i1 %and_ln27_14" [../src/ban_s3.cpp:27]   --->   Operation 2162 'and' 'and_ln27_15' <Predicate = (op_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2163 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_46 = and i1 %and_ln27_15, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 2163 'and' 'and_ln27_46' <Predicate = (op_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2164 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %and_ln27_46, void %.critedge711, void %_ZNK3BaneqEf.exit.i" [../src/ban_s3.cpp:27]   --->   Operation 2164 'br' 'br_ln27' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_60 : Operation 2165 [1/1] (0.00ns)   --->   "%trunc_ln27_18 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:27]   --->   Operation 2165 'partselect' 'trunc_ln27_18' <Predicate = (op_read == 4 & and_ln27_46)> <Delay = 0.00>
ST_60 : Operation 2166 [1/1] (0.00ns)   --->   "%bitcast_ln27_9 = bitcast i32 %trunc_ln27_18" [../src/ban_s3.cpp:27]   --->   Operation 2166 'bitcast' 'bitcast_ln27_9' <Predicate = (op_read == 4 & and_ln27_46)> <Delay = 0.00>
ST_60 : Operation 2167 [2/2] (2.78ns)   --->   "%tmp_274 = fcmp_oeq  i32 %bitcast_ln27_9, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 2167 'fcmp' 'tmp_274' <Predicate = (op_read == 4 & and_ln27_46)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 2> <Delay = 3.59>
ST_61 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %b_op1_read, i32 119, i32 126" [../src/ban_s3.cpp:27]   --->   Operation 2168 'partselect' 'tmp_273' <Predicate = (and_ln27_46)> <Delay = 0.00>
ST_61 : Operation 2169 [1/1] (0.00ns)   --->   "%trunc_ln27_57 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %b_op1_read, i32 96, i32 118" [../src/ban_s3.cpp:27]   --->   Operation 2169 'partselect' 'trunc_ln27_57' <Predicate = (and_ln27_46)> <Delay = 0.00>
ST_61 : Operation 2170 [1/1] (0.84ns)   --->   "%icmp_ln27_74 = icmp_ne  i8 %tmp_273, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 2170 'icmp' 'icmp_ln27_74' <Predicate = (and_ln27_46)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2171 [1/1] (1.05ns)   --->   "%icmp_ln27_75 = icmp_eq  i23 %trunc_ln27_57, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 2171 'icmp' 'icmp_ln27_75' <Predicate = (and_ln27_46)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_62)   --->   "%or_ln27_42 = or i1 %icmp_ln27_75, i1 %icmp_ln27_74" [../src/ban_s3.cpp:27]   --->   Operation 2172 'or' 'or_ln27_42' <Predicate = (and_ln27_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2173 [1/2] (2.78ns)   --->   "%tmp_274 = fcmp_oeq  i32 %bitcast_ln27_9, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 2173 'fcmp' 'tmp_274' <Predicate = (and_ln27_46)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2174 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_62 = and i1 %or_ln27_42, i1 %tmp_274" [../src/ban_s3.cpp:27]   --->   Operation 2174 'and' 'and_ln27_62' <Predicate = (and_ln27_46)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2175 [1/1] (0.52ns)   --->   "%br_ln167 = br i1 %and_ln27_62, void %.critedge711, void %_ZNK3BandvERKS_.exit" [../src/ban_s3.cpp:167]   --->   Operation 2175 'br' 'br_ln167' <Predicate = (and_ln27_46)> <Delay = 0.52>
ST_61 : Operation 2176 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2176 'partselect' 'trunc_ln18' <Predicate = (!and_ln27_62) | (!and_ln27_46)> <Delay = 0.00>
ST_61 : Operation 2177 [1/1] (0.35ns)   --->   "%xor_ln144 = xor i32 %trunc_ln18, i32 2147483648" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2177 'xor' 'xor_ln144' <Predicate = (!and_ln27_62) | (!and_ln27_46)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 3> <Delay = 7.05>
ST_62 : Operation 2178 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:174]   --->   Operation 2178 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2179 [1/1] (0.00ns)   --->   "%normalizer = bitcast i32 %trunc_ln16" [../src/ban_s3.cpp:140->../src/ban_s3.cpp:174]   --->   Operation 2179 'bitcast' 'normalizer' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2180 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %xor_ln144" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2180 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2181 [9/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2181 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 4> <Delay = 7.05>
ST_63 : Operation 2182 [8/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2182 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 5> <Delay = 7.05>
ST_64 : Operation 2183 [7/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2183 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 6> <Delay = 7.05>
ST_65 : Operation 2184 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2184 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2185 [1/1] (0.35ns)   --->   "%xor_ln143 = xor i32 %trunc_ln17, i32 2147483648" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2185 'xor' 'xor_ln143' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2186 [6/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2186 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 7> <Delay = 7.05>
ST_66 : Operation 2187 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %xor_ln143" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2187 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2188 [9/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2188 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2189 [5/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2189 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 8> <Delay = 7.05>
ST_67 : Operation 2190 [8/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2190 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2191 [4/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2191 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 9> <Delay = 7.05>
ST_68 : Operation 2192 [7/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2192 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2193 [3/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2193 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 10> <Delay = 7.05>
ST_69 : Operation 2194 [6/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2194 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2195 [2/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2195 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 11> <Delay = 7.05>
ST_70 : Operation 2196 [5/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2196 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2197 [1/9] (7.05ns)   --->   "%div6_i = fdiv i32 %bitcast_ln144, i32 %normalizer" [../src/ban_s3.cpp:144->../src/ban_s3.cpp:174]   --->   Operation 2197 'fdiv' 'div6_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 12> <Delay = 7.05>
ST_71 : Operation 2198 [1/1] (0.00ns)   --->   "%trunc_ln170_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:170]   --->   Operation 2198 'partselect' 'trunc_ln170_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 2199 [1/1] (0.00ns)   --->   "%c_num_2 = bitcast i32 %trunc_ln170_1" [../src/ban_s3.cpp:170]   --->   Operation 2199 'bitcast' 'c_num_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 2200 [4/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2200 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2201 [3/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 2201 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2202 [3/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2202 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 13> <Delay = 7.05>
ST_72 : Operation 2203 [3/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2203 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2204 [2/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 2204 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2205 [2/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2205 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 14> <Delay = 7.05>
ST_73 : Operation 2206 [2/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2206 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2207 [1/3] (7.01ns)   --->   "%mul12_i_i = fmul i32 %div6_i, i32 %c_num_0" [../src/ban_s3.cpp:116]   --->   Operation 2207 'fmul' 'mul12_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2208 [1/3] (7.01ns)   --->   "%mul15_i_i = fmul i32 %c_num_2, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2208 'fmul' 'mul15_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 15> <Delay = 7.05>
ST_74 : Operation 2209 [1/9] (7.05ns)   --->   "%div_i = fdiv i32 %bitcast_ln143, i32 %normalizer" [../src/ban_s3.cpp:143->../src/ban_s3.cpp:174]   --->   Operation 2209 'fdiv' 'div_i' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2210 [4/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2210 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 16> <Delay = 7.01>
ST_75 : Operation 2211 [3/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2211 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2212 [3/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 2212 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 17> <Delay = 7.01>
ST_76 : Operation 2213 [2/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2213 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2214 [2/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 2214 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 18> <Delay = 7.01>
ST_77 : Operation 2215 [1/4] (6.43ns)   --->   "%add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2215 'fadd' 'add16_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2216 [1/3] (7.01ns)   --->   "%mul19_i_i = fmul i32 %div_i, i32 %c_num_1" [../src/ban_s3.cpp:116]   --->   Operation 2216 'fmul' 'mul19_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 19> <Delay = 6.43>
ST_78 : Operation 2217 [4/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2217 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 20> <Delay = 7.01>
ST_79 : Operation 2218 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2218 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2219 [3/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 2219 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2220 [3/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2220 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2221 [3/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2221 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 21> <Delay = 7.01>
ST_80 : Operation 2222 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2222 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2223 [2/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 2223 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2224 [2/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2224 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2225 [2/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2225 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 22> <Delay = 7.01>
ST_81 : Operation 2226 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %c_num_0, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2226 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2227 [1/3] (7.01ns)   --->   "%mul5_i_i = fmul i32 %div_i, i32 %c_num_0" [../src/ban_s3.cpp:115]   --->   Operation 2227 'fmul' 'mul5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2228 [1/3] (7.01ns)   --->   "%mul8_i_i = fmul i32 %c_num_1, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2228 'fmul' 'mul8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2229 [1/4] (6.43ns)   --->   "%add20_i_i = fadd i32 %add16_i_i, i32 %mul19_i_i" [../src/ban_s3.cpp:116]   --->   Operation 2229 'fadd' 'add20_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 23> <Delay = 7.01>
ST_82 : Operation 2230 [4/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 2230 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2231 [4/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 2231 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2232 [3/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2232 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2233 [3/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 2233 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 24> <Delay = 7.01>
ST_83 : Operation 2234 [3/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 2234 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2235 [3/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 2235 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2236 [2/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2236 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2237 [2/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 2237 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 25> <Delay = 7.01>
ST_84 : Operation 2238 [2/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 2238 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2239 [2/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 2239 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2240 [1/3] (7.01ns)   --->   "%mul12_i9_i = fmul i32 %add20_i_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2240 'fmul' 'mul12_i9_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2241 [1/3] (7.01ns)   --->   "%mul15_i1_i = fmul i32 %mul_i_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 2241 'fmul' 'mul15_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 26> <Delay = 6.43>
ST_85 : Operation 2242 [1/4] (6.43ns)   --->   "%add_i_i = fadd i32 %mul5_i_i, i32 %mul8_i_i" [../src/ban_s3.cpp:115]   --->   Operation 2242 'fadd' 'add_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2243 [1/4] (6.43ns)   --->   "%add7_i = fadd i32 %add20_i_i, i32 %c_num_2" [../src/ban_s3.cpp:149->../src/ban_s3.cpp:174]   --->   Operation 2243 'fadd' 'add7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2244 [4/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2244 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 27> <Delay = 7.01>
ST_86 : Operation 2245 [4/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 2245 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2246 [3/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2246 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2247 [3/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 2247 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2248 [3/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2248 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2249 [3/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 2249 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 28> <Delay = 7.01>
ST_87 : Operation 2250 [3/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 2250 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2251 [2/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2251 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2252 [2/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 2252 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2253 [2/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2253 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2254 [2/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 2254 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 29> <Delay = 7.01>
ST_88 : Operation 2255 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 2255 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2256 [2/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 2256 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2257 [1/3] (7.01ns)   --->   "%mul5_i3_i = fmul i32 %add_i_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2257 'fmul' 'mul5_i3_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2258 [1/3] (7.01ns)   --->   "%mul8_i5_i = fmul i32 %mul_i_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 2258 'fmul' 'mul8_i5_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2259 [1/4] (6.43ns)   --->   "%add16_i1_i = fadd i32 %mul12_i9_i, i32 %mul15_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2259 'fadd' 'add16_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2260 [1/3] (7.01ns)   --->   "%mul19_i1_i = fmul i32 %add_i_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 2260 'fmul' 'mul19_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 30> <Delay = 7.01>
ST_89 : Operation 2261 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 2261 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2262 [1/4] (6.43ns)   --->   "%add6_i = fadd i32 %add_i_i, i32 %c_num_1" [../src/ban_s3.cpp:148->../src/ban_s3.cpp:174]   --->   Operation 2262 'fadd' 'add6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2263 [3/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2263 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2264 [4/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 2264 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2265 [4/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2265 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 31> <Delay = 7.01>
ST_90 : Operation 2266 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 2266 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2267 [2/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2267 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2268 [3/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 2268 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2269 [3/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2269 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 32> <Delay = 7.01>
ST_91 : Operation 2270 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %mul_i_i, i32 %c_num_0" [../src/ban_s3.cpp:147->../src/ban_s3.cpp:174]   --->   Operation 2270 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2271 [1/3] (7.01ns)   --->   "%mul_i1_i = fmul i32 %mul_i_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2271 'fmul' 'mul_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2272 [2/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 2272 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 2273 [2/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2273 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 33> <Delay = 6.43>
ST_92 : Operation 2274 [1/4] (6.43ns)   --->   "%add_i6_i = fadd i32 %mul5_i3_i, i32 %mul8_i5_i" [../src/ban_s3.cpp:115]   --->   Operation 2274 'fadd' 'add_i6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2275 [1/4] (6.43ns)   --->   "%add20_i1_i = fadd i32 %add16_i1_i, i32 %mul19_i1_i" [../src/ban_s3.cpp:116]   --->   Operation 2275 'fadd' 'add20_i1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 2276 [4/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 2276 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 34> <Delay = 7.01>
ST_93 : Operation 2277 [3/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 2277 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2278 [4/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 2278 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2279 [4/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 2279 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2280 [3/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2280 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2281 [3/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2281 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2282 [3/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 2282 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2283 [3/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2283 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2284 [3/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 2284 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2285 [3/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 2285 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 35> <Delay = 7.01>
ST_94 : Operation 2286 [2/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 2286 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2287 [3/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 2287 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2288 [3/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 2288 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2289 [2/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2289 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2290 [2/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2290 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2291 [2/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 2291 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2292 [2/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2292 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2293 [2/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 2293 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 2294 [2/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 2294 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 36> <Delay = 7.01>
ST_95 : Operation 2295 [1/4] (6.43ns)   --->   "%add8_i = fadd i32 %add_i, i32 %mul_i1_i" [../src/ban_s3.cpp:152->../src/ban_s3.cpp:174]   --->   Operation 2295 'fadd' 'add8_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2296 [2/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 2296 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2297 [2/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 2297 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2298 [1/3] (7.01ns)   --->   "%mul_i2_i = fmul i32 %mul_i1_i, i32 0" [../src/ban_s3.cpp:114]   --->   Operation 2298 'fmul' 'mul_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2299 [1/3] (7.01ns)   --->   "%mul5_i1_i = fmul i32 %add_i6_i, i32 0" [../src/ban_s3.cpp:115]   --->   Operation 2299 'fmul' 'mul5_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2300 [1/3] (7.01ns)   --->   "%mul8_i1_i = fmul i32 %mul_i1_i, i32 %div_i" [../src/ban_s3.cpp:115]   --->   Operation 2300 'fmul' 'mul8_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2301 [1/3] (7.01ns)   --->   "%mul12_i1_i = fmul i32 %add20_i1_i, i32 0" [../src/ban_s3.cpp:116]   --->   Operation 2301 'fmul' 'mul12_i1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2302 [1/3] (7.01ns)   --->   "%mul15_i2_i = fmul i32 %mul_i1_i, i32 %div6_i" [../src/ban_s3.cpp:116]   --->   Operation 2302 'fmul' 'mul15_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 2303 [1/3] (7.01ns)   --->   "%mul19_i2_i = fmul i32 %add_i6_i, i32 %div_i" [../src/ban_s3.cpp:116]   --->   Operation 2303 'fmul' 'mul19_i2_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 37> <Delay = 6.43>
ST_96 : Operation 2304 [1/4] (6.43ns)   --->   "%add9_i = fadd i32 %add6_i, i32 %add_i6_i" [../src/ban_s3.cpp:153->../src/ban_s3.cpp:174]   --->   Operation 2304 'fadd' 'add9_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2305 [1/4] (6.43ns)   --->   "%add1_i = fadd i32 %add7_i, i32 %add20_i1_i" [../src/ban_s3.cpp:154->../src/ban_s3.cpp:174]   --->   Operation 2305 'fadd' 'add1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2306 [4/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 2306 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2307 [4/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2307 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 2308 [4/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 2308 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 38> <Delay = 6.43>
ST_97 : Operation 2309 [3/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 2309 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2310 [3/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2310 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 2311 [3/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 2311 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 39> <Delay = 6.43>
ST_98 : Operation 2312 [2/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 2312 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2313 [2/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2313 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 2314 [2/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 2314 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 40> <Delay = 6.43>
ST_99 : Operation 2315 [1/4] (6.43ns)   --->   "%add_i2_i = fadd i32 %mul5_i1_i, i32 %mul8_i1_i" [../src/ban_s3.cpp:115]   --->   Operation 2315 'fadd' 'add_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2316 [1/4] (6.43ns)   --->   "%add16_i2_i = fadd i32 %mul12_i1_i, i32 %mul15_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2316 'fadd' 'add16_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 2317 [1/4] (6.43ns)   --->   "%add2_i = fadd i32 %add8_i, i32 %mul_i2_i" [../src/ban_s3.cpp:157->../src/ban_s3.cpp:174]   --->   Operation 2317 'fadd' 'add2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 41> <Delay = 6.43>
ST_100 : Operation 2318 [4/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2318 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 2319 [4/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 2319 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 42> <Delay = 6.43>
ST_101 : Operation 2320 [3/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2320 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 2321 [3/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 2321 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 43> <Delay = 6.43>
ST_102 : Operation 2322 [2/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2322 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2323 [2/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 2323 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 44> <Delay = 6.43>
ST_103 : Operation 2324 [1/4] (6.43ns)   --->   "%add20_i2_i = fadd i32 %add16_i2_i, i32 %mul19_i2_i" [../src/ban_s3.cpp:116]   --->   Operation 2324 'fadd' 'add20_i2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 2325 [1/4] (6.43ns)   --->   "%add3_i = fadd i32 %add9_i, i32 %add_i2_i" [../src/ban_s3.cpp:158->../src/ban_s3.cpp:174]   --->   Operation 2325 'fadd' 'add3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 45> <Delay = 6.43>
ST_104 : Operation 2326 [4/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 2326 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 46> <Delay = 6.43>
ST_105 : Operation 2327 [3/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 2327 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 47> <Delay = 6.43>
ST_106 : Operation 2328 [2/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 2328 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 48> <Delay = 7.05>
ST_107 : Operation 2329 [1/4] (6.43ns)   --->   "%add4_i = fadd i32 %add1_i, i32 %add20_i2_i" [../src/ban_s3.cpp:159->../src/ban_s3.cpp:174]   --->   Operation 2329 'fadd' 'add4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2330 [9/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2330 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 49> <Delay = 7.05>
ST_108 : Operation 2331 [8/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2331 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2332 [9/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2332 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2333 [9/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2333 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 50> <Delay = 7.05>
ST_109 : Operation 2334 [7/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2334 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2335 [8/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2335 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2336 [8/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2336 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 51> <Delay = 7.05>
ST_110 : Operation 2337 [6/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2337 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2338 [7/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2338 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2339 [7/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2339 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 52> <Delay = 7.05>
ST_111 : Operation 2340 [5/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2340 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2341 [6/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2341 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2342 [6/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2342 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 53> <Delay = 7.05>
ST_112 : Operation 2343 [4/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2343 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2344 [5/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2344 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2345 [5/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2345 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 54> <Delay = 7.05>
ST_113 : Operation 2346 [3/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2346 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2347 [4/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2347 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2348 [4/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2348 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 55> <Delay = 7.05>
ST_114 : Operation 2349 [2/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2349 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2350 [3/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2350 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2351 [3/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2351 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 56> <Delay = 7.05>
ST_115 : Operation 2352 [1/9] (7.05ns)   --->   "%c_num_0_3 = fdiv i32 %add2_i, i32 %normalizer" [../src/ban_s3.cpp:161->../src/ban_s3.cpp:174]   --->   Operation 2352 'fdiv' 'c_num_0_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2353 [2/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2353 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2354 [2/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2354 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 57> <Delay = 7.05>
ST_116 : Operation 2355 [1/9] (7.05ns)   --->   "%c_num_1_6 = fdiv i32 %add3_i, i32 %normalizer" [../src/ban_s3.cpp:162->../src/ban_s3.cpp:174]   --->   Operation 2355 'fdiv' 'c_num_1_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2356 [1/9] (7.05ns)   --->   "%c_num_0_13 = fdiv i32 %add4_i, i32 %normalizer" [../src/ban_s3.cpp:163->../src/ban_s3.cpp:174]   --->   Operation 2356 'fdiv' 'c_num_0_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2357 [2/2] (2.78ns)   --->   "%tmp_276 = fcmp_oeq  i32 %c_num_0_3, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 2357 'fcmp' 'tmp_276' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 58> <Delay = 3.59>
ST_117 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i128 %b_op2_read" [../src/ban_s3.cpp:172]   --->   Operation 2358 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2359 [1/1] (1.01ns)   --->   "%c_p = sub i32 %trunc_ln27, i32 %trunc_ln172" [../src/ban_s3.cpp:172]   --->   Operation 2359 'sub' 'c_p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2360 [1/1] (0.00ns)   --->   "%bitcast_ln32_6 = bitcast i32 %c_num_0_3" [../src/ban_s3.cpp:32]   --->   Operation 2360 'bitcast' 'bitcast_ln32_6' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32_6, i32 23, i32 30" [../src/ban_s3.cpp:32]   --->   Operation 2361 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2362 [1/1] (0.00ns)   --->   "%trunc_ln32_6 = trunc i32 %bitcast_ln32_6" [../src/ban_s3.cpp:32]   --->   Operation 2362 'trunc' 'trunc_ln32_6' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 2363 [1/1] (0.84ns)   --->   "%icmp_ln32_13 = icmp_ne  i8 %tmp_275, i8 255" [../src/ban_s3.cpp:32]   --->   Operation 2363 'icmp' 'icmp_ln32_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2364 [1/1] (1.05ns)   --->   "%icmp_ln32_14 = icmp_eq  i23 %trunc_ln32_6, i23 0" [../src/ban_s3.cpp:32]   --->   Operation 2364 'icmp' 'icmp_ln32_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node and_ln32_8)   --->   "%or_ln32_8 = or i1 %icmp_ln32_14, i1 %icmp_ln32_13" [../src/ban_s3.cpp:32]   --->   Operation 2365 'or' 'or_ln32_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2366 [1/2] (2.78ns)   --->   "%tmp_276 = fcmp_oeq  i32 %c_num_0_3, i32 0" [../src/ban_s3.cpp:32]   --->   Operation 2366 'fcmp' 'tmp_276' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2367 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32_8 = and i1 %or_ln32_8, i1 %tmp_276" [../src/ban_s3.cpp:32]   --->   Operation 2367 'and' 'and_ln32_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2368 [1/1] (0.52ns)   --->   "%br_ln32 = br i1 %and_ln32_8, void %_ZNK3BandvERKS_.exit, void" [../src/ban_s3.cpp:32]   --->   Operation 2368 'br' 'br_ln32' <Predicate = true> <Delay = 0.52>
ST_117 : Operation 2369 [2/2] (2.78ns)   --->   "%tmp_278 = fcmp_oeq  i32 %c_num_1_6, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 2369 'fcmp' 'tmp_278' <Predicate = (and_ln32_8)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 59> <Delay = 3.06>
ST_118 : Operation 2370 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i32 %c_num_1_6" [../src/ban_s3.cpp:35]   --->   Operation 2370 'bitcast' 'bitcast_ln35_6' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35_6, i32 23, i32 30" [../src/ban_s3.cpp:35]   --->   Operation 2371 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2372 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i32 %bitcast_ln35_6" [../src/ban_s3.cpp:35]   --->   Operation 2372 'trunc' 'trunc_ln35_6' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2373 [1/1] (0.84ns)   --->   "%icmp_ln35_13 = icmp_ne  i8 %tmp_277, i8 255" [../src/ban_s3.cpp:35]   --->   Operation 2373 'icmp' 'icmp_ln35_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2374 [1/1] (1.05ns)   --->   "%icmp_ln35_14 = icmp_eq  i23 %trunc_ln35_6, i23 0" [../src/ban_s3.cpp:35]   --->   Operation 2374 'icmp' 'icmp_ln35_14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node and_ln35_17)   --->   "%or_ln35_6 = or i1 %icmp_ln35_14, i1 %icmp_ln35_13" [../src/ban_s3.cpp:35]   --->   Operation 2375 'or' 'or_ln35_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2376 [1/2] (2.78ns)   --->   "%tmp_278 = fcmp_oeq  i32 %c_num_1_6, i32 0" [../src/ban_s3.cpp:35]   --->   Operation 2376 'fcmp' 'tmp_278' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2377 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35_17 = and i1 %or_ln35_6, i1 %tmp_278" [../src/ban_s3.cpp:35]   --->   Operation 2377 'and' 'and_ln35_17' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2378 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %and_ln35_17, void, void" [../src/ban_s3.cpp:35]   --->   Operation 2378 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 2379 [1/1] (1.01ns)   --->   "%c_p_10 = add i32 %c_p, i32 4294967295" [../src/ban_s3.cpp:39]   --->   Operation 2379 'add' 'c_p_10' <Predicate = (!and_ln35_17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2380 [1/1] (0.52ns)   --->   "%br_ln40 = br void %_ZNK3BandvERKS_.exit" [../src/ban_s3.cpp:40]   --->   Operation 2380 'br' 'br_ln40' <Predicate = (!and_ln35_17)> <Delay = 0.52>
ST_118 : Operation 2381 [2/2] (2.78ns)   --->   "%tmp_280 = fcmp_oeq  i32 %c_num_0_13, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 2381 'fcmp' 'tmp_280' <Predicate = (and_ln35_17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 60> <Delay = 4.83>
ST_119 : Operation 2382 [1/1] (0.00ns)   --->   "%bitcast_ln43_6 = bitcast i32 %c_num_0_13" [../src/ban_s3.cpp:43]   --->   Operation 2382 'bitcast' 'bitcast_ln43_6' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.00>
ST_119 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_279 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43_6, i32 23, i32 30" [../src/ban_s3.cpp:43]   --->   Operation 2383 'partselect' 'tmp_279' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.00>
ST_119 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln43_6 = trunc i32 %bitcast_ln43_6" [../src/ban_s3.cpp:43]   --->   Operation 2384 'trunc' 'trunc_ln43_6' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.00>
ST_119 : Operation 2385 [1/1] (0.84ns)   --->   "%icmp_ln43_13 = icmp_ne  i8 %tmp_279, i8 255" [../src/ban_s3.cpp:43]   --->   Operation 2385 'icmp' 'icmp_ln43_13' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2386 [1/1] (1.05ns)   --->   "%icmp_ln43_14 = icmp_eq  i23 %trunc_ln43_6, i23 0" [../src/ban_s3.cpp:43]   --->   Operation 2386 'icmp' 'icmp_ln43_14' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_13)   --->   "%or_ln43_12 = or i1 %icmp_ln43_14, i1 %icmp_ln43_13" [../src/ban_s3.cpp:43]   --->   Operation 2387 'or' 'or_ln43_12' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2388 [1/2] (2.78ns)   --->   "%tmp_280 = fcmp_oeq  i32 %c_num_0_13, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 2388 'fcmp' 'tmp_280' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2389 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_13 = and i1 %or_ln43_12, i1 %tmp_280" [../src/ban_s3.cpp:43]   --->   Operation 2389 'and' 'and_ln43_13' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2390 [1/1] (1.01ns)   --->   "%c_p_9 = add i32 %c_p, i32 4294967294" [../src/ban_s3.cpp:46]   --->   Operation 2390 'add' 'c_p_9' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2391 [1/1] (0.44ns)   --->   "%select_ln43_24 = select i1 %and_ln43_13, i32 %c_num_0_13, i32 0" [../src/ban_s3.cpp:43]   --->   Operation 2391 'select' 'select_ln43_24' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 2392 [1/1] (0.44ns)   --->   "%select_ln43_25 = select i1 %and_ln43_13, i32 %c_num_0_3, i32 %c_num_0_13" [../src/ban_s3.cpp:43]   --->   Operation 2392 'select' 'select_ln43_25' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 2393 [1/1] (0.44ns)   --->   "%select_ln43_26 = select i1 %and_ln43_13, i32 0, i32 %c_p_9" [../src/ban_s3.cpp:43]   --->   Operation 2393 'select' 'select_ln43_26' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 2394 [1/1] (0.52ns)   --->   "%br_ln43 = br void %_ZNK3BandvERKS_.exit" [../src/ban_s3.cpp:43]   --->   Operation 2394 'br' 'br_ln43' <Predicate = (op_read == 4 & !and_ln27_62 & and_ln32_8 & and_ln35_17) | (op_read == 4 & !and_ln27_46 & and_ln32_8 & and_ln35_17)> <Delay = 0.52>
ST_119 : Operation 2395 [1/1] (0.00ns)   --->   "%out_82 = phi i32 0, void %_ZNK3BaneqEf.exit.i, i32 %c_num_0_13, void %.critedge711, i32 0, void, i32 %select_ln43_24, void"   --->   Operation 2395 'phi' 'out_82' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_119 : Operation 2396 [1/1] (0.00ns)   --->   "%out_81 = phi i32 0, void %_ZNK3BaneqEf.exit.i, i32 %c_num_1_6, void %.critedge711, i32 %c_num_0_13, void, i32 %c_num_1_6, void"   --->   Operation 2396 'phi' 'out_81' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_119 : Operation 2397 [1/1] (0.00ns)   --->   "%out_80 = phi i32 0, void %_ZNK3BaneqEf.exit.i, i32 %c_num_0_3, void %.critedge711, i32 %c_num_1_6, void, i32 %select_ln43_25, void"   --->   Operation 2397 'phi' 'out_80' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_119 : Operation 2398 [1/1] (0.00ns)   --->   "%ref_tmp7_067_0 = phi i32 0, void %_ZNK3BaneqEf.exit.i, i32 %c_p, void %.critedge711, i32 %c_p_10, void, i32 %select_ln43_26, void"   --->   Operation 2398 'phi' 'ref_tmp7_067_0' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_119 : Operation 2399 [1/1] (0.00ns)   --->   "%out_91 = trunc i32 %ref_tmp7_067_0" [../src/ban_interface.cpp:26]   --->   Operation 2399 'trunc' 'out_91' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_119 : Operation 2400 [1/1] (0.00ns)   --->   "%out_92 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp7_067_0, i32 8, i32 31" [../src/ban_interface.cpp:26]   --->   Operation 2400 'partselect' 'out_92' <Predicate = (op_read == 4)> <Delay = 0.00>
ST_119 : Operation 2401 [1/1] (0.79ns)   --->   "%br_ln27 = br void %._crit_edge" [../src/ban_interface.cpp:27]   --->   Operation 2401 'br' 'br_ln27' <Predicate = (op_read == 4)> <Delay = 0.79>
ST_119 : Operation 2402 [1/1] (0.00ns)   --->   "%empty_12 = phi i8 %zext_ln170, void, i8 %zext_ln166, void %_ifconv738, i8 %zext_ln162, void, i8 %zext_ln158, void %_ifconv697, i8 %zext_ln154, void %_ifconv688, i8 %zext_ln150, void %_ifconv679, i8 %zext_ln146, void %_ifconv638, i8 %zext_ln142, void %_ifconv540, i8 %zext_ln138, void %_ifconv442, i8 %zext_ln134, void %_ifconv401, i8 %zext_ln130, void %_ifconv392, i8 %zext_ln126, void %_ifconv383, i8 %out_73, void, i8 %out_68, void %_ifconv346, i8 %out_63, void, i8 %out_60, void, i8 0, void %_ifconv309, i8 0, void %_ifconv272, i8 0, void, i8 0, void, i8 %out_53, void %_ifconv235, i8 %out_48, void %_ifconv198, i8 %out_45, void, i8 %out_40, void, i8 %zext_ln74, void %_ifconv153, i8 %zext_ln70, void %_ifconv108, i8 %zext_ln66, void %_ifconv63, i8 %zext_ln62, void %_ifconv18, i8 %zext_ln58, void %_ifconv9, i8 %zext_ln54, void %_ifconv1, i8 %out_29, void, i8 %out_20, void %_ifconv, i8 0, void, i8 0, void, i8 0, void, i8 0, void, i8 %out_91, void %_ZNK3BandvERKS_.exit, i8 %out_18, void, i8 %out_13, void, i8 %out_5, void, i8 %out, void, i8 0, void"   --->   Operation 2402 'phi' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2403 [1/1] (0.00ns)   --->   "%out_96 = phi i24 0, void, i24 0, void %_ifconv738, i24 0, void, i24 0, void %_ifconv697, i24 0, void %_ifconv688, i24 0, void %_ifconv679, i24 0, void %_ifconv638, i24 0, void %_ifconv540, i24 0, void %_ifconv442, i24 0, void %_ifconv401, i24 0, void %_ifconv392, i24 0, void %_ifconv383, i24 %out_74, void, i24 %out_69, void %_ifconv346, i24 %out_64, void, i24 %out_61, void, i24 0, void %_ifconv309, i24 0, void %_ifconv272, i24 0, void, i24 0, void, i24 %out_54, void %_ifconv235, i24 %out_49, void %_ifconv198, i24 %out_46, void, i24 %out_41, void, i24 0, void %_ifconv153, i24 0, void %_ifconv108, i24 0, void %_ifconv63, i24 0, void %_ifconv18, i24 0, void %_ifconv9, i24 0, void %_ifconv1, i24 %out_30, void, i24 %out_21, void %_ifconv, i24 0, void, i24 0, void, i24 0, void, i24 0, void, i24 %out_92, void %_ZNK3BandvERKS_.exit, i24 %out_16, void, i24 %out_11, void, i24 %out_6, void, i24 %out_1, void, i24 0, void"   --->   Operation 2403 'phi' 'out_96' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2404 [1/1] (0.00ns)   --->   "%out_95 = phi i32 <undef>, void, i32 <undef>, void %_ifconv738, i32 <undef>, void, i32 <undef>, void %_ifconv697, i32 <undef>, void %_ifconv688, i32 <undef>, void %_ifconv679, i32 <undef>, void %_ifconv638, i32 <undef>, void %_ifconv540, i32 <undef>, void %_ifconv442, i32 <undef>, void %_ifconv401, i32 <undef>, void %_ifconv392, i32 <undef>, void %_ifconv383, i32 %out_25, void, i32 %out_72, void %_ifconv346, i32 %out_67, void, i32 %out_59, void, i32 <undef>, void %_ifconv309, i32 <undef>, void %_ifconv272, i32 <undef>, void, i32 <undef>, void, i32 %out_57, void %_ifconv235, i32 %out_52, void %_ifconv198, i32 %out_44, void, i32 %out_39, void, i32 <undef>, void %_ifconv153, i32 <undef>, void %_ifconv108, i32 <undef>, void %_ifconv63, i32 <undef>, void %_ifconv18, i32 <undef>, void %_ifconv9, i32 <undef>, void %_ifconv1, i32 %out_23, void, i32 %out_28, void %_ifconv, i32 <undef>, void, i32 <undef>, void, i32 <undef>, void, i32 <undef>, void, i32 %out_82, void %_ZNK3BandvERKS_.exit, i32 %out_17, void, i32 %out_12, void, i32 %out_9, void, i32 %out_4, void, i32 <undef>, void"   --->   Operation 2404 'phi' 'out_95' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2405 [1/1] (0.00ns)   --->   "%out_94 = phi i32 <undef>, void, i32 <undef>, void %_ifconv738, i32 <undef>, void, i32 <undef>, void %_ifconv697, i32 <undef>, void %_ifconv688, i32 <undef>, void %_ifconv679, i32 <undef>, void %_ifconv638, i32 <undef>, void %_ifconv540, i32 <undef>, void %_ifconv442, i32 <undef>, void %_ifconv401, i32 <undef>, void %_ifconv392, i32 <undef>, void %_ifconv383, i32 %out_24, void, i32 %res_num_49, void %_ifconv346, i32 %out_66, void, i32 %out_58, void, i32 <undef>, void %_ifconv309, i32 <undef>, void %_ifconv272, i32 <undef>, void, i32 <undef>, void, i32 %res_num_47, void %_ifconv235, i32 %res_num_45, void %_ifconv198, i32 %out_43, void, i32 %out_38, void, i32 <undef>, void %_ifconv153, i32 <undef>, void %_ifconv108, i32 <undef>, void %_ifconv63, i32 <undef>, void %_ifconv18, i32 <undef>, void %_ifconv9, i32 <undef>, void %_ifconv1, i32 %out_22, void, i32 %b_num_6, void %_ifconv, i32 <undef>, void, i32 <undef>, void, i32 <undef>, void, i32 <undef>, void, i32 %out_81, void %_ZNK3BandvERKS_.exit, i32 %out_15, void, i32 %out_10, void, i32 %b_num_5, void, i32 %out_3, void, i32 <undef>, void"   --->   Operation 2405 'phi' 'out_94' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2406 [1/1] (0.00ns)   --->   "%out_93 = phi i32 <undef>, void, i32 <undef>, void %_ifconv738, i32 <undef>, void, i32 <undef>, void %_ifconv697, i32 <undef>, void %_ifconv688, i32 <undef>, void %_ifconv679, i32 <undef>, void %_ifconv638, i32 <undef>, void %_ifconv540, i32 <undef>, void %_ifconv442, i32 <undef>, void %_ifconv401, i32 <undef>, void %_ifconv392, i32 <undef>, void %_ifconv383, i32 %out_75, void, i32 %res_num_50, void %_ifconv346, i32 %out_65, void, i32 %out_62, void, i32 <undef>, void %_ifconv309, i32 <undef>, void %_ifconv272, i32 <undef>, void, i32 <undef>, void, i32 %res_num_48, void %_ifconv235, i32 %res_num_46, void %_ifconv198, i32 %out_47, void, i32 %out_42, void, i32 <undef>, void %_ifconv153, i32 <undef>, void %_ifconv108, i32 <undef>, void %_ifconv63, i32 <undef>, void %_ifconv18, i32 <undef>, void %_ifconv9, i32 <undef>, void %_ifconv1, i32 %out_31, void, i32 %out_26, void %_ifconv, i32 <undef>, void, i32 <undef>, void, i32 <undef>, void, i32 <undef>, void, i32 %out_80, void %_ZNK3BandvERKS_.exit, i32 %out_19, void, i32 %out_14, void, i32 %b_num_4, void, i32 %out_2, void, i32 <undef>, void"   --->   Operation 2406 'phi' 'out_93' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2407 [1/1] (0.00ns)   --->   "%bitcast_ln177 = bitcast i32 %out_93" [../src/ban_interface.cpp:177]   --->   Operation 2407 'bitcast' 'bitcast_ln177' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2408 [1/1] (0.00ns)   --->   "%bitcast_ln177_1 = bitcast i32 %out_94" [../src/ban_interface.cpp:177]   --->   Operation 2408 'bitcast' 'bitcast_ln177_1' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2409 [1/1] (0.00ns)   --->   "%bitcast_ln177_2 = bitcast i32 %out_95" [../src/ban_interface.cpp:177]   --->   Operation 2409 'bitcast' 'bitcast_ln177_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i24.i8, i32 %bitcast_ln177_2, i32 %bitcast_ln177_1, i32 %bitcast_ln177, i24 %out_96, i8 %empty_12" [../src/ban_interface.cpp:177]   --->   Operation 2410 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 2411 [1/1] (0.00ns)   --->   "%ret_ln177 = ret i128 %tmp_2" [../src/ban_interface.cpp:177]   --->   Operation 2411 'ret' 'ret_ln177' <Predicate = true> <Delay = 0.00>

State 120 <SV = 58> <Delay = 7.30>
ST_120 : Operation 2412 [2/2] (7.30ns)   --->   "%call_ret3 = call i128 @operator*, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:22]   --->   Operation 2412 'call' 'call_ret3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 121 <SV = 59> <Delay = 4.54>
ST_121 : Operation 2413 [1/2] (4.54ns)   --->   "%call_ret3 = call i128 @operator*, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:22]   --->   Operation 2413 'call' 'call_ret3' <Predicate = true> <Delay = 4.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_121 : Operation 2414 [1/1] (0.00ns)   --->   "%ref_tmp5_s = extractvalue i128 %call_ret3" [../src/ban_interface.cpp:22]   --->   Operation 2414 'extractvalue' 'ref_tmp5_s' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2415 [1/1] (0.00ns)   --->   "%out_19 = extractvalue i128 %call_ret3" [../src/ban_interface.cpp:22]   --->   Operation 2415 'extractvalue' 'out_19' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2416 [1/1] (0.00ns)   --->   "%out_15 = extractvalue i128 %call_ret3" [../src/ban_interface.cpp:22]   --->   Operation 2416 'extractvalue' 'out_15' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2417 [1/1] (0.00ns)   --->   "%out_17 = extractvalue i128 %call_ret3" [../src/ban_interface.cpp:22]   --->   Operation 2417 'extractvalue' 'out_17' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2418 [1/1] (0.00ns)   --->   "%out_18 = trunc i32 %ref_tmp5_s" [../src/ban_interface.cpp:22]   --->   Operation 2418 'trunc' 'out_18' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2419 [1/1] (0.00ns)   --->   "%out_16 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp5_s, i32 8, i32 31" [../src/ban_interface.cpp:22]   --->   Operation 2419 'partselect' 'out_16' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 2420 [1/1] (0.79ns)   --->   "%br_ln23 = br void %._crit_edge" [../src/ban_interface.cpp:23]   --->   Operation 2420 'br' 'br_ln23' <Predicate = true> <Delay = 0.79>

State 122 <SV = 57> <Delay = 3.56>
ST_122 : Operation 2421 [1/1] (0.00ns)   --->   "%b_p = trunc i128 %b_op2_read" [../src/ban_s3.cpp:105]   --->   Operation 2421 'trunc' 'b_p' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2422 [1/1] (0.00ns)   --->   "%trunc_ln105_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 32, i32 63" [../src/ban_s3.cpp:105]   --->   Operation 2422 'partselect' 'trunc_ln105_4' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2423 [1/1] (0.00ns)   --->   "%trunc_ln105_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 2423 'partselect' 'trunc_ln105_5' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2424 [1/1] (0.00ns)   --->   "%trunc_ln105_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op2_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 2424 'partselect' 'trunc_ln105_6' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2425 [1/1] (0.35ns)   --->   "%xor_ln106_1 = xor i32 %trunc_ln105_4, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 2425 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2426 [1/1] (0.00ns)   --->   "%b_num_0 = bitcast i32 %xor_ln106_1" [../src/ban_s3.cpp:106]   --->   Operation 2426 'bitcast' 'b_num_0' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2427 [1/1] (0.35ns)   --->   "%xor_ln107_1 = xor i32 %trunc_ln105_5, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 2427 'xor' 'xor_ln107_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2428 [1/1] (0.00ns)   --->   "%b_num_1 = bitcast i32 %xor_ln107_1" [../src/ban_s3.cpp:107]   --->   Operation 2428 'bitcast' 'b_num_1' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2429 [1/1] (0.35ns)   --->   "%xor_ln108_1 = xor i32 %trunc_ln105_6, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 2429 'xor' 'xor_ln108_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2430 [1/1] (0.00ns)   --->   "%b_num_2 = bitcast i32 %xor_ln108_1" [../src/ban_s3.cpp:108]   --->   Operation 2430 'bitcast' 'b_num_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 2431 [2/2] (3.20ns)   --->   "%call_ret2 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:70]   --->   Operation 2431 'call' 'call_ret2' <Predicate = true> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 58> <Delay = 7.20>
ST_123 : Operation 2432 [1/2] (7.20ns)   --->   "%call_ret2 = call i128 @operator+.3, i128 %b_op1_read, i32 %b_p, i32 %b_num_0, i32 %b_num_1, i32 %b_num_2" [../src/ban_s3.h:70]   --->   Operation 2432 'call' 'call_ret2' <Predicate = true> <Delay = 7.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_123 : Operation 2433 [1/1] (0.00ns)   --->   "%ref_tmp3_s = extractvalue i128 %call_ret2" [../src/ban_s3.h:70]   --->   Operation 2433 'extractvalue' 'ref_tmp3_s' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2434 [1/1] (0.00ns)   --->   "%out_14 = extractvalue i128 %call_ret2" [../src/ban_s3.h:70]   --->   Operation 2434 'extractvalue' 'out_14' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2435 [1/1] (0.00ns)   --->   "%out_10 = extractvalue i128 %call_ret2" [../src/ban_s3.h:70]   --->   Operation 2435 'extractvalue' 'out_10' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2436 [1/1] (0.00ns)   --->   "%out_12 = extractvalue i128 %call_ret2" [../src/ban_s3.h:70]   --->   Operation 2436 'extractvalue' 'out_12' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2437 [1/1] (0.00ns)   --->   "%out_13 = trunc i32 %ref_tmp3_s" [../src/ban_interface.cpp:18]   --->   Operation 2437 'trunc' 'out_13' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 2438 [1/1] (0.00ns)   --->   "%out_11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp3_s, i32 8, i32 31" [../src/ban_interface.cpp:18]   --->   Operation 2438 'partselect' 'out_11' <Predicate = true> <Delay = 0.00>

State 124 <SV = 59> <Delay = 0.79>
ST_124 : Operation 2439 [1/1] (0.79ns)   --->   "%br_ln19 = br void %._crit_edge" [../src/ban_interface.cpp:19]   --->   Operation 2439 'br' 'br_ln19' <Predicate = true> <Delay = 0.79>

State 125 <SV = 59> <Delay = 0.79>
ST_125 : Operation 2440 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 32, i32 63" [../src/ban_s3.cpp:105]   --->   Operation 2440 'partselect' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2441 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 64, i32 95" [../src/ban_s3.cpp:105]   --->   Operation 2441 'partselect' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2442 [1/1] (0.00ns)   --->   "%trunc_ln105_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %b_op1_read, i32 96, i32 127" [../src/ban_s3.cpp:105]   --->   Operation 2442 'partselect' 'trunc_ln105_3' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2443 [1/1] (0.35ns)   --->   "%xor_ln106 = xor i32 %trunc_ln105_1, i32 2147483648" [../src/ban_s3.cpp:106]   --->   Operation 2443 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2444 [1/1] (0.00ns)   --->   "%b_num_4 = bitcast i32 %xor_ln106" [../src/ban_s3.cpp:106]   --->   Operation 2444 'bitcast' 'b_num_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2445 [1/1] (0.35ns)   --->   "%xor_ln107 = xor i32 %trunc_ln105_2, i32 2147483648" [../src/ban_s3.cpp:107]   --->   Operation 2445 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2446 [1/1] (0.00ns)   --->   "%b_num_5 = bitcast i32 %xor_ln107" [../src/ban_s3.cpp:107]   --->   Operation 2446 'bitcast' 'b_num_5' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2447 [1/1] (0.35ns)   --->   "%xor_ln108 = xor i32 %trunc_ln105_3, i32 2147483648" [../src/ban_s3.cpp:108]   --->   Operation 2447 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2448 [1/1] (0.00ns)   --->   "%out_9 = bitcast i32 %xor_ln108" [../src/ban_s3.cpp:108]   --->   Operation 2448 'bitcast' 'out_9' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2449 [1/1] (0.00ns)   --->   "%out_5 = trunc i128 %b_op1_read" [../src/ban_interface.cpp:14]   --->   Operation 2449 'trunc' 'out_5' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2450 [1/1] (0.00ns)   --->   "%out_6 = partselect i24 @_ssdm_op_PartSelect.i24.i128.i32.i32, i128 %b_op1_read, i32 8, i32 31" [../src/ban_interface.cpp:14]   --->   Operation 2450 'partselect' 'out_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 2451 [1/1] (0.79ns)   --->   "%br_ln15 = br void %._crit_edge" [../src/ban_interface.cpp:15]   --->   Operation 2451 'br' 'br_ln15' <Predicate = true> <Delay = 0.79>

State 126 <SV = 58> <Delay = 3.20>
ST_126 : Operation 2452 [2/2] (3.20ns)   --->   "%call_ret1 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 2452 'call' 'call_ret1' <Predicate = true> <Delay = 3.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 59> <Delay = 0.79>
ST_127 : Operation 2453 [1/2] (0.62ns)   --->   "%call_ret1 = call i128 @operator+.1, i128 %b_op1_read, i128 %b_op2_read" [../src/ban_interface.cpp:10]   --->   Operation 2453 'call' 'call_ret1' <Predicate = true> <Delay = 0.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 2454 [1/1] (0.00ns)   --->   "%ref_tmp_s = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 2454 'extractvalue' 'ref_tmp_s' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2455 [1/1] (0.00ns)   --->   "%out_2 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 2455 'extractvalue' 'out_2' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2456 [1/1] (0.00ns)   --->   "%out_3 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 2456 'extractvalue' 'out_3' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2457 [1/1] (0.00ns)   --->   "%out_4 = extractvalue i128 %call_ret1" [../src/ban_interface.cpp:10]   --->   Operation 2457 'extractvalue' 'out_4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2458 [1/1] (0.00ns)   --->   "%out = trunc i32 %ref_tmp_s" [../src/ban_interface.cpp:10]   --->   Operation 2458 'trunc' 'out' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2459 [1/1] (0.00ns)   --->   "%out_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ref_tmp_s, i32 8, i32 31" [../src/ban_interface.cpp:10]   --->   Operation 2459 'partselect' 'out_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 2460 [1/1] (0.79ns)   --->   "%br_ln11 = br void %._crit_edge" [../src/ban_interface.cpp:11]   --->   Operation 2460 'br' 'br_ln11' <Predicate = true> <Delay = 0.79>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('f_op_read', ../src/ban_interface.cpp:4) on port 'f_op' (../src/ban_interface.cpp:4) [16]  (0 ns)
	'call' operation ('call_ret10', ../src/ban_s3.h:97) to 'operator+.2' [1073]  (7.3 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'call' operation ('out', ../src/ban_interface.cpp:162) to 'operator>=' [107]  (3.21 ns)

 <State 3>: 5.65ns
The critical path consists of the following:
	'call' operation ('out', ../src/ban_interface.cpp:162) to 'operator>=' [107]  (5.65 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [768]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [768]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [768]  (7.02 ns)

 <State 7>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_165', ../src/ban_s3.cpp:32) [777]  (2.78 ns)

 <State 8>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_165', ../src/ban_s3.cpp:32) [777]  (2.78 ns)
	'and' operation ('and_ln32_7', ../src/ban_s3.cpp:32) [778]  (0.287 ns)
	'and' operation ('and_ln35_16', ../src/ban_s3.cpp:35) [800]  (0 ns)
	'and' operation ('and_ln43_12', ../src/ban_s3.cpp:43) [801]  (0.287 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:43) [806]  (0.449 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:32) [807]  (0.449 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'xor' operation ('xor_ln106_3', ../src/ban_s3.cpp:106) [823]  (0.351 ns)
	'mux' operation ('tmp_157', ../src/ban_s3.cpp:312->../src/ban_s3.h:103) [844]  (0.476 ns)
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:312->../src/ban_s3.h:103) [845]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:312->../src/ban_s3.h:103) [845]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:312->../src/ban_s3.h:103) [845]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/ban_s3.cpp:312->../src/ban_s3.h:103) [845]  (6.44 ns)

 <State 13>: 3.68ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln312', ../src/ban_s3.cpp:312->../src/ban_s3.h:103) [851]  (0.446 ns)
	'select' operation ('select_ln312', ../src/ban_s3.cpp:312->../src/ban_s3.h:103) [852]  (0.449 ns)
	'fcmp' operation ('tmp_159', ../src/ban_s3.cpp:32) [864]  (2.78 ns)

 <State 14>: 6.01ns
The critical path consists of the following:
	'fcmp' operation ('tmp_156', ../src/ban_s3.cpp:303->../src/ban_s3.h:103) [835]  (2.78 ns)
	'and' operation ('and_ln303', ../src/ban_s3.cpp:303->../src/ban_s3.h:103) [836]  (0.287 ns)
	'xor' operation ('xor_ln303', ../src/ban_s3.cpp:303->../src/ban_s3.h:103) [837]  (0.287 ns)
	'and' operation ('and_ln306', ../src/ban_s3.cpp:306->../src/ban_s3.h:103) [887]  (0.287 ns)
	'and' operation ('and_ln309_1', ../src/ban_s3.cpp:309->../src/ban_s3.h:103) [890]  (0.287 ns)
	'and' operation ('and_ln32_5', ../src/ban_s3.cpp:32) [891]  (0.287 ns)
	'select' operation ('select_ln32_20', ../src/ban_s3.cpp:32) [909]  (0.449 ns)
	'select' operation ('select_ln43_18', ../src/ban_s3.cpp:43) [911]  (0.449 ns)
	'select' operation ('select_ln306_2', ../src/ban_s3.cpp:306->../src/ban_s3.h:103) [912]  (0.449 ns)
	'select' operation ('this.num[2]', ../src/ban_s3.cpp:303->../src/ban_s3.h:103) [913]  (0.449 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret12', ../src/ban_s3.h:102) to 'operator+.2' [925]  (7.3 ns)

 <State 16>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret12', ../src/ban_s3.h:102) to 'operator+.2' [925]  (6.01 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 23>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [941]  (7.06 ns)

 <State 25>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', ../src/ban_s3.cpp:32) [950]  (2.78 ns)

 <State 26>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', ../src/ban_s3.cpp:32) [950]  (2.78 ns)
	'and' operation ('and_ln32_3', ../src/ban_s3.cpp:32) [951]  (0.287 ns)
	'and' operation ('and_ln35_11', ../src/ban_s3.cpp:35) [974]  (0 ns)
	'and' operation ('and_ln43_7', ../src/ban_s3.cpp:43) [975]  (0.287 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:43) [980]  (0.449 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:32) [981]  (0.449 ns)

 <State 27>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [1003]  (7.02 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [1003]  (7.02 ns)

 <State 29>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/ban_s3.cpp:32) [1012]  (2.78 ns)

 <State 30>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_144', ../src/ban_s3.cpp:32) [1012]  (2.78 ns)
	'and' operation ('and_ln32_2', ../src/ban_s3.cpp:32) [1013]  (0.287 ns)
	'and' operation ('and_ln35_8', ../src/ban_s3.cpp:35) [1036]  (0 ns)
	'and' operation ('and_ln43_5', ../src/ban_s3.cpp:43) [1037]  (0.287 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:43) [1042]  (0.449 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:32) [1043]  (0.449 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret11', ../src/ban_s3.h:98) to 'operator+.2' [1061]  (7.3 ns)

 <State 32>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret11', ../src/ban_s3.h:98) to 'operator+.2' [1061]  (6.01 ns)

 <State 33>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret10', ../src/ban_s3.h:97) to 'operator+.2' [1073]  (6.01 ns)

 <State 34>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 35>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 36>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 37>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 38>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 39>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 40>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 41>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 42>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('res.num', ../src/ban_s3.cpp:360) [1092]  (7.06 ns)

 <State 43>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', ../src/ban_s3.cpp:32) [1101]  (2.78 ns)

 <State 44>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_138', ../src/ban_s3.cpp:32) [1101]  (2.78 ns)
	'and' operation ('and_ln32_1', ../src/ban_s3.cpp:32) [1102]  (0.287 ns)
	'and' operation ('and_ln35_5', ../src/ban_s3.cpp:35) [1124]  (0 ns)
	'and' operation ('and_ln43_3', ../src/ban_s3.cpp:43) [1125]  (0.287 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:43) [1130]  (0.449 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:32) [1131]  (0.449 ns)

 <State 45>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [1149]  (7.02 ns)

 <State 46>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [1149]  (7.02 ns)

 <State 47>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('res.num', ../src/ban_s3.cpp:344) [1149]  (7.02 ns)

 <State 48>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', ../src/ban_s3.cpp:32) [1158]  (2.78 ns)

 <State 49>: 4.25ns
The critical path consists of the following:
	'fcmp' operation ('tmp_132', ../src/ban_s3.cpp:32) [1158]  (2.78 ns)
	'and' operation ('and_ln32', ../src/ban_s3.cpp:32) [1159]  (0.287 ns)
	'and' operation ('and_ln35_2', ../src/ban_s3.cpp:35) [1181]  (0 ns)
	'and' operation ('and_ln43_1', ../src/ban_s3.cpp:43) [1182]  (0.287 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:43) [1187]  (0.449 ns)
	'select' operation ('res.num', ../src/ban_s3.cpp:32) [1188]  (0.449 ns)

 <State 50>: 0.351ns
The critical path consists of the following:
	'xor' operation ('xor_ln94', ../src/ban_s3.h:94) [1200]  (0.351 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret9', ../src/ban_s3.h:94) to 'operator+.2' [1202]  (7.3 ns)

 <State 52>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret9', ../src/ban_s3.h:94) to 'operator+.2' [1202]  (6.01 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret8', ../src/ban_interface.cpp:78) to 'operator+.2' [1211]  (7.3 ns)

 <State 54>: 6.01ns
The critical path consists of the following:
	'call' operation ('call_ret8', ../src/ban_interface.cpp:78) to 'operator+.2' [1211]  (6.01 ns)

 <State 55>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_117', ../src/ban_s3.cpp:216) [1231]  (2.78 ns)

 <State 56>: 5.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_89', ../src/ban_s3.cpp:216) [1452]  (2.78 ns)
	'and' operation ('and_ln216_14', ../src/ban_s3.cpp:216) [1453]  (0.287 ns)
	'xor' operation ('xor_ln216_6', ../src/ban_s3.cpp:216) [1459]  (0 ns)
	'and' operation ('and_ln216_16', ../src/ban_s3.cpp:216) [1460]  (0.287 ns)
	'and' operation ('and_ln216_17', ../src/ban_s3.cpp:216) [1461]  (0 ns)
	'or' operation ('or_ln216_11', ../src/ban_s3.cpp:216) [1462]  (0 ns)
	'and' operation ('and_ln216_18', ../src/ban_s3.cpp:216) [1463]  (0.287 ns)
	'or' operation ('or_ln216_12', ../src/ban_s3.cpp:216) [1470]  (0.287 ns)
	'and' operation ('and_ln215_3', ../src/ban_s3.cpp:215) [1472]  (0 ns)
	'or' operation ('or_ln216_13', ../src/ban_s3.cpp:216) [1474]  (0.287 ns)
	'xor' operation ('xor_ln216_9', ../src/ban_s3.cpp:216) [1523]  (0 ns)
	'or' operation ('or_ln216_17', ../src/ban_s3.cpp:216) [1524]  (0 ns)
	'and' operation ('and_ln225_10', ../src/ban_s3.cpp:225) [1525]  (0.287 ns)
	'and' operation ('and_ln221_5', ../src/ban_s3.cpp:221) [1527]  (0 ns)
	'select' operation ('select_ln221_1', ../src/ban_s3.cpp:221) [1528]  (0.287 ns)
	'select' operation ('select_ln222_1', ../src/ban_s3.cpp:222) [1531]  (0.287 ns)
	'and' operation ('and_ln225_11', ../src/ban_s3.cpp:225) [1532]  (0 ns)
	'or' operation ('out', ../src/ban_s3.cpp:225) [1533]  (0.287 ns)

 <State 57>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln170', ../src/ban_interface.cpp:170) ('zext_ln166', ../src/ban_interface.cpp:166) ('zext_ln162', ../src/ban_interface.cpp:162) ('zext_ln158', ../src/ban_interface.cpp:158) ('zext_ln154', ../src/ban_interface.cpp:154) ('zext_ln150', ../src/ban_interface.cpp:150) ('zext_ln146', ../src/ban_interface.cpp:146) ('zext_ln142', ../src/ban_interface.cpp:142) ('zext_ln138', ../src/ban_interface.cpp:138) ('zext_ln134', ../src/ban_interface.cpp:134) ('zext_ln130', ../src/ban_interface.cpp:130) ('zext_ln126', ../src/ban_interface.cpp:126) ('out', ../src/ban_interface.cpp:122) ('out', ../src/ban_interface.cpp:118) ('out', ../src/ban_interface.cpp:114) ('out', ../src/ban_interface.cpp:110) ('out', ../src/ban_interface.cpp:90) ('out', ../src/ban_interface.cpp:86) ('out', ../src/ban_interface.cpp:82) ('out', ../src/ban_interface.cpp:78) ('zext_ln74', ../src/ban_interface.cpp:74) ('zext_ln70', ../src/ban_interface.cpp:70) ('zext_ln66', ../src/ban_interface.cpp:66) ('zext_ln62', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('out', ../src/ban_interface.cpp:50) ('out', ../src/ban_interface.cpp:46) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [2029]  (0.796 ns)

 <State 58>: 2.78ns
The critical path consists of the following:
	'call' operation ('sqrt_ret', ../src/ban_interface.cpp:50) to 'sqrt' [1763]  (2.78 ns)

 <State 59>: 3.52ns
The critical path consists of the following:
	'fcmp' operation ('tmp_49', ../src/ban_s3.cpp:264) [1779]  (2.78 ns)
	'and' operation ('and_ln264', ../src/ban_s3.cpp:264) [1780]  (0.287 ns)
	'select' operation ('select_ln264', ../src/ban_s3.cpp:264) [1787]  (0.449 ns)

 <State 60>: 7.21ns
The critical path consists of the following:
	'call' operation ('call_ret5', ../src/ban_s3.h:73) to 'operator+.3' [1822]  (7.21 ns)

 <State 61>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_274', ../src/ban_s3.cpp:27) [1877]  (2.78 ns)
	'and' operation ('and_ln27_62', ../src/ban_s3.cpp:27) [1878]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('c.num[0]', ../src/ban_s3.cpp:163->../src/ban_s3.cpp:174) ('select_ln43_24', ../src/ban_s3.cpp:43) [1971]  (0.525 ns)

 <State 62>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:144->../src/ban_s3.cpp:174) [1894]  (7.06 ns)

 <State 63>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:144->../src/ban_s3.cpp:174) [1894]  (7.06 ns)

 <State 64>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:144->../src/ban_s3.cpp:174) [1894]  (7.06 ns)

 <State 65>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div6_i', ../src/ban_s3.cpp:144->../src/ban_s3.cpp:174) [1894]  (7.06 ns)

 <State 66>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 67>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 68>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 69>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 70>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 71>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 72>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 73>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 74>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../src/ban_s3.cpp:143->../src/ban_s3.cpp:174) [1890]  (7.06 ns)

 <State 75>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [1902]  (7.02 ns)

 <State 76>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [1902]  (7.02 ns)

 <State 77>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul19_i_i', ../src/ban_s3.cpp:116) [1902]  (7.02 ns)

 <State 78>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i_i', ../src/ban_s3.cpp:116) [1903]  (6.44 ns)

 <State 79>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [1895]  (7.02 ns)

 <State 80>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [1895]  (7.02 ns)

 <State 81>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', ../src/ban_s3.cpp:114) [1895]  (7.02 ns)

 <State 82>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [1911]  (7.02 ns)

 <State 83>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [1911]  (7.02 ns)

 <State 84>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul12_i9_i', ../src/ban_s3.cpp:116) [1911]  (7.02 ns)

 <State 85>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i_i', ../src/ban_s3.cpp:115) [1898]  (6.44 ns)

 <State 86>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [1908]  (7.02 ns)

 <State 87>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [1908]  (7.02 ns)

 <State 88>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul5_i3_i', ../src/ban_s3.cpp:115) [1908]  (7.02 ns)

 <State 89>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [1907]  (7.02 ns)

 <State 90>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [1907]  (7.02 ns)

 <State 91>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1_i', ../src/ban_s3.cpp:114) [1907]  (7.02 ns)

 <State 92>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i6_i', ../src/ban_s3.cpp:115) [1910]  (6.44 ns)

 <State 93>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [1919]  (7.02 ns)

 <State 94>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [1919]  (7.02 ns)

 <State 95>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2_i', ../src/ban_s3.cpp:114) [1919]  (7.02 ns)

 <State 96>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add9_i', ../src/ban_s3.cpp:153->../src/ban_s3.cpp:174) [1917]  (6.44 ns)

 <State 97>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [1922]  (6.44 ns)

 <State 98>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [1922]  (6.44 ns)

 <State 99>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2_i', ../src/ban_s3.cpp:115) [1922]  (6.44 ns)

 <State 100>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1927]  (6.44 ns)

 <State 101>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1927]  (6.44 ns)

 <State 102>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1927]  (6.44 ns)

 <State 103>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add20_i2_i', ../src/ban_s3.cpp:116) [1927]  (6.44 ns)

 <State 104>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add4_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [1930]  (6.44 ns)

 <State 105>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add4_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [1930]  (6.44 ns)

 <State 106>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add4_i', ../src/ban_s3.cpp:159->../src/ban_s3.cpp:174) [1930]  (6.44 ns)

 <State 107>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 108>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 109>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 110>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 111>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 112>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 113>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 114>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 115>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[0]', ../src/ban_s3.cpp:161->../src/ban_s3.cpp:174) [1931]  (7.06 ns)

 <State 116>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('c.num[1]', ../src/ban_s3.cpp:162->../src/ban_s3.cpp:174) [1932]  (7.06 ns)

 <State 117>: 3.59ns
The critical path consists of the following:
	'fcmp' operation ('tmp_276', ../src/ban_s3.cpp:32) [1940]  (2.78 ns)
	'and' operation ('and_ln32_8', ../src/ban_s3.cpp:32) [1941]  (0.287 ns)
	multiplexor before 'phi' operation ('c.num[0]') with incoming values : ('c.num[0]', ../src/ban_s3.cpp:163->../src/ban_s3.cpp:174) ('select_ln43_24', ../src/ban_s3.cpp:43) [1971]  (0.525 ns)

 <State 118>: 3.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_278', ../src/ban_s3.cpp:35) [1950]  (2.78 ns)
	'and' operation ('and_ln35_17', ../src/ban_s3.cpp:35) [1951]  (0.287 ns)

 <State 119>: 4.84ns
The critical path consists of the following:
	'fcmp' operation ('tmp_280', ../src/ban_s3.cpp:43) [1963]  (2.78 ns)
	'and' operation ('and_ln43_13', ../src/ban_s3.cpp:43) [1964]  (0.287 ns)
	'select' operation ('select_ln43_26', ../src/ban_s3.cpp:43) [1968]  (0.449 ns)
	multiplexor before 'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:172) ('c.p', ../src/ban_s3.cpp:39) ('select_ln43_26', ../src/ban_s3.cpp:43) [1974]  (0.525 ns)
	'phi' operation ('c.p') with incoming values : ('c.p', ../src/ban_s3.cpp:172) ('c.p', ../src/ban_s3.cpp:39) ('select_ln43_26', ../src/ban_s3.cpp:43) [1974]  (0 ns)
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln170', ../src/ban_interface.cpp:170) ('zext_ln166', ../src/ban_interface.cpp:166) ('zext_ln162', ../src/ban_interface.cpp:162) ('zext_ln158', ../src/ban_interface.cpp:158) ('zext_ln154', ../src/ban_interface.cpp:154) ('zext_ln150', ../src/ban_interface.cpp:150) ('zext_ln146', ../src/ban_interface.cpp:146) ('zext_ln142', ../src/ban_interface.cpp:142) ('zext_ln138', ../src/ban_interface.cpp:138) ('zext_ln134', ../src/ban_interface.cpp:134) ('zext_ln130', ../src/ban_interface.cpp:130) ('zext_ln126', ../src/ban_interface.cpp:126) ('out', ../src/ban_interface.cpp:122) ('out', ../src/ban_interface.cpp:118) ('out', ../src/ban_interface.cpp:114) ('out', ../src/ban_interface.cpp:110) ('out', ../src/ban_interface.cpp:90) ('out', ../src/ban_interface.cpp:86) ('out', ../src/ban_interface.cpp:82) ('out', ../src/ban_interface.cpp:78) ('zext_ln74', ../src/ban_interface.cpp:74) ('zext_ln70', ../src/ban_interface.cpp:70) ('zext_ln66', ../src/ban_interface.cpp:66) ('zext_ln62', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('out', ../src/ban_interface.cpp:50) ('out', ../src/ban_interface.cpp:46) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [2029]  (0.796 ns)
	'phi' operation ('out') with incoming values : ('zext_ln170', ../src/ban_interface.cpp:170) ('zext_ln166', ../src/ban_interface.cpp:166) ('zext_ln162', ../src/ban_interface.cpp:162) ('zext_ln158', ../src/ban_interface.cpp:158) ('zext_ln154', ../src/ban_interface.cpp:154) ('zext_ln150', ../src/ban_interface.cpp:150) ('zext_ln146', ../src/ban_interface.cpp:146) ('zext_ln142', ../src/ban_interface.cpp:142) ('zext_ln138', ../src/ban_interface.cpp:138) ('zext_ln134', ../src/ban_interface.cpp:134) ('zext_ln130', ../src/ban_interface.cpp:130) ('zext_ln126', ../src/ban_interface.cpp:126) ('out', ../src/ban_interface.cpp:122) ('out', ../src/ban_interface.cpp:118) ('out', ../src/ban_interface.cpp:114) ('out', ../src/ban_interface.cpp:110) ('out', ../src/ban_interface.cpp:90) ('out', ../src/ban_interface.cpp:86) ('out', ../src/ban_interface.cpp:82) ('out', ../src/ban_interface.cpp:78) ('zext_ln74', ../src/ban_interface.cpp:74) ('zext_ln70', ../src/ban_interface.cpp:70) ('zext_ln66', ../src/ban_interface.cpp:66) ('zext_ln62', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('out', ../src/ban_interface.cpp:50) ('out', ../src/ban_interface.cpp:46) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [2029]  (0 ns)

 <State 120>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_interface.cpp:22) to 'operator*' [1979]  (7.3 ns)

 <State 121>: 4.54ns
The critical path consists of the following:
	'call' operation ('call_ret3', ../src/ban_interface.cpp:22) to 'operator*' [1979]  (4.54 ns)

 <State 122>: 3.56ns
The critical path consists of the following:
	'xor' operation ('xor_ln106_1', ../src/ban_s3.cpp:106) [1992]  (0.351 ns)
	'call' operation ('call_ret2', ../src/ban_s3.h:70) to 'operator+.3' [1998]  (3.21 ns)

 <State 123>: 7.21ns
The critical path consists of the following:
	'call' operation ('call_ret2', ../src/ban_s3.h:70) to 'operator+.3' [1998]  (7.21 ns)

 <State 124>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln170', ../src/ban_interface.cpp:170) ('zext_ln166', ../src/ban_interface.cpp:166) ('zext_ln162', ../src/ban_interface.cpp:162) ('zext_ln158', ../src/ban_interface.cpp:158) ('zext_ln154', ../src/ban_interface.cpp:154) ('zext_ln150', ../src/ban_interface.cpp:150) ('zext_ln146', ../src/ban_interface.cpp:146) ('zext_ln142', ../src/ban_interface.cpp:142) ('zext_ln138', ../src/ban_interface.cpp:138) ('zext_ln134', ../src/ban_interface.cpp:134) ('zext_ln130', ../src/ban_interface.cpp:130) ('zext_ln126', ../src/ban_interface.cpp:126) ('out', ../src/ban_interface.cpp:122) ('out', ../src/ban_interface.cpp:118) ('out', ../src/ban_interface.cpp:114) ('out', ../src/ban_interface.cpp:110) ('out', ../src/ban_interface.cpp:90) ('out', ../src/ban_interface.cpp:86) ('out', ../src/ban_interface.cpp:82) ('out', ../src/ban_interface.cpp:78) ('zext_ln74', ../src/ban_interface.cpp:74) ('zext_ln70', ../src/ban_interface.cpp:70) ('zext_ln66', ../src/ban_interface.cpp:66) ('zext_ln62', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('out', ../src/ban_interface.cpp:50) ('out', ../src/ban_interface.cpp:46) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [2029]  (0.796 ns)

 <State 125>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln170', ../src/ban_interface.cpp:170) ('zext_ln166', ../src/ban_interface.cpp:166) ('zext_ln162', ../src/ban_interface.cpp:162) ('zext_ln158', ../src/ban_interface.cpp:158) ('zext_ln154', ../src/ban_interface.cpp:154) ('zext_ln150', ../src/ban_interface.cpp:150) ('zext_ln146', ../src/ban_interface.cpp:146) ('zext_ln142', ../src/ban_interface.cpp:142) ('zext_ln138', ../src/ban_interface.cpp:138) ('zext_ln134', ../src/ban_interface.cpp:134) ('zext_ln130', ../src/ban_interface.cpp:130) ('zext_ln126', ../src/ban_interface.cpp:126) ('out', ../src/ban_interface.cpp:122) ('out', ../src/ban_interface.cpp:118) ('out', ../src/ban_interface.cpp:114) ('out', ../src/ban_interface.cpp:110) ('out', ../src/ban_interface.cpp:90) ('out', ../src/ban_interface.cpp:86) ('out', ../src/ban_interface.cpp:82) ('out', ../src/ban_interface.cpp:78) ('zext_ln74', ../src/ban_interface.cpp:74) ('zext_ln70', ../src/ban_interface.cpp:70) ('zext_ln66', ../src/ban_interface.cpp:66) ('zext_ln62', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('out', ../src/ban_interface.cpp:50) ('out', ../src/ban_interface.cpp:46) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [2029]  (0.796 ns)

 <State 126>: 3.21ns
The critical path consists of the following:
	'call' operation ('call_ret1', ../src/ban_interface.cpp:10) to 'operator+.1' [2020]  (3.21 ns)

 <State 127>: 0.796ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out') with incoming values : ('zext_ln170', ../src/ban_interface.cpp:170) ('zext_ln166', ../src/ban_interface.cpp:166) ('zext_ln162', ../src/ban_interface.cpp:162) ('zext_ln158', ../src/ban_interface.cpp:158) ('zext_ln154', ../src/ban_interface.cpp:154) ('zext_ln150', ../src/ban_interface.cpp:150) ('zext_ln146', ../src/ban_interface.cpp:146) ('zext_ln142', ../src/ban_interface.cpp:142) ('zext_ln138', ../src/ban_interface.cpp:138) ('zext_ln134', ../src/ban_interface.cpp:134) ('zext_ln130', ../src/ban_interface.cpp:130) ('zext_ln126', ../src/ban_interface.cpp:126) ('out', ../src/ban_interface.cpp:122) ('out', ../src/ban_interface.cpp:118) ('out', ../src/ban_interface.cpp:114) ('out', ../src/ban_interface.cpp:110) ('out', ../src/ban_interface.cpp:90) ('out', ../src/ban_interface.cpp:86) ('out', ../src/ban_interface.cpp:82) ('out', ../src/ban_interface.cpp:78) ('zext_ln74', ../src/ban_interface.cpp:74) ('zext_ln70', ../src/ban_interface.cpp:70) ('zext_ln66', ../src/ban_interface.cpp:66) ('zext_ln62', ../src/ban_interface.cpp:62) ('zext_ln58', ../src/ban_interface.cpp:58) ('zext_ln54', ../src/ban_interface.cpp:54) ('out', ../src/ban_interface.cpp:50) ('out', ../src/ban_interface.cpp:46) ('out', ../src/ban_interface.cpp:26) ('out', ../src/ban_interface.cpp:22) ('out', ../src/ban_interface.cpp:18) ('out', ../src/ban_interface.cpp:14) ('out', ../src/ban_interface.cpp:10) [2029]  (0.796 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
