# ***CONFIGURABLE CACHE***
# Configurable Cache (SystemVerilog Implementation)

> **Parametric, synthesizable cache design with configurable associativity, block size, and replacement policies for learning and embedded systems.**

ğŸ—“ï¸ Last updated: July 22, 2025  
Â© 2025 Maktab-e-Digital Systems Lahore. Licensed under the Apache 2.0 License.

---
## ğŸ“ Directory Structure

Cache_Project/
â”œâ”€â”€ Direct_Mapped_Cache/
â”‚   â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ modular_integration/
â”‚       â”œâ”€â”€ rtl/
â”‚       â””â”€â”€ testbench/
â”‚
â”œâ”€â”€ 2_Way_Set_Associative_Cache/
â”‚   â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ modular_integration/
â”‚       â”œâ”€â”€ rtl/
â”‚       â””â”€â”€ testbench/
â”‚
â”œâ”€â”€ 4_Way_Set_Associative_Cache/
â”‚   â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ modular_integration/
â”‚       â”œâ”€â”€ rtl/
â”‚       â””â”€â”€ testbench/
â”‚
â””â”€â”€ Configurable_N_Way_Set_Associative_Cache/
    â”œâ”€â”€ rtl/
    â”œâ”€â”€ testbench/
    â””â”€â”€ modular_integration/
        â”œâ”€â”€ rtl/
        â””â”€â”€ testbench/


[Documentation Status](https://repo-k.readthedocs.io/en/latest/)
