43
1|Proceedings of the Fifth International Symposium on High-Performance Computer Architecture, Orlando, FL, USA, January 9-12, 1999.|n/a
2|Global Context-Based Value Prediction.|Tarun Nakra,Rajiv Gupta,Mary Lou Soffa|66|13|0|8
3|Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance.|David M. Brooks,Margaret Martonosi|309|82|4|9
4|Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors.|Murthy Durbhakula,Vijay S. Pai,Sarita V. Adve|48|7|0|2
5|Memory Hierarchy Considerations for Fast Transpose and Bit-Reversals.|Kang Su Gatlin,Larry Carter|20|6|0|2
6|Instruction Recycling on a Multiple-Path Processor.|Steven Wallace,Dean M. Tullsen,Brad Calder|17|2|1|0
7|Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor.|Dean M. Tullsen,Jack L. Lo,Susan J. Eggers,Henry M. Levy|156|34|14|6
8|The Synergy of Multithreading and Access/Execute Decoupling.|Joan-Manuel Parcerisa,Antonio González|13|1|0|0
9|Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading.|Sébastien Hily,André Seznec|37|14|0|1
10|Impulse: Building a Smarter Memory Controller.|John B. Carter,Wilson C. Hsieh,Leigh Stoller,Mark R. Swanson,Lixin Zhang,Erik Brunvand,Al Davis,Chen-Chi Kuo,Ravindra Kuramkote,Michael A. Parker,Lambert Schaelicke,Terry Tateyama|236|68|13|7
11|Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory.|Sung I. Hong,Sally A. McKee,Maximo H. Salinas,Robert H. Klenke,James H. Aylor,William A. Wulf|68|16|0|3
12|Lightweight Hardware Distributed Shared Memory Supported by Generalized Combining.|Kiyofumi Tanaka,Takashi Matsumoto,Kei Hiraki|2|0|0|1
13|Exploiting Basic Block Value Locality with Block Reuse.|Jian Huang,David J. Lilja|107|31|5|11
14|A Study of Control Independence in Superscalar Processors.|Eric Rotenberg,Quinn Jacobson,James E. Smith|84|17|1|3
15|Instruction Pre-Processing in Trace Processors.|Quinn Jacobson,James E. Smith|82|10|6|4
16|Distributed Modulo Scheduling.|Marcio Merino Fernandes,Josep Llosa,Nigel P. Topham|44|5|0|1
17|Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors.|Ye Zhang,Lawrence Rauchwerger,Josep Torrellas|53|11|1|3
18|Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors.|Maged M. Michael,Ashwini K. Nanda|37|7|0|3
19|Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors.|Ravi R. Iyer,Laxmi N. Bhuyan|27|5|1|1
20|Improving CC-NUMA Performance Using Instruction-Based Prediction.|Stefanos Kaxiras,James R. Goodman|103|25|11|9
21|WildFire: A Scalable Path for SMPs.|Erik Hagersten,Michael Koster|137|26|1|20
22|Parallel Dispatch Queue: A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols.|Babak Falsafi,David A. Wood|9|0|0|2
23|Limits to the Performance of Software Shared Memory: A Layered Approach.|Angelos Bilas,Dongming Jiang,Yuanyuan Zhou,Jaswinder Pal Singh|13|0|0|4
24|RAPID-Cache - A Reliable and Inexpensive Write Cache for Disk I/O Systems.|Yiming Hu,Qing Yang,Tycho Nightingale|45|6|4|11
25|Permutation Development Data Layout (PDDL).|Thomas J. E. Schwarz,Jesse Steinberg,Walter A. Burkhard|15|2|0|1
26|Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs.|Koji Inoue,Koji Kai,Kazuaki Murakami|35|10|0|9
27|A Scalable Cache Coherent Scheme Exploiting Wormhole Routing Networks.|Yunseok Rhee,Joonwon Lee|1|1|0|0
28|The Impact of Link Arbitration on Switch Performance.|Marius Pirvu,Laxmi N. Bhuyan,Nan Ni|19|5|0|1
29|LAPSES: A Recipe for High Performance Adaptive Router Design.|Aniruddha S. Vaidya,Anand Sivasubramaniam,Chita R. Das|27|6|3|5
30|Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects.|Aske Plaat,Henri E. Bal,Rutger F. H. Hofman|103|22|3|15
31|Comparative Evaluation of Fine- and Coarse-Grain Approaches for Software Distributed Shared Memory.|Sandhya Dwarkadas,Kourosh Gharachorloo,Leonidas I. Kontothanassis,Daniel J. Scales,Michael L. Scott,Robert Stets|49|4|0|4
32|Using Lamport Clocks to Reason about Relaxed Memory Models.|Anne Condon,Mark D. Hill,Manoj Plakal,Daniel J. Sorin|42|8|1|3
33|A Performance Comparison of Homeless and Home-Based Lazy Release Consistency Protocols in Software Shared Memory.|Alan L. Cox,Eyal de Lara,Y. Charlie Hu,Willy Zwaenepoel|48|7|0|0
34|MP-LOCKs: Replacing H/W Synchronization Primitives with Message Passing.|Chen-Chi Kuo,John B. Carter,Ravindra Kuramkote|10|6|0|0
35|Efficient All-to-All Broadcast in All-Port Mesh and Torus Networks.|Yuanyuan Yang,Jianchao Wang|32|7|0|3
36|MMR: A High-Performance Multimedia Router - Architecture and Design Trade-Offs.|José Duato,Sudhakar Yalamanchili,Blanca Caminero,Damon S. Love,Francisco J. Quiles|77|4|0|21
37|Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors.|Andrew Sohn,Yunheung Paek,Jui-Yuan Ku,Yuetsu Kodama,Yoshinori Yamaguchi|1|1|0|0
38|Impact of Buffer Size on the Efficiency of Deadlock Detection.|Juan Miguel Martínez,Pedro López,José Duato|3|0|0|0
39|Fifth Annual Workshop on Computer Education.|David R. Kaeli,Bruce L. Jacob|0|0|0|0
40|Third Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC '99).|Anand Sivasubramaniam,Mario Lauria|0|0|0|0
41|Multithreaded Execution Architecture and Compilation.|Dean M. Tullsen,Guang R. Gao|0|0|0|0
42|Parallel Computing for Irregular Applications.|Jacques Chassin de Kergommeaux,Yves Denneulin,Thierry Gautier|n/a
43|Second Workshop on Computer Architecture Evaluation Using Commercial Workloads.|Russell M. Clapp,Ashwini K. Nanda,Josep Torrellas|0|0|0|0
