#ifndef RPI4_BCM2711_H
#define RPI4_BCM2711_H

#define ARM_PERIPHERAL_BASE 0xFE000000
#define GPIO_BASE (PERIPHERAL_BASE + 0x200000)

#define GPIO_FUNC_SEL0 (PERIPHERAL_BASE + 0x200000)

enum {
    UART0_BASE_ADDR = ARM_PERIPHERAL_BASE + 0x201000,
    UART0_DATA_REG = UART0_BASE_ADDR + 0x0,
    UART0_RSEC_REG = UART0_BASE_ADDR + 0x4,
    UART0_FLAG_REG = UART0_BASE_ADDR + 0x18,
    UART0_IBRD_REG = UART0_BASE_ADDR + 0x24,
    UART0_FBRD_REG = UART0_BASE_ADDR + 0x28,
    UART0_LCRH_REG = UART0_BASE_ADDR + 0x2c,
    UART0_CTRL_REG = UART0_BASE_ADDR + 0x30,
    UART0_IFLS_REG = UART0_BASE_ADDR + 0x34,
    UART0_IMSC_REG = UART0_BASE_ADDR + 0x38,
    UART0_RIS_REG = UART0_BASE_ADDR + 0x3c,
    UART0_MIS_REG = UART0_BASE_ADDR + 0x40,
    UART0_ICL_REG = UART0_BASE_ADDR + 0x44,
    UART0_DMAC_REG = UART0_BASE_ADDR + 0x48,
    UART0_ITC_REG = UART0_BASE_ADDR + 0x80,
    UART0_ITIP_REG = UART0_BASE_ADDR + 0x84,
    UART0_ITOP_REG = UART0_BASE_ADDR + 0x88,
    UART0_TDATA_REG = UART0_BASE_ADDR + 0x8c,
};

#endif // #ifndef RPI4_BCM2711_H
