`timescale 1ns / 1ps

module serializer_tb;
    
    reg clk;
    reg rst;
    reg [7:0] din;
    reg din_valid; // ðŸ”¥ ãƒ‡ãƒ¼ã‚¿é–‹å§‹ã‚’æ˜Žç¤º
    wire [7:0] dout;

    // Instantiate the serializer module
    serializer uut (
        .clk(clk),
        .rst(rst),
        .din(din),
        .din_valid(din_valid),
        .dout(dout)
    );

    // Clock generation (100 MHz = 10 ns period)
    always #5 clk = ~clk;

    initial begin
        // Initialize signals
        clk = 0;
        rst = 1;
        din = 8'h00;
        din_valid = 0;

        // Reset phase
        #20;
        rst = 0;

        // Test 1: Send 4 data samples, then stop (less than NUM_CHANNELS)
        #20 din = 8'hA1; din_valid = 1;  
        #10 din = 8'hB2;  
        #10 din = 8'hC3;  
        #10 din = 8'hD4;  
        #10 din_valid = 0; 

        #160; 

        // Test 2: new data
        #50 din = 8'hE5; din_valid = 1;
        #10 din = 8'hF6;
        #10 din_valid = 0;  

        // Wait for full sequence to complete
        #200;
        
        // End simulation
        $stop;
    end

endmodule
