Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93fc2193576e4cfc82ad2e1a4f4ff4e4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot async_add_behav xil_defaultlib.async_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.defs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1010")(0,3)\]
Compiling architecture lut of entity xil_defaultlib.delay_element [\delay_element(size=1)\]
Compiling architecture behavioral of entity xil_defaultlib.delay_component [\delay_component(length=15,size=...]
Compiling architecture behavioral of entity xil_defaultlib.join [join_default]
Compiling architecture behavioral of entity xil_defaultlib.async_add
Built simulation snapshot async_add_behav
