

================================================================
== Vivado HLS Report for 'fromWordsToBytes'
================================================================
* Date:           Thu May 14 18:41:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.247 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      203|      203| 2.030 us | 2.030 us |  203|  203|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_fromWordsToBytes_label14  |      201|      201|         3|          1|          1|   200|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     275|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        -|      -|      54|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      54|     350|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln280_fu_117_p2       |     +    |      0|  0|   15|           8|           1|
    |add_ln282_fu_197_p2       |     +    |      0|  0|   15|           8|           8|
    |i_fu_123_p2               |     +    |      0|  0|   15|           1|           5|
    |j_fu_160_p2               |     +    |      0|  0|   13|           1|           4|
    |icmp_ln280_fu_111_p2      |   icmp   |      0|  0|   11|           8|           7|
    |icmp_ln281_fu_129_p2      |   icmp   |      0|  0|   11|           4|           5|
    |lshr_ln282_fu_177_p2      |   lshr   |      0|  0|  182|          64|          64|
    |select_ln280_1_fu_143_p3  |  select  |      0|  0|    5|           1|           5|
    |select_ln280_fu_135_p3    |  select  |      0|  0|    4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|    2|           2|           1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  275|          99|         103|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_93_p4  |   9|          2|    5|         10|
    |i_0_reg_89                   |   9|          2|    5|         10|
    |indvar_flatten_reg_78        |   9|          2|    8|         16|
    |j_0_reg_100                  |   9|          2|    4|          8|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  75|         16|   25|         52|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |  1|   0|    1|          0|
    |i_0_reg_89                            |  5|   0|    5|          0|
    |icmp_ln280_reg_208                    |  1|   0|    1|          0|
    |icmp_ln280_reg_208_pp0_iter1_reg      |  1|   0|    1|          0|
    |indvar_flatten_reg_78                 |  8|   0|    8|          0|
    |j_0_reg_100                           |  4|   0|    4|          0|
    |select_ln280_1_reg_222                |  5|   0|    5|          0|
    |select_ln280_1_reg_222_pp0_iter1_reg  |  5|   0|    5|          0|
    |select_ln280_reg_217                  |  4|   0|    4|          0|
    |select_ln280_reg_217_pp0_iter1_reg    |  4|   0|    4|          0|
    |trunc_ln282_1_reg_243                 |  8|   0|    8|          0|
    |trunc_ln282_reg_233                   |  3|   0|    3|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 | 54|   0|   54|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | fromWordsToBytes | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | fromWordsToBytes | return value |
|ap_start               |  in |    1| ap_ctrl_hs | fromWordsToBytes | return value |
|ap_done                | out |    1| ap_ctrl_hs | fromWordsToBytes | return value |
|ap_idle                | out |    1| ap_ctrl_hs | fromWordsToBytes | return value |
|ap_ready               | out |    1| ap_ctrl_hs | fromWordsToBytes | return value |
|state_address0         | out |    8|  ap_memory |       state      |     array    |
|state_ce0              | out |    1|  ap_memory |       state      |     array    |
|state_we0              | out |    1|  ap_memory |       state      |     array    |
|state_d0               | out |    8|  ap_memory |       state      |     array    |
|stateAsWords_address0  | out |    5|  ap_memory |   stateAsWords   |     array    |
|stateAsWords_ce0       | out |    1|  ap_memory |   stateAsWords   |     array    |
|stateAsWords_q0        |  in |   64|  ap_memory |   stateAsWords   |     array    |
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 5.30>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %add_ln280, %fromWordsToBytes_label14 ]" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 7 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %select_ln280_1, %fromWordsToBytes_label14 ]" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %0 ], [ %j, %fromWordsToBytes_label14 ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.24ns)   --->   "%icmp_ln280 = icmp eq i8 %indvar_flatten, -56" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 10 'icmp' 'icmp_ln280' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.71ns)   --->   "%add_ln280 = add i8 %indvar_flatten, 1" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 11 'add' 'add_ln280' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln280, label %1, label %fromWordsToBytes_label14" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.54ns)   --->   "%i = add i5 1, %i_0" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 13 'add' 'i' <Predicate = (!icmp_ln280)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.21ns)   --->   "%icmp_ln281 = icmp eq i4 %j_0, -8" [sha3/KeccakP-1600-reference.c:281]   --->   Operation 14 'icmp' 'icmp_ln281' <Predicate = (!icmp_ln280)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.80ns)   --->   "%select_ln280 = select i1 %icmp_ln281, i4 0, i4 %j_0" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 15 'select' 'select_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.98ns)   --->   "%select_ln280_1 = select i1 %icmp_ln281, i5 %i, i5 %i_0" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 16 'select' 'select_ln280_1' <Predicate = (!icmp_ln280)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i5 %select_ln280_1 to i64" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 17 'zext' 'zext_ln280' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%stateAsWords_addr = getelementptr [25 x i64]* %stateAsWords, i64 0, i64 %zext_ln280" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 18 'getelementptr' 'stateAsWords_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.77ns)   --->   "%stateAsWords_load = load i64* %stateAsWords_addr, align 8" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 19 'load' 'stateAsWords_load' <Predicate = (!icmp_ln280)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i4 %select_ln280 to i3" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 20 'trunc' 'trunc_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.49ns)   --->   "%j = add i4 1, %select_ln280" [sha3/KeccakP-1600-reference.c:281]   --->   Operation 21 'add' 'j' <Predicate = (!icmp_ln280)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.24>
ST_3 : Operation 22 [1/2] (2.77ns)   --->   "%stateAsWords_load = load i64* %stateAsWords_addr, align 8" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 22 'load' 'stateAsWords_load' <Predicate = (!icmp_ln280)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln282, i3 0)" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i6 %shl_ln to i64" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 24 'zext' 'zext_ln282' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (3.47ns)   --->   "%lshr_ln282 = lshr i64 %stateAsWords_load, %zext_ln282" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 25 'lshr' 'lshr_ln282' <Predicate = (!icmp_ln280)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln282_1 = trunc i64 %lshr_ln282 to i8" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 26 'trunc' 'trunc_ln282_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @L_fromWordsToBytes_l)"   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln282_1_mid2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln280_1, i3 0)" [sha3/KeccakP-1600-reference.c:280]   --->   Operation 29 'bitconcatenate' 'shl_ln282_1_mid2' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i4 %select_ln280 to i8" [sha3/KeccakP-1600-reference.c:281]   --->   Operation 30 'zext' 'zext_ln281' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str23) nounwind" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str23)" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 32 'specregionbegin' 'tmp' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.71ns)   --->   "%add_ln282 = add i8 %zext_ln281, %shl_ln282_1_mid2" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 34 'add' 'add_ln282' <Predicate = (!icmp_ln280)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln282_1 = zext i8 %add_ln282 to i64" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 35 'zext' 'zext_ln282_1' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [200 x i8]* %state, i64 0, i64 %zext_ln282_1" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 36 'getelementptr' 'state_addr' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.77ns)   --->   "store i8 %trunc_ln282_1, i8* %state_addr, align 1" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 37 'store' <Predicate = (!icmp_ln280)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str23, i32 %tmp)" [sha3/KeccakP-1600-reference.c:282]   --->   Operation 38 'specregionend' 'empty_82' <Predicate = (!icmp_ln280)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:281]   --->   Operation 39 'br' <Predicate = (!icmp_ln280)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:283]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stateAsWords]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln280           (br               ) [ 011110]
indvar_flatten     (phi              ) [ 001000]
i_0                (phi              ) [ 001000]
j_0                (phi              ) [ 001000]
icmp_ln280         (icmp             ) [ 001110]
add_ln280          (add              ) [ 011110]
br_ln280           (br               ) [ 000000]
i                  (add              ) [ 000000]
icmp_ln281         (icmp             ) [ 000000]
select_ln280       (select           ) [ 001110]
select_ln280_1     (select           ) [ 011110]
zext_ln280         (zext             ) [ 000000]
stateAsWords_addr  (getelementptr    ) [ 001100]
trunc_ln282        (trunc            ) [ 001100]
j                  (add              ) [ 011110]
stateAsWords_load  (load             ) [ 000000]
shl_ln             (bitconcatenate   ) [ 000000]
zext_ln282         (zext             ) [ 000000]
lshr_ln282         (lshr             ) [ 000000]
trunc_ln282_1      (trunc            ) [ 001010]
specloopname_ln0   (specloopname     ) [ 000000]
empty              (speclooptripcount) [ 000000]
shl_ln282_1_mid2   (bitconcatenate   ) [ 000000]
zext_ln281         (zext             ) [ 000000]
specloopname_ln282 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000000]
specpipeline_ln282 (specpipeline     ) [ 000000]
add_ln282          (add              ) [ 000000]
zext_ln282_1       (zext             ) [ 000000]
state_addr         (getelementptr    ) [ 000000]
store_ln282        (store            ) [ 000000]
empty_82           (specregionend    ) [ 000000]
br_ln281           (br               ) [ 011110]
ret_ln283          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stateAsWords">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateAsWords"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_fromWordsToBytes_l"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="stateAsWords_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stateAsWords_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stateAsWords_load/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="state_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="8" slack="0"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln282_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="1"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln282/4 "/>
</bind>
</comp>

<comp id="78" class="1005" name="indvar_flatten_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="1"/>
<pin id="80" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="1"/>
<pin id="91" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="1"/>
<pin id="102" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_0_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln280_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln280/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln280_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="5" slack="0"/>
<pin id="126" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln281_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln280_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln280/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="select_ln280_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln280_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln280_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln280/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln282_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln282/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="1"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln282_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lshr_ln282_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln282/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln282_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln282_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln282_1_mid2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="2"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln282_1_mid2/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln281_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="2"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln281/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln282_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln282/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln282_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln282_1/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln280_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln280 "/>
</bind>
</comp>

<comp id="212" class="1005" name="add_ln280_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln280 "/>
</bind>
</comp>

<comp id="217" class="1005" name="select_ln280_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="2"/>
<pin id="219" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln280 "/>
</bind>
</comp>

<comp id="222" class="1005" name="select_ln280_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln280_1 "/>
</bind>
</comp>

<comp id="228" class="1005" name="stateAsWords_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="stateAsWords_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln282_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="1"/>
<pin id="235" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="243" class="1005" name="trunc_ln282_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln282_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="82" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="82" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="93" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="104" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="104" pin="4"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="129" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="123" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="93" pin="4"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="159"><net_src comp="135" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="135" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="59" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="187" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="211"><net_src comp="111" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="117" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="220"><net_src comp="135" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="225"><net_src comp="143" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="231"><net_src comp="52" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="236"><net_src comp="156" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="241"><net_src comp="160" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="246"><net_src comp="183" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="72" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {4 }
 - Input state : 
	Port: fromWordsToBytes : state | {}
	Port: fromWordsToBytes : stateAsWords | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln280 : 1
		add_ln280 : 1
		br_ln280 : 2
		i : 1
		icmp_ln281 : 1
		select_ln280 : 2
		select_ln280_1 : 2
		zext_ln280 : 3
		stateAsWords_addr : 4
		stateAsWords_load : 5
		trunc_ln282 : 3
		j : 3
	State 3
		zext_ln282 : 1
		lshr_ln282 : 2
		trunc_ln282_1 : 3
	State 4
		add_ln282 : 1
		zext_ln282_1 : 2
		state_addr : 3
		store_ln282 : 4
		empty_82 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   lshr   |    lshr_ln282_fu_177    |    0    |   182   |
|----------|-------------------------|---------|---------|
|          |     add_ln280_fu_117    |    0    |    15   |
|    add   |         i_fu_123        |    0    |    15   |
|          |         j_fu_160        |    0    |    13   |
|          |     add_ln282_fu_197    |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln280_fu_111    |    0    |    11   |
|          |    icmp_ln281_fu_129    |    0    |    9    |
|----------|-------------------------|---------|---------|
|  select  |   select_ln280_fu_135   |    0    |    4    |
|          |  select_ln280_1_fu_143  |    0    |    5    |
|----------|-------------------------|---------|---------|
|          |    zext_ln280_fu_151    |    0    |    0    |
|   zext   |    zext_ln282_fu_173    |    0    |    0    |
|          |    zext_ln281_fu_194    |    0    |    0    |
|          |   zext_ln282_1_fu_203   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln282_fu_156   |    0    |    0    |
|          |   trunc_ln282_1_fu_183  |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln_fu_166      |    0    |    0    |
|          | shl_ln282_1_mid2_fu_187 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   269   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln280_reg_212    |    8   |
|        i_0_reg_89       |    5   |
|    icmp_ln280_reg_208   |    1   |
|  indvar_flatten_reg_78  |    8   |
|       j_0_reg_100       |    4   |
|        j_reg_238        |    4   |
|  select_ln280_1_reg_222 |    5   |
|   select_ln280_reg_217  |    4   |
|stateAsWords_addr_reg_228|    5   |
|  trunc_ln282_1_reg_243  |    8   |
|   trunc_ln282_reg_233   |    3   |
+-------------------------+--------+
|          Total          |   55   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   269  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   55   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   55   |   278  |
+-----------+--------+--------+--------+
