
A4 - 2.c.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000228  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003b0  080003b8  000013b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003b0  080003b0  000013b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003b0  080003b0  000013b8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003b0  080003b8  000013b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003b0  080003b0  000013b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003b4  080003b4  000013b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000013b8  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000013b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000063a  00000000  00000000  000013e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000020e  00000000  00000000  00001a1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000088  00000000  00000000  00001c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000059  00000000  00000000  00001cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000020a  00000000  00000000  00001d11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000a78  00000000  00000000  00001f1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087ebb  00000000  00000000  00002993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0008a84e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000104  00000000  00000000  0008a894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  0008a998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000035  00000000  00000000  0008a9bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000398 	.word	0x08000398

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000398 	.word	0x08000398

080001c8 <delay>:
#define SWITCH_PIN     0     // PA0
#define LED_PIN        14    // PD14

/* Simple delay */
void delay(volatile uint32_t d)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
    while (d--);
 80001d0:	bf00      	nop
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	1e5a      	subs	r2, r3, #1
 80001d6:	607a      	str	r2, [r7, #4]
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d1fa      	bne.n	80001d2 <delay+0xa>
}
 80001dc:	bf00      	nop
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr

080001e8 <main>:

int main(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0
    /* Enable GPIOA and GPIOD clocks */
    RCC_AHB1ENR |= (RCC_GPIOA_EN | RCC_GPIOD_EN);
 80001ec:	4b21      	ldr	r3, [pc, #132]	@ (8000274 <main+0x8c>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a20      	ldr	r2, [pc, #128]	@ (8000274 <main+0x8c>)
 80001f2:	f043 0309 	orr.w	r3, r3, #9
 80001f6:	6013      	str	r3, [r2, #0]

    /* PA0 as input */
    GPIOA_MODER &= ~(3 << (SWITCH_PIN * 2));
 80001f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000278 <main+0x90>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a1e      	ldr	r2, [pc, #120]	@ (8000278 <main+0x90>)
 80001fe:	f023 0303 	bic.w	r3, r3, #3
 8000202:	6013      	str	r3, [r2, #0]

    /* Pull-down for PA0 */
    GPIOA_PUPDR &= ~(3 << (SWITCH_PIN * 2));
 8000204:	4b1d      	ldr	r3, [pc, #116]	@ (800027c <main+0x94>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a1c      	ldr	r2, [pc, #112]	@ (800027c <main+0x94>)
 800020a:	f023 0303 	bic.w	r3, r3, #3
 800020e:	6013      	str	r3, [r2, #0]
    GPIOA_PUPDR |=  (2 << (SWITCH_PIN * 2));
 8000210:	4b1a      	ldr	r3, [pc, #104]	@ (800027c <main+0x94>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a19      	ldr	r2, [pc, #100]	@ (800027c <main+0x94>)
 8000216:	f043 0302 	orr.w	r3, r3, #2
 800021a:	6013      	str	r3, [r2, #0]

    /* PD14 as output */
    GPIOD_MODER &= ~(3 << (LED_PIN * 2));
 800021c:	4b18      	ldr	r3, [pc, #96]	@ (8000280 <main+0x98>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a17      	ldr	r2, [pc, #92]	@ (8000280 <main+0x98>)
 8000222:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8000226:	6013      	str	r3, [r2, #0]
    GPIOD_MODER |=  (1 << (LED_PIN * 2));
 8000228:	4b15      	ldr	r3, [pc, #84]	@ (8000280 <main+0x98>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a14      	ldr	r2, [pc, #80]	@ (8000280 <main+0x98>)
 800022e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000232:	6013      	str	r3, [r2, #0]

    while (1)
    {
        /* Outer while: wait for switch press */
        while (GPIOA_IDR & (1 << SWITCH_PIN))
 8000234:	e011      	b.n	800025a <main+0x72>
        {
            /* Inner while: LED ON-OFF with delay */
            GPIOD_ODR |= (1 << LED_PIN);   // LED ON
 8000236:	4b13      	ldr	r3, [pc, #76]	@ (8000284 <main+0x9c>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	4a12      	ldr	r2, [pc, #72]	@ (8000284 <main+0x9c>)
 800023c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000240:	6013      	str	r3, [r2, #0]
            delay(300000);
 8000242:	4811      	ldr	r0, [pc, #68]	@ (8000288 <main+0xa0>)
 8000244:	f7ff ffc0 	bl	80001c8 <delay>

            GPIOD_ODR &= ~(1 << LED_PIN);  // LED OFF
 8000248:	4b0e      	ldr	r3, [pc, #56]	@ (8000284 <main+0x9c>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a0d      	ldr	r2, [pc, #52]	@ (8000284 <main+0x9c>)
 800024e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000252:	6013      	str	r3, [r2, #0]
            delay(300000);
 8000254:	480c      	ldr	r0, [pc, #48]	@ (8000288 <main+0xa0>)
 8000256:	f7ff ffb7 	bl	80001c8 <delay>
        while (GPIOA_IDR & (1 << SWITCH_PIN))
 800025a:	4b0c      	ldr	r3, [pc, #48]	@ (800028c <main+0xa4>)
 800025c:	681b      	ldr	r3, [r3, #0]
 800025e:	f003 0301 	and.w	r3, r3, #1
 8000262:	2b00      	cmp	r3, #0
 8000264:	d1e7      	bne.n	8000236 <main+0x4e>
        }

        /* Ensure LED is OFF when switch released */
        GPIOD_ODR &= ~(1 << LED_PIN);
 8000266:	4b07      	ldr	r3, [pc, #28]	@ (8000284 <main+0x9c>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	4a06      	ldr	r2, [pc, #24]	@ (8000284 <main+0x9c>)
 800026c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000270:	6013      	str	r3, [r2, #0]
        while (GPIOA_IDR & (1 << SWITCH_PIN))
 8000272:	e7f2      	b.n	800025a <main+0x72>
 8000274:	40023830 	.word	0x40023830
 8000278:	40020000 	.word	0x40020000
 800027c:	4002000c 	.word	0x4002000c
 8000280:	40020c00 	.word	0x40020c00
 8000284:	40020c14 	.word	0x40020c14
 8000288:	000493e0 	.word	0x000493e0
 800028c:	40020010 	.word	0x40020010

08000290 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000294:	f000 f802 	bl	800029c <DWT_Init>
}
 8000298:	bf00      	nop
 800029a:	bd80      	pop	{r7, pc}

0800029c <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80002a0:	4b14      	ldr	r3, [pc, #80]	@ (80002f4 <DWT_Init+0x58>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	4a13      	ldr	r2, [pc, #76]	@ (80002f4 <DWT_Init+0x58>)
 80002a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80002aa:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80002ac:	4b11      	ldr	r3, [pc, #68]	@ (80002f4 <DWT_Init+0x58>)
 80002ae:	68db      	ldr	r3, [r3, #12]
 80002b0:	4a10      	ldr	r2, [pc, #64]	@ (80002f4 <DWT_Init+0x58>)
 80002b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002b6:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80002b8:	4b0f      	ldr	r3, [pc, #60]	@ (80002f8 <DWT_Init+0x5c>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a0e      	ldr	r2, [pc, #56]	@ (80002f8 <DWT_Init+0x5c>)
 80002be:	f023 0301 	bic.w	r3, r3, #1
 80002c2:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80002c4:	4b0c      	ldr	r3, [pc, #48]	@ (80002f8 <DWT_Init+0x5c>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a0b      	ldr	r2, [pc, #44]	@ (80002f8 <DWT_Init+0x5c>)
 80002ca:	f043 0301 	orr.w	r3, r3, #1
 80002ce:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80002d0:	4b09      	ldr	r3, [pc, #36]	@ (80002f8 <DWT_Init+0x5c>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80002d6:	bf00      	nop
    __ASM volatile ("NOP");
 80002d8:	bf00      	nop
    __ASM volatile ("NOP");
 80002da:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80002dc:	4b06      	ldr	r3, [pc, #24]	@ (80002f8 <DWT_Init+0x5c>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	bf0c      	ite	eq
 80002e4:	2301      	moveq	r3, #1
 80002e6:	2300      	movne	r3, #0
 80002e8:	b2db      	uxtb	r3, r3
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bc80      	pop	{r7}
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop
 80002f4:	e000edf0 	.word	0xe000edf0
 80002f8:	e0001000 	.word	0xe0001000

080002fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002fc:	480d      	ldr	r0, [pc, #52]	@ (8000334 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002fe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000300:	f7ff ffc6 	bl	8000290 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000304:	480c      	ldr	r0, [pc, #48]	@ (8000338 <LoopForever+0x6>)
  ldr r1, =_edata
 8000306:	490d      	ldr	r1, [pc, #52]	@ (800033c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000308:	4a0d      	ldr	r2, [pc, #52]	@ (8000340 <LoopForever+0xe>)
  movs r3, #0
 800030a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800030c:	e002      	b.n	8000314 <LoopCopyDataInit>

0800030e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800030e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000310:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000312:	3304      	adds	r3, #4

08000314 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000314:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000316:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000318:	d3f9      	bcc.n	800030e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800031a:	4a0a      	ldr	r2, [pc, #40]	@ (8000344 <LoopForever+0x12>)
  ldr r4, =_ebss
 800031c:	4c0a      	ldr	r4, [pc, #40]	@ (8000348 <LoopForever+0x16>)
  movs r3, #0
 800031e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000320:	e001      	b.n	8000326 <LoopFillZerobss>

08000322 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000322:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000324:	3204      	adds	r2, #4

08000326 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000326:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000328:	d3fb      	bcc.n	8000322 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800032a:	f000 f811 	bl	8000350 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800032e:	f7ff ff5b 	bl	80001e8 <main>

08000332 <LoopForever>:

LoopForever:
  b LoopForever
 8000332:	e7fe      	b.n	8000332 <LoopForever>
  ldr   r0, =_estack
 8000334:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000338:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800033c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000340:	080003b8 	.word	0x080003b8
  ldr r2, =_sbss
 8000344:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000348:	2000001c 	.word	0x2000001c

0800034c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800034c:	e7fe      	b.n	800034c <ADC_IRQHandler>
	...

08000350 <__libc_init_array>:
 8000350:	b570      	push	{r4, r5, r6, lr}
 8000352:	4d0d      	ldr	r5, [pc, #52]	@ (8000388 <__libc_init_array+0x38>)
 8000354:	4c0d      	ldr	r4, [pc, #52]	@ (800038c <__libc_init_array+0x3c>)
 8000356:	1b64      	subs	r4, r4, r5
 8000358:	10a4      	asrs	r4, r4, #2
 800035a:	2600      	movs	r6, #0
 800035c:	42a6      	cmp	r6, r4
 800035e:	d109      	bne.n	8000374 <__libc_init_array+0x24>
 8000360:	4d0b      	ldr	r5, [pc, #44]	@ (8000390 <__libc_init_array+0x40>)
 8000362:	4c0c      	ldr	r4, [pc, #48]	@ (8000394 <__libc_init_array+0x44>)
 8000364:	f000 f818 	bl	8000398 <_init>
 8000368:	1b64      	subs	r4, r4, r5
 800036a:	10a4      	asrs	r4, r4, #2
 800036c:	2600      	movs	r6, #0
 800036e:	42a6      	cmp	r6, r4
 8000370:	d105      	bne.n	800037e <__libc_init_array+0x2e>
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f855 3b04 	ldr.w	r3, [r5], #4
 8000378:	4798      	blx	r3
 800037a:	3601      	adds	r6, #1
 800037c:	e7ee      	b.n	800035c <__libc_init_array+0xc>
 800037e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000382:	4798      	blx	r3
 8000384:	3601      	adds	r6, #1
 8000386:	e7f2      	b.n	800036e <__libc_init_array+0x1e>
 8000388:	080003b0 	.word	0x080003b0
 800038c:	080003b0 	.word	0x080003b0
 8000390:	080003b0 	.word	0x080003b0
 8000394:	080003b4 	.word	0x080003b4

08000398 <_init>:
 8000398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800039a:	bf00      	nop
 800039c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800039e:	bc08      	pop	{r3}
 80003a0:	469e      	mov	lr, r3
 80003a2:	4770      	bx	lr

080003a4 <_fini>:
 80003a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003a6:	bf00      	nop
 80003a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003aa:	bc08      	pop	{r3}
 80003ac:	469e      	mov	lr, r3
 80003ae:	4770      	bx	lr
