Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 860ce0d276bb4d2ba59082746181339f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot VGA_TB_behav xil_defaultlib.VGA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal north [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:49]
WARNING: [VRFC 10-1625] value in initialization depends on signal west [C:/Users/bannisjack/VGA/VGA.srcs/sources_1/imports/new/Moving_Block.vhd:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Intersection [intersection_default]
Compiling architecture behavioral of entity xil_defaultlib.Moving_Block [moving_block_default]
Compiling architecture behavioral of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_tb
Built simulation snapshot VGA_TB_behav
