{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: kernel_aLoader_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":281
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_aLoader_class.B1"
          , "data":
          ["Yes", ">=2", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":285
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Data dependency and..."
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_aLoader_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"addr_temp (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"283"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernel_aLoader_class.B2"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                    , "line":286
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernel_aLoader_class.B4"
                  , "data":
                  ["Yes", ">=1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                        , "line":287
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"kernel_aLoader_class.B7"
                      , "data":
                      ["Yes", "~1", "0"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                            , "line":288
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"II is an approximation due to the following stallable instructions:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Load Operation (%L > %L, %L, %L, %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"292"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"293"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"294"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"295"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"291"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                                  , "line":"39"
                                }
                                , {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                                  , "line":"82"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: Capacity of loop"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Use the %L viewer to estimate capacity"
                              , "links":
                              [
                                {
                                  "view":"Fmax II Report"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Average Trip count: 64 (exact)"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: kernel_aFeeder_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":310
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_aFeeder_class.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":325
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1166"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"326"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                      , "line":"33"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"67"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1166"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"351"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                      , "line":"39"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"82"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"sgemm.sycl.h"
                    , "line":328
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: kernel_bLoader_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":509
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_bLoader_class.B1"
          , "data":
          ["Yes", ">=2", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Data dependency and..."
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_bLoader_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"addr_temp (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"511"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernel_bLoader_class.B2"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                    , "line":514
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernel_bLoader_class.B4"
                  , "data":
                  ["Yes", ">=1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                        , "line":515
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"kernel_bLoader_class.B7"
                      , "data":
                      ["Yes", "~1", "0"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                            , "line":516
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"II is an approximation due to the following stallable instructions:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Load Operation (%L > %L, %L, %L, %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"520"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"521"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"522"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"523"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"519"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                                  , "line":"39"
                                }
                                , {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                                  , "line":"82"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: Capacity of loop"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Use the %L viewer to estimate capacity"
                              , "links":
                              [
                                {
                                  "view":"Fmax II Report"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Average Trip count: 64 (exact)"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: kernel_bFeeder_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":538
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_bFeeder_class.B1"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":553
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1166"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"554"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                      , "line":"33"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"67"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1166"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"579"
                    }
                    , {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                      , "line":"39"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":"82"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"Fully unrolled loop"
              , "data":
              ["n/a", "n/a", "n/a"]
              , "debug":
              [
                [
                  {
                    "filename":"sgemm.sycl.h"
                    , "line":556
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Unrolled by #pragma unroll"
                }
                , {
                  "type":"text"
                  , "text":"Unrolled by #pragma unroll"
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: kernel_Product_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":591
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_Product_class.B1"
          , "data":
          ["Yes", ">=2", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":604
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Data dependency and..."
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Z_pipe_base (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"601"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Z_pipe_iter (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"600"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"aFeeder_channel_array (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"593"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across kernel_Product_class.B2. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"bFeeder_channel_array (%L)"
                  , "links":
                  [
                    {
                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                      , "line":"592"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernel_Product_class.B2"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                    , "line":605
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Serial exe: Data dependency and..."
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B4. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Z_pipe_base (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                          , "line":"601"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B4. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B4. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"aFeeder_channel_array (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                          , "line":"593"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across kernel_Product_class.B4. Only a single loop iteration will execute inside this region due to data dependency on variable(s):"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"bFeeder_channel_array (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                          , "line":"592"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernel_Product_class.B4"
                  , "data":
                  ["Yes", ">=2", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                        , "line":606
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Stallable instruction: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Nested Loops"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                    {
                      "name":"kernel_Product_class.B6"
                      , "data":
                      ["Yes", "~11", "0"]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                            , "line":607
                          }
                        ]
                      ]
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"Data dependency"
                        }
                        , {
                          "type":"text"
                          , "text":"Most critical loop feedback path during scheduling:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Number of nodes in critical path exceeded what the compiler has captured. Only the top 20 failing nodes are listed."
                              , "details":
                              [
                                {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"10.00 clock cycles 32-bit Floating-point Dot Product of Size 4 Operation (%L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"645"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle 32-bit Select Operation (%L > %L > %L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                      , "line":"1166"
                                    }
                                    , {
                                      "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                      , "line":"642"
                                    }
                                    , {
                                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                                      , "line":"25"
                                    }
                                  ]
                                }
                                , {
                                  "type":"text"
                                  , "text":"1.00 clock cycle llvm.fpga.reg Operation (%L)"
                                  , "links":
                                  [
                                    {
                                      "filename":"Unknown location"
                                      , "line":"0"
                                    }
                                  ]
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"II is an approximation due to the following stallable instructions:"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"621"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                                  , "line":"33"
                                }
                                , {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                                  , "line":"67"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"622"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                                  , "line":"33"
                                }
                                , {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                                  , "line":"67"
                                }
                              ]
                            }
                            , {
                              "type":"text"
                              , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                              , "links":
                              [
                                {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                                  , "line":"1166"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                                  , "line":"672"
                                }
                                , {
                                  "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                                  , "line":"39"
                                }
                                , {
                                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                                  , "line":"82"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Maximum concurrent iterations: Capacity of loop"
                          , "details":
                          [
                            {
                              "type":"text"
                              , "text":"Use the %L viewer to estimate capacity"
                              , "links":
                              [
                                {
                                  "view":"Fmax II Report"
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Average Trip count: 64 (exact)"
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                            }
                          ]
                        }
                      ]
                      , "children":
                      [
                        {
                          "name":"Fully unrolled loop"
                          , "data":
                          ["n/a", "n/a", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"sgemm.sycl.h"
                                , "line":609
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"Unrolled by #pragma unroll"
                            }
                            , {
                              "type":"text"
                              , "text":"Unrolled by #pragma unroll"
                            }
                          ]
                          , "children":
                          [
                            {
                              "name":"Fully unrolled loop"
                              , "data":
                              ["n/a", "n/a", "n/a"]
                              , "debug":
                              [
                                [
                                  {
                                    "filename":"sgemm.sycl.h"
                                    , "line":611
                                  }
                                ]
                              ]
                              , "details":
                              [
                                {
                                  "type":"brief"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                                , {
                                  "type":"text"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                              ]
                              , "children":
                              [
                                {
                                  "name":"Fully unrolled loop"
                                  , "data":
                                  ["n/a", "n/a", "n/a"]
                                  , "debug":
                                  [
                                    [
                                      {
                                        "filename":"sgemm.sycl.h"
                                        , "line":614
                                      }
                                    ]
                                  ]
                                  , "details":
                                  [
                                    {
                                      "type":"brief"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                    , {
                                      "type":"text"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                  ]
                                  , "children":
                                  [
                                  ]
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "name":"Fully unrolled loop"
                          , "data":
                          ["n/a", "n/a", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"sgemm.sycl.h"
                                , "line":625
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"Unrolled by #pragma unroll"
                            }
                            , {
                              "type":"text"
                              , "text":"Unrolled by #pragma unroll"
                            }
                          ]
                          , "children":
                          [
                            {
                              "name":"Fully unrolled loop"
                              , "data":
                              ["n/a", "n/a", "n/a"]
                              , "debug":
                              [
                                [
                                  {
                                    "filename":"sgemm.sycl.h"
                                    , "line":627
                                  }
                                ]
                              ]
                              , "details":
                              [
                                {
                                  "type":"brief"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                                , {
                                  "type":"text"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                              ]
                              , "children":
                              [
                                {
                                  "name":"Fully unrolled loop"
                                  , "data":
                                  ["n/a", "n/a", "n/a"]
                                  , "debug":
                                  [
                                    [
                                      {
                                        "filename":"sgemm.sycl.h"
                                        , "line":644
                                      }
                                    ]
                                  ]
                                  , "details":
                                  [
                                    {
                                      "type":"brief"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                    , {
                                      "type":"text"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                  ]
                                  , "children":
                                  [
                                  ]
                                }
                                , {
                                  "name":"Fully unrolled loop"
                                  , "data":
                                  ["n/a", "n/a", "n/a"]
                                  , "debug":
                                  [
                                    [
                                      {
                                        "filename":"sgemm.sycl.h"
                                        , "line":652
                                      }
                                    ]
                                  ]
                                  , "details":
                                  [
                                    {
                                      "type":"brief"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                    , {
                                      "type":"text"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                  ]
                                  , "children":
                                  [
                                  ]
                                }
                              ]
                            }
                          ]
                        }
                        , {
                          "name":"Fully unrolled loop"
                          , "data":
                          ["n/a", "n/a", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"sgemm.sycl.h"
                                , "line":664
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"Unrolled by #pragma unroll"
                            }
                            , {
                              "type":"text"
                              , "text":"Unrolled by #pragma unroll"
                            }
                          ]
                          , "children":
                          [
                            {
                              "name":"Fully unrolled loop"
                              , "data":
                              ["n/a", "n/a", "n/a"]
                              , "debug":
                              [
                                [
                                  {
                                    "filename":"sgemm.sycl.h"
                                    , "line":667
                                  }
                                ]
                              ]
                              , "details":
                              [
                                {
                                  "type":"brief"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                                , {
                                  "type":"text"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                              ]
                              , "children":
                              [
                              ]
                            }
                          ]
                        }
                        , {
                          "name":"Fully unrolled loop"
                          , "data":
                          ["n/a", "n/a", "n/a"]
                          , "debug":
                          [
                            [
                              {
                                "filename":"sgemm.sycl.h"
                                , "line":675
                              }
                            ]
                          ]
                          , "details":
                          [
                            {
                              "type":"brief"
                              , "text":"Unrolled by #pragma unroll"
                            }
                            , {
                              "type":"text"
                              , "text":"Unrolled by #pragma unroll"
                            }
                          ]
                          , "children":
                          [
                            {
                              "name":"Fully unrolled loop"
                              , "data":
                              ["n/a", "n/a", "n/a"]
                              , "debug":
                              [
                                [
                                  {
                                    "filename":"sgemm.sycl.h"
                                    , "line":677
                                  }
                                ]
                              ]
                              , "details":
                              [
                                {
                                  "type":"brief"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                                , {
                                  "type":"text"
                                  , "text":"Unrolled by #pragma unroll"
                                }
                              ]
                              , "children":
                              [
                                {
                                  "name":"Fully unrolled loop"
                                  , "data":
                                  ["n/a", "n/a", "n/a"]
                                  , "debug":
                                  [
                                    [
                                      {
                                        "filename":"sgemm.sycl.h"
                                        , "line":679
                                      }
                                    ]
                                  ]
                                  , "details":
                                  [
                                    {
                                      "type":"brief"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                    , {
                                      "type":"text"
                                      , "text":"Unrolled by #pragma unroll"
                                    }
                                  ]
                                  , "children":
                                  [
                                  ]
                                }
                              ]
                            }
                          ]
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: kernel_cLoader_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":838
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_cLoader_class.B1"
          , "data":
          ["Yes", ">=2", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":842
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernel_cLoader_class.B2"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                    , "line":843
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernel_cLoader_class.B5"
                  , "data":
                  ["Yes", "~1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                        , "line":844
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load Operation (%L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"847"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"848"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"849"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"850"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"846"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                              , "line":"39"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"82"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 64 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: kernel_Out_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":865
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_Out_class.B1"
          , "data":
          ["Yes", ">=2", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":868
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernel_Out_class.B2"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                    , "line":869
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernel_Out_class.B5"
                  , "data":
                  ["Yes", "~1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                        , "line":870
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"871"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                              , "line":"33"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"67"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"871"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                              , "line":"33"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"67"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Pipe Write Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"872"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                              , "line":"39"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"82"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 64 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: kernel_unloader_class"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
            , "line":962
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"fMAX bottleneck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"kernel_unloader_class.B1"
          , "data":
          ["Yes", ">=2", "0"]
          , "debug":
          [
            [
              {
                "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                , "line":966
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"kernel_unloader_class.B2"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                    , "line":967
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Nested Loops"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/rfr1469543500580.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"kernel_unloader_class.B5"
                  , "data":
                  ["Yes", "~1", "0"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                        , "line":968
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Pipe Read Operation (%L > %L > %L > %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"969"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/pipe_wrapper.hpp"
                              , "line":"33"
                            }
                            , {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                              , "line":"67"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Store Operation (%L > %L, %L, %L, %L)"
                          , "links":
                          [
                            {
                              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp"
                              , "line":"1166"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"970"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"971"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"972"
                            }
                            , {
                              "filename":"/home/u114360/oneapi/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/include/sgemm.sycl.h"
                              , "line":"973"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Average Trip count: 64 (exact)"
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
