#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Feb 21 14:19:26 2025
# Process ID: 31384
# Current directory: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20576 D:\_code\Git\Fontys\CSA\CSA2-pong\pong-digitaal\fontys-pong\fontys-pong.xpr
# Log file: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/vivado.log
# Journal file: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong\vivado.jou
# Running On: XPS-Tommy, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34029 MB
#-----------------------------------------------------------
start_gui
open_project D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.xpr
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
update_compile_order -fileset sources_1
update_module_reference {blockdesign_controller_buttons_0_0 blockdesign_controller_buttons_1_0}
update_module_reference blockdesign_clk_divider_1_0
update_module_reference blockdesign_controller_interconn_0_0
update_module_reference {blockdesign_controller_ultrasoni_0_0 blockdesign_controller_ultrasoni_0_1}
update_module_reference blockdesign_score_counter_0_0
update_module_reference blockdesign_collision_detection_0_0
update_module_reference blockdesign_position_ball_0_1
update_module_reference blockdesign_clk_divider_0_0
update_module_reference blockdesign_position_paddles_0_0
update_module_reference blockdesign_paint_centerline_0_0
update_module_reference {blockdesign_paint_rectangle_0_2 blockdesign_paint_rectangle_0_3 blockdesign_paint_rectangle_0_4 blockdesign_paint_rectangle_0_5 blockdesign_paint_rectangle_0_6 blockdesign_paint_rectangle_0_7 blockdesign_paint_rectangle_0_1}
update_module_reference blockdesign_seven_seg_display_co_0_0
update_module_reference {blockdesign_paint_rectangle_1_2 blockdesign_paint_rectangle_2_2 blockdesign_paint_rectangle_3_1 blockdesign_paint_rectangle_4_1 blockdesign_paint_rectangle_5_1 blockdesign_paint_rectangle_6_1 blockdesign_paint_rectangle_0_10}
update_module_reference blockdesign_seven_seg_display_co_0_2
update_module_reference blockdesign_scoreboard_controller_0_0
update_module_reference {blockdesign_paint_rectangle_0_0 blockdesign_paint_rectangle_1_0 blockdesign_paint_rectangle_2_0}
update_module_reference ultrasoon_test_clk_divider_0_0
update_module_reference ultrasoon_test_seven_segment_contro_0_0
update_module_reference ultrasoon_test_controller_ultrasoni_0_0
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /rgb2dvi_0]
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 0 [get_bd_cells /rgb2dvi_0]
report_ip_status -name ip_status 
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/_code/Git/Fontys/projects/Vivado/vivado-library-zmod-v1-2019.1-2 D:/_code/Vivado/vivado-library-zmod-v1-2019.1-2} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/_code/Vivado/vivado-library-zmod-v1-2019.1-2 [current_project]
update_ip_catalog
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/hdl/blockdesign_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/hdl/blockdesign_wrapper.vhd
file delete -force D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/blockdesign/hdl/blockdesign_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "ZYNQ"
update_compile_order -fileset sources_1
create_bd_cell -type container -reference blockdesign blockdesign_0
make_wrapper -files [get_files D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd] -top
add_files -norecurse d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.vhd
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
create_bd_cell -type container -reference blockdesign blockdesign_0
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd]
set_property synth_checkpoint_mode None [get_files  D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd]
generate_target all [get_files  D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd]
export_ip_user_files -of_objects [get_files D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd] -directory D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.ip_user_files/sim_scripts -ip_user_files_dir D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.ip_user_files -ipstatic_source_dir D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.cache/compile_simlib/modelsim} {questa=D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.cache/compile_simlib/questa} {riviera=D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.cache/compile_simlib/riviera} {activehdl=D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
create_bd_cell -type container -reference blockdesign blockdesign_0
report_ip_status -name ip_status 
create_bd_cell -type container -reference blockdesign blockdesign_1
delete_bd_objs [get_bd_cells blockdesign_1]
create_bd_cell -type container -reference blockdesign blockdesign_1
delete_bd_objs [get_bd_cells blockdesign_1]
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
export_ip_user_files -of_objects  [get_files D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_2/blockdesign_inst_2.bd] -no_script -reset -force -quiet
file delete -force D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_2
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
validate_bd_design
delete_bd_objs [get_bd_cells blockdesign_0]
create_bd_cell -type container -reference blockdesign blockdesign_0
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
current_bd_design blockdesign
set tmpCopyObjs [concat  [get_bd_cells {clk_wiz}]]
current_bd_design ZYNQ
copy_bd_objs -from_design blockdesign / $tmpCopyObjs
set_property location {0.5 -25 85} [get_bd_cells clk_wiz]
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
set_property name clk [get_bd_ports ext_clk]
delete_bd_objs [get_bd_nets ext_clk_1]
delete_bd_objs [get_bd_cells clk_wiz]
set_property location {-33 1205} [get_bd_ports clk]
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_divider_0/clk_i]
set_property location {-29 1091} [get_bd_ports clk]
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
open_bd_design D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
upgrade_bd_cells [get_bd_cells blockdesign_0]
current_bd_design [get_bd_designs blockdesign]
save_bd_design
open_bd_design D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
upgrade_bd_cells [get_bd_cells blockdesign_0]
current_bd_design [get_bd_designs blockdesign]
save_bd_design
current_bd_design [get_bd_designs ZYNQ]
open_bd_design D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
upgrade_bd_cells [get_bd_cells blockdesign_0]
delete_bd_objs [get_bd_cells blockdesign_0]
save_bd_design
create_bd_cell -type container -reference blockdesign blockdesign_0
current_bd_design [get_bd_designs blockdesign]
report_ip_status -name ip_status 
save_bd_design
generate_target all [get_files  D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd]
delete_bd_objs [get_bd_ports clk]
create_bd_port -dir I -type clk -freq_hz 100000000 clk_100MHz
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins clk_divider_0/clk_i]
save_bd_design
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
create_bd_cell -type container -reference blockdesign blockdesign_0
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/blockdesign/blockdesign.bd}
validate_bd_design
open_bd_design {D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
create_bd_cell -type container -reference blockdesign blockdesign_0
connect_bd_net [get_bd_pins clk_wiz/clk_out1] [get_bd_pins blockdesign_0/clk_100MHz]
connect_bd_net [get_bd_pins clk_wiz/reset] [get_bd_pins blockdesign_0/reset]
startgroup
create_bd_port -dir I -type clk -freq_hz 12000000 clk_in
set_property -dict [list CONFIG.CLK_DOMAIN [get_property CONFIG.CLK_DOMAIN [get_bd_pins clk_wiz/clk_in1]]] [get_bd_ports clk_in]
connect_bd_net [get_bd_pins /clk_wiz/clk_in1] [get_bd_ports clk_in]
endgroup
set_property name sys_clk [get_bd_ports clk_in]
set_property name clk_sys [get_bd_ports sys_clk]
set_property location {1 -70 -14} [get_bd_cells clk_wiz]
startgroup
create_bd_port -dir I enable
connect_bd_net [get_bd_pins /blockdesign_0/enable] [get_bd_ports enable]
endgroup
startgroup
create_bd_port -dir I btn_down_r
connect_bd_net [get_bd_pins /blockdesign_0/btn_down_r] [get_bd_ports btn_down_r]
endgroup
startgroup
create_bd_port -dir I btn_up_r
connect_bd_net [get_bd_pins /blockdesign_0/btn_up_r] [get_bd_ports btn_up_r]
endgroup
startgroup
create_bd_port -dir I btn_down_l
connect_bd_net [get_bd_pins /blockdesign_0/btn_down_l] [get_bd_ports btn_down_l]
endgroup
set_property location {1 -27 75} [get_bd_cells clk_wiz]
set_property location {-169 -52} [get_bd_ports enable]
set_property location {-156 -36} [get_bd_ports enable]
set_property location {-149 -30} [get_bd_ports enable]
set_property location {-151 -108} [get_bd_ports btn_down_l]
set_property location {-148 -96} [get_bd_ports btn_down_l]
set_property location {-158 -76} [get_bd_ports btn_up_r]
set_property location {-152 -55} [get_bd_ports btn_down_r]
startgroup
create_bd_port -dir I btn_up_l
connect_bd_net [get_bd_pins /blockdesign_0/btn_up_l] [get_bd_ports btn_up_l]
endgroup
startgroup
create_bd_port -dir I controller_switch
connect_bd_net [get_bd_pins /blockdesign_0/controller_switch] [get_bd_ports controller_switch]
endgroup
startgroup
create_bd_port -dir I sensor_r
connect_bd_net [get_bd_pins /blockdesign_0/sensor_r] [get_bd_ports sensor_r]
endgroup
startgroup
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY [get_property CONFIG.POLARITY [get_bd_pins blockdesign_0/controllers/controller_buttons_0/reset]] [get_bd_ports reset]
connect_bd_net [get_bd_pins /blockdesign_0/reset] [get_bd_ports reset]
endgroup
startgroup
create_bd_port -dir I sensor_l
connect_bd_net [get_bd_pins /blockdesign_0/sensor_l] [get_bd_ports sensor_l]
endgroup
startgroup
create_bd_port -dir O trigger_l
connect_bd_net [get_bd_pins /blockdesign_0/trigger_l] [get_bd_ports trigger_l]
endgroup
startgroup
create_bd_port -dir O trigger_r
connect_bd_net [get_bd_pins /blockdesign_0/trigger_r] [get_bd_ports trigger_r]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 hdmi_out_hpd
connect_bd_net [get_bd_pins /blockdesign_0/hdmi_out_hpd] [get_bd_ports hdmi_out_hpd]
endgroup
startgroup
create_bd_port -dir O -type clk hdmi_out_clk_p
connect_bd_net [get_bd_pins /blockdesign_0/hdmi_out_clk_p] [get_bd_ports hdmi_out_clk_p]
endgroup
startgroup
create_bd_port -dir O -type clk hdmi_out_clk_n
connect_bd_net [get_bd_pins /blockdesign_0/hdmi_out_clk_n] [get_bd_ports hdmi_out_clk_n]
endgroup
startgroup
create_bd_port -dir O -from 2 -to 0 hdmi_out_data_p
connect_bd_net [get_bd_pins /blockdesign_0/hdmi_out_data_p] [get_bd_ports hdmi_out_data_p]
endgroup
startgroup
create_bd_port -dir O -from 2 -to 0 hdmi_out_data_n
connect_bd_net [get_bd_pins /blockdesign_0/hdmi_out_data_n] [get_bd_ports hdmi_out_data_n]
endgroup
set_property location {611 19} [get_bd_ports hdmi_out_data_n]
set_property location {612 -2} [get_bd_ports hdmi_out_data_p]
set_property location {606 -35} [get_bd_ports hdmi_out_data_p]
set_property location {612 -68} [get_bd_ports hdmi_out_clk_n]
set_property location {608 -98} [get_bd_ports hdmi_out_clk_p]
set_property location {608 -88} [get_bd_ports hdmi_out_clk_p]
set_property location {609 -81} [get_bd_ports hdmi_out_clk_p]
set_property location {613 -111} [get_bd_ports hdmi_out_hpd]
set_property location {603 -113} [get_bd_ports hdmi_out_hpd]
set_property location {-155 -96} [get_bd_ports btn_up_l]
set_property location {-152 -126} [get_bd_ports controller_switch]
set_property location {-151 -218} [get_bd_ports reset]
set_property location {-153 -170} [get_bd_ports sensor_r]
set_property location {-154 8} [get_bd_ports enable]
set_property location {-151 -2} [get_bd_ports enable]
set_property location {-148 -7} [get_bd_ports enable]
set_property location {-160 -211} [get_bd_ports sensor_l]
set_property location {-168 22} [get_bd_ports reset]
set_property location {-158 44} [get_bd_ports reset]
set_property location {-158 53} [get_bd_ports reset]
set_property location {-155 61} [get_bd_ports reset]
set_property location {-156 56} [get_bd_ports reset]
set_property location {-156 43} [get_bd_ports reset]
set_property location {-152 85} [get_bd_ports clk_sys]
set_property location {-151 0} [get_bd_ports enable]
set_property location {-150 -177} [get_bd_ports controller_switch]
set_property location {-151 -226} [get_bd_ports sensor_l]
set_property location {-157 -229} [get_bd_ports sensor_r]
set_property location {-152 -190} [get_bd_ports sensor_r]
set_property location {-155 -162} [get_bd_ports controller_switch]
set_property location {-156 -234} [get_bd_ports sensor_r]
set_property location {-151 -254} [get_bd_ports sensor_l]
set_property location {-149 -237} [get_bd_ports sensor_l]
open_bd_design D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd
upgrade_bd_cells [get_bd_cells blockdesign_0]
report_ip_status -name ip_status 
save_bd_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ZYNQ_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode None [get_files  D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
generate_target all [get_files  D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property name ext_clk [get_bd_ports clk_sys]
generate_target all [get_files  D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
validate_bd_design -force
save_bd_design
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
close_bd_design [get_bd_designs ZYNQ]
current_bd_design [get_bd_designs blockdesign]
close_bd_design [get_bd_designs blockdesign]
current_bd_design [get_bd_designs ultrasoon_test]
close_bd_design [get_bd_designs ultrasoon_test]
close_project
