
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_multiplier_0_0/design_1_multiplier_0_0.dcp' for cell 'design_1_i/multiplier_0'
INFO: [Project 1-454] Reading design checkpoint 'l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1353.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [l:/FPGA/ICIG/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1353.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.594 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.744 . Memory (MB): peak = 1353.594 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12bb0ebcd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1612.996 ; gain = 259.402

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = e0ccce3187271c72.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1958.766 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 10eb7e4eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1958.766 ; gain = 44.852

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1 into driver instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: e6d92884

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1958.766 ; gain = 44.852
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 135ff06e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1958.766 ; gain = 44.852
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18a1962f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1958.766 ; gain = 44.852
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1364 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst to drive 1685 load(s) on clock net design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 16ce9e723

Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1958.766 ; gain = 44.852
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 16ce9e723

Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1958.766 ; gain = 44.852
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 16ce9e723

Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1958.766 ; gain = 44.852
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              37  |                                             65  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              46  |                                           1364  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1958.766 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fd28a554

Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1958.766 ; gain = 44.852

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 11b39b85b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2037.984 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11b39b85b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.898 . Memory (MB): peak = 2037.984 ; gain = 79.219

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11b39b85b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.984 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2037.984 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 108090e15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2037.984 ; gain = 684.391
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'L:/FPGA/ICIG/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file L:/FPGA/ICIG/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e30ac5d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2037.984 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1defbc303

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28c65901b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.942 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28c65901b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.950 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 28c65901b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.962 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25a5798b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2bb44018a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2bb44018a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 118 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 118, total 118, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 177 nets or LUTs. Breaked 118 LUTs, combined 59 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2037.984 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          118  |             59  |                   177  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           16  |              0  |                     8  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          134  |             59  |                   185  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 23b30df29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 16eca16f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16eca16f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 189c44c0f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 126486bec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17dc06b93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d59f0c20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1652ddb74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22ed298a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21b242a18

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24504be4c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 135898a08

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 135898a08

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1384e65d1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.920 | TNS=-226.263 |
Phase 1 Physical Synthesis Initialization | Checksum: 1564e41d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10c02166b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1384e65d1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.720. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 197de0840

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2037.984 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 197de0840

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 197de0840

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 197de0840

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 197de0840

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2037.984 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.984 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18fcae623

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.984 ; gain = 0.000
Ending Placer Task | Checksum: 1482dd5da

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'L:/FPGA/ICIG/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2037.984 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.44s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2037.984 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.720 | TNS=-174.559 |
Phase 1 Physical Synthesis Initialization | Checksum: 19d556196

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.352 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.720 | TNS=-174.559 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 19d556196

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.365 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.720 | TNS=-174.559 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK1. Created 2 instances.
INFO: [Physopt 32-735] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.679 | TNS=-174.373 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.627 | TNS=-173.803 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_18_n_0.  Re-placed instance design_1_i/multiplier_0/product[31]_INST_0_i_18
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.621 | TNS=-173.781 |
INFO: [Physopt 32-663] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[46].  Re-placed instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]
INFO: [Physopt 32-735] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.616 | TNS=-173.629 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.600 | TNS=-173.597 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_19_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[31]_INST_0_i_19_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.594 | TNS=-173.413 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[19]. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[19]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.584 | TNS=-172.855 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.577 | TNS=-172.813 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.573 | TNS=-172.789 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.556 | TNS=-172.687 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.554 | TNS=-172.675 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_4_n_0. Net driver design_1_i/multiplier_0/product[27]_INST_0_i_4 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.542 | TNS=-172.603 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_3_n_0.  Re-placed instance design_1_i/multiplier_0/product[27]_INST_0_i_3
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.529 | TNS=-172.525 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.526 | TNS=-172.507 |
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_18_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[30]_INST_0_i_18_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.513 | TNS=-172.321 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-782] Net design_1_i/multiplier_0/product[11] was not replicated
INFO: [Physopt 32-780] Instance design_1_i/system_ila_0/inst/ila_lib has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[11]. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[11]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.508 | TNS=-171.965 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.507 | TNS=-171.801 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[20]. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[20]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.503 | TNS=-171.219 |
INFO: [Physopt 32-663] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_12.  Re-placed instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8_srlopt
INFO: [Physopt 32-735] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.498 | TNS=-170.451 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.497 | TNS=-170.445 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_38_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[31]_INST_0_i_38_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.485 | TNS=-170.373 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_8_n_0.  Re-placed instance design_1_i/multiplier_0/product[19]_INST_0_i_8
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.482 | TNS=-170.325 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_3_n_0. Created 2 instances.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.477 | TNS=-169.958 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[27]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[25]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.472 | TNS=-169.932 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.467 | TNS=-169.734 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.464 | TNS=-168.802 |
INFO: [Physopt 32-663] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_3.  Re-placed instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8_srlopt
INFO: [Physopt 32-735] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.449 | TNS=-168.634 |
INFO: [Physopt 32-663] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32].  Re-placed instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
INFO: [Physopt 32-735] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.439 | TNS=-168.297 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.432 | TNS=-168.171 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.432 | TNS=-167.335 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.419 | TNS=-166.317 |
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_18_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[31]_INST_0_i_18_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_4_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.418 | TNS=-166.257 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_12_n_0.  Re-placed instance design_1_i/multiplier_0/product[23]_INST_0_i_12
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.418 | TNS=-166.251 |
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[13]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.417 | TNS=-165.993 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[25]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.415 | TNS=-165.927 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_1_n_0. Created 2 instances.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.406 | TNS=-165.442 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[25]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[25]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[25]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.405 | TNS=-165.402 |
INFO: [Physopt 32-81] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_5_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.399 | TNS=-165.138 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_2_n_0.  Re-placed instance design_1_i/multiplier_0/product[16]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.396 | TNS=-165.120 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.393 | TNS=-165.048 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.393 | TNS=-164.956 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[10]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.390 | TNS=-164.758 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_5_n_0.  Re-placed instance design_1_i/multiplier_0/product[31]_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.384 | TNS=-164.682 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.384 | TNS=-164.676 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[10]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.383 | TNS=-164.478 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.375 | TNS=-164.430 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_1_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_1_n_0_repN_1. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[27]_INST_0_i_1_comp_2.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[27]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.375 | TNS=-164.336 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_10_n_0.  Re-placed instance design_1_i/multiplier_0/product[13]_INST_0_i_10
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.364 | TNS=-164.088 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_19_n_0.  Re-placed instance design_1_i/multiplier_0/product[15]_INST_0_i_19
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.363 | TNS=-164.072 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.363 | TNS=-164.072 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_3_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[5]_INST_0_i_3_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[7]_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.360 | TNS=-164.044 |
INFO: [Physopt 32-663] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[36].  Re-placed instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]
INFO: [Physopt 32-735] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.359 | TNS=-164.013 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_7_n_0.  Re-placed instance design_1_i/multiplier_0/product[23]_INST_0_i_7
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.359 | TNS=-164.007 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_4_n_0.  Re-placed instance design_1_i/multiplier_0/product[5]_INST_0_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.358 | TNS=-163.713 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[25]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.356 | TNS=-163.701 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[22]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.353 | TNS=-163.671 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_1_n_0.  Re-placed instance design_1_i/multiplier_0/product[31]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.351 | TNS=-163.419 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.347 | TNS=-163.347 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.343 | TNS=-163.235 |
INFO: [Physopt 32-663] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[34].  Re-placed instance design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
INFO: [Physopt 32-735] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.342 | TNS=-163.215 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[6]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.341 | TNS=-163.163 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_8_n_0.  Re-placed instance design_1_i/multiplier_0/product[16]_INST_0_i_8
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.340 | TNS=-163.147 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_5_n_0.  Re-placed instance design_1_i/multiplier_0/product[15]_INST_0_i_5
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.339 | TNS=-163.083 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.337 | TNS=-163.063 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_18_n_0.  Re-placed instance design_1_i/multiplier_0/product[30]_INST_0_i_18_comp
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.336 | TNS=-163.055 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_8_n_0.  Re-placed instance design_1_i/multiplier_0/product[13]_INST_0_i_8
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.333 | TNS=-162.989 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[6]_INST_0_i_2_n_0.  Re-placed instance design_1_i/multiplier_0/product[6]_INST_0_i_2
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[6]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.331 | TNS=-162.915 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[3]_INST_0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.329 | TNS=-161.627 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.329 | TNS=-161.627 |
Phase 3 Critical Path Optimization | Checksum: 19d556196

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2037.984 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.329 | TNS=-161.627 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[36]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[18]. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[18]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.327 | TNS=-161.081 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_4_n_0.  Re-placed instance design_1_i/multiplier_0/product[19]_INST_0_i_4
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.326 | TNS=-161.051 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_9_n_0. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[13]_INST_0_i_9_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[10]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.322 | TNS=-160.853 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_10_n_0.  Re-placed instance design_1_i/multiplier_0/product[23]_INST_0_i_10
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.320 | TNS=-160.841 |
INFO: [Physopt 32-81] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.318 | TNS=-160.823 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[17]. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[17]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.317 | TNS=-159.991 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_3_n_0_repN. Critical path length was reduced through logic transformation on cell design_1_i/multiplier_0/product[19]_INST_0_i_3_replica_comp.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[18]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.317 | TNS=-159.943 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[6]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.314 | TNS=-159.763 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-782] Net design_1_i/multiplier_0/product[11] was not replicated
INFO: [Physopt 32-780] Instance design_1_i/system_ila_0/inst/ila_lib has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_1_n_0. Net driver design_1_i/multiplier_0/product[8]_INST_0_i_1 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.311 | TNS=-158.663 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.309 | TNS=-158.627 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/srlopt_n_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_40_n_0.  Re-placed instance design_1_i/multiplier_0/product[31]_INST_0_i_40
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.309 | TNS=-158.603 |
INFO: [Physopt 32-702] Processed net design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[46]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_19_n_0.  Re-placed instance design_1_i/multiplier_0/product[15]_INST_0_i_19
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[15]_INST_0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.309 | TNS=-158.603 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[7]_INST_0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.305 | TNS=-158.437 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.303 | TNS=-158.413 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.301 | TNS=-158.259 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.296 | TNS=-158.091 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.285 | TNS=-157.849 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.284 | TNS=-157.827 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[10]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.283 | TNS=-157.805 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[10]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.274 | TNS=-157.553 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[8]_INST_0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[3]_INST_0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.273 | TNS=-157.163 |
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_1_n_0.  Re-placed instance design_1_i/multiplier_0/product[19]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.268 | TNS=-157.133 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[19]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[18]_INST_0_i_1_n_0.  Re-placed instance design_1_i/multiplier_0/product[18]_INST_0_i_1
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[18]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.266 | TNS=-157.121 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[31]_INST_0_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[16]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.265 | TNS=-157.109 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_9_n_0.  Re-placed instance design_1_i/multiplier_0/product[5]_INST_0_i_9
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[5]_INST_0_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.265 | TNS=-157.109 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[10]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.264 | TNS=-157.043 |
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[30]_INST_0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[23]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[22]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[22]_INST_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.262 | TNS=-157.019 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[13]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net design_1_i/multiplier_0/product[11]_INST_0_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[3]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[3]_INST_0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[3]_INST_0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[1]_INST_0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/multiplier_0/product[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[5]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 19d556196

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.984 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.261 | TNS=-156.979 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.459  |         17.580  |            9  |              0  |                    97  |           0  |           2  |  00:00:09  |
|  Total          |          0.459  |         17.580  |            9  |              0  |                    97  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2037.984 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 248c72403

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
510 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.268 . Memory (MB): peak = 2037.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'L:/FPGA/ICIG/project_1/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c09254ed ConstDB: 0 ShapeSum: a19b1fa0 RouteDB: 0
Post Restoration Checksum: NetGraph: 22013ffa NumContArr: 10741f4b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2057.000 ; gain = 19.016

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2057.000 ; gain = 19.016

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.039 ; gain = 25.055

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.039 ; gain = 25.055
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
WARNING: [Route 35-41] Unusually high hold violations were detected on a large number of pins. This may result in high router runtime.
Phase 2.4 Update Timing | Checksum: 1a383f9ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2069.742 ; gain = 31.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.129 | TNS=-148.244| WHS=-15.059| THS=-1978.192|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 129e7ec02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.102 ; gain = 37.117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.129 | TNS=-147.931| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1dc533a08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2090.199 ; gain = 52.215

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4114
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4114
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19cf82923

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2090.199 ; gain = 52.215

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19cf82923

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2090.199 ; gain = 52.215
Phase 3 Initial Routing | Checksum: f884628a

Time (s): cpu = 00:10:42 ; elapsed = 00:05:24 . Memory (MB): peak = 2134.578 ; gain = 96.594
INFO: [Route 35-580] Design has 128 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+===========================================================================================================================================================================+
| Launch Clock | Capture Clock | Pin                                                                                                                                                                       |
+==============+===============+===========================================================================================================================================================================+
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8_srlopt/D                                                                          |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D                                                                                 |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt/D                                                                          |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D |
+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4406
 Number of Nodes with overlaps = 1346
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.712| TNS=-3775.084| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fb482d41

Time (s): cpu = 00:39:39 ; elapsed = 00:17:40 . Memory (MB): peak = 2179.578 ; gain = 141.594

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.812| TNS=-3774.245| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 113afef76

Time (s): cpu = 00:44:59 ; elapsed = 00:21:20 . Memory (MB): peak = 2179.578 ; gain = 141.594
Phase 4 Rip-up And Reroute | Checksum: 113afef76

Time (s): cpu = 00:44:59 ; elapsed = 00:21:20 . Memory (MB): peak = 2179.578 ; gain = 141.594

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 105596bb4

Time (s): cpu = 00:45:00 ; elapsed = 00:21:20 . Memory (MB): peak = 2179.578 ; gain = 141.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.712| TNS=-3775.084| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 133f24123

Time (s): cpu = 00:45:02 ; elapsed = 00:21:21 . Memory (MB): peak = 2179.578 ; gain = 141.594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 133f24123

Time (s): cpu = 00:45:02 ; elapsed = 00:21:21 . Memory (MB): peak = 2179.578 ; gain = 141.594
Phase 5 Delay and Skew Optimization | Checksum: 133f24123

Time (s): cpu = 00:45:02 ; elapsed = 00:21:21 . Memory (MB): peak = 2179.578 ; gain = 141.594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180a3637e

Time (s): cpu = 00:45:02 ; elapsed = 00:21:22 . Memory (MB): peak = 2179.578 ; gain = 141.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.712| TNS=-3775.084| WHS=-14.966| THS=-1313.802|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: c9a0831c

Time (s): cpu = 01:02:17 ; elapsed = 00:34:02 . Memory (MB): peak = 2815.930 ; gain = 777.945
Phase 6.1 Hold Fix Iter | Checksum: c9a0831c

Time (s): cpu = 01:02:17 ; elapsed = 00:34:02 . Memory (MB): peak = 2815.930 ; gain = 777.945

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-100.374| TNS=-7011.889| WHS=-14.966| THS=-715.824|


*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_physopt.dcp

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1350.285 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1350.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1564.215 ; gain = 6.500
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1564.215 ; gain = 6.500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1564.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1564.215 ; gain = 213.930
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c09254ed ConstDB: 0 ShapeSum: a19b1fa0 RouteDB: 0
Post Restoration Checksum: NetGraph: 22013ffa NumContArr: 10741f4b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.043 ; gain = 57.289

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.043 ; gain = 57.289

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.086 ; gain = 63.332

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 32755f45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.086 ; gain = 63.332
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
WARNING: [Route 35-41] Unusually high hold violations were detected on a large number of pins. This may result in high router runtime.
Phase 2.4 Update Timing | Checksum: 1a383f9ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1680.109 ; gain = 70.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.129 | TNS=-148.244| WHS=-15.059| THS=-1978.192|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 129e7ec02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1685.652 ; gain = 75.898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.129 | TNS=-147.931| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1dc533a08

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.750 ; gain = 90.996

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4114
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4114
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19cf82923

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.750 ; gain = 90.996

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19cf82923

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.750 ; gain = 90.996
Phase 3 Initial Routing | Checksum: f884628a

Time (s): cpu = 00:09:49 ; elapsed = 00:05:00 . Memory (MB): peak = 1746.180 ; gain = 136.426
INFO: [Route 35-580] Design has 128 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+===========================================================================================================================================================================+
| Launch Clock | Capture Clock | Pin                                                                                                                                                                       |
+==============+===============+===========================================================================================================================================================================+
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8_srlopt/D                                                                          |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D                                                                                 |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8_srlopt/D                                                                          |
| clk_fpga_1   | clk_fpga_0    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]/D |
+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4406
 Number of Nodes with overlaps = 1346
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.712| TNS=-3775.084| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fb482d41

Time (s): cpu = 00:34:35 ; elapsed = 00:16:22 . Memory (MB): peak = 1790.879 ; gain = 181.125

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.812| TNS=-3774.245| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 113afef76

Time (s): cpu = 00:39:27 ; elapsed = 00:19:44 . Memory (MB): peak = 1790.879 ; gain = 181.125
Phase 4 Rip-up And Reroute | Checksum: 113afef76

Time (s): cpu = 00:39:27 ; elapsed = 00:19:44 . Memory (MB): peak = 1790.879 ; gain = 181.125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 105596bb4

Time (s): cpu = 00:39:27 ; elapsed = 00:19:45 . Memory (MB): peak = 1790.879 ; gain = 181.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.712| TNS=-3775.084| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 133f24123

Time (s): cpu = 00:39:29 ; elapsed = 00:19:46 . Memory (MB): peak = 1790.879 ; gain = 181.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 133f24123

Time (s): cpu = 00:39:29 ; elapsed = 00:19:46 . Memory (MB): peak = 1790.879 ; gain = 181.125
Phase 5 Delay and Skew Optimization | Checksum: 133f24123

Time (s): cpu = 00:39:29 ; elapsed = 00:19:46 . Memory (MB): peak = 1790.879 ; gain = 181.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180a3637e

Time (s): cpu = 00:39:30 ; elapsed = 00:19:46 . Memory (MB): peak = 1790.879 ; gain = 181.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-70.712| TNS=-3775.084| WHS=-14.966| THS=-1313.802|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: c9a0831c

Time (s): cpu = 00:55:42 ; elapsed = 00:31:39 . Memory (MB): peak = 2427.059 ; gain = 817.305
Phase 6.1 Hold Fix Iter | Checksum: c9a0831c

Time (s): cpu = 00:55:42 ; elapsed = 00:31:39 . Memory (MB): peak = 2427.059 ; gain = 817.305

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-100.374| TNS=-7011.889| WHS=-14.966| THS=-715.824|

Phase 6.2 Additional Hold Fix | Checksum: fa0e3be8

Time (s): cpu = 01:25:03 ; elapsed = 00:53:24 . Memory (MB): peak = 2427.059 ; gain = 817.305
 Number of Nodes with overlaps = 1154
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 2850 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/multiplier_0/product[31]_INST_0_i_40/I0
	design_1_i/multiplier_0/product[19]_INST_0_i_6/I5
	design_1_i/multiplier_0/product[21]_INST_0_i_3/I5
	design_1_i/multiplier_0/product[23]_INST_0_i_2/I5
	design_1_i/multiplier_0/product[19]_INST_0_i_10/I0
	design_1_i/multiplier_0/product[23]_INST_0_i_12/I0
	design_1_i/multiplier_0/product[23]_INST_0_i_13/I2
	design_1_i/multiplier_0/product[18]_INST_0_i_5/I3
	design_1_i/multiplier_0/product[31]_INST_0_i_51/I3
	design_1_i/multiplier_0/product[23]_INST_0_i_12/I1
	.. and 2840 more pins.

Phase 6 Post Hold Fix | Checksum: 1b0e4faeb

Time (s): cpu = 02:04:06 ; elapsed = 01:11:28 . Memory (MB): peak = 2427.059 ; gain = 817.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.6672 %
  Global Horizontal Routing Utilization  = 19.2125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y0 -> INT_R_X29Y1
   INT_L_X30Y0 -> INT_R_X31Y1
South Dir 2x2 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y30 -> INT_R_X5Y31
East Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y0 -> INT_R_X29Y1
   INT_L_X30Y0 -> INT_R_X31Y1
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y41 -> INT_L_X4Y41
   INT_R_X13Y39 -> INT_R_X13Y39
   INT_R_X9Y38 -> INT_R_X9Y38
   INT_L_X10Y38 -> INT_L_X10Y38
   INT_L_X10Y37 -> INT_L_X10Y37

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 1879b564f

Time (s): cpu = 02:04:06 ; elapsed = 01:11:28 . Memory (MB): peak = 2427.059 ; gain = 817.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1879b564f

Time (s): cpu = 02:04:06 ; elapsed = 01:11:28 . Memory (MB): peak = 2427.059 ; gain = 817.305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cfb3aa6a

Time (s): cpu = 02:04:06 ; elapsed = 01:11:28 . Memory (MB): peak = 2427.059 ; gain = 817.305

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: ec8b6bf6

Time (s): cpu = 02:04:07 ; elapsed = 01:11:28 . Memory (MB): peak = 2427.059 ; gain = 817.305
INFO: [Route 35-57] Estimated Timing Summary | WNS=-143.862| TNS=-8758.387| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ec8b6bf6

Time (s): cpu = 02:04:07 ; elapsed = 01:11:28 . Memory (MB): peak = 2427.059 ; gain = 817.305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 02:04:07 ; elapsed = 01:11:28 . Memory (MB): peak = 2427.059 ; gain = 817.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 02:04:09 ; elapsed = 01:11:30 . Memory (MB): peak = 2427.059 ; gain = 862.844
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2427.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'L:/FPGA/ICIG/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file L:/FPGA/ICIG/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file L:/FPGA/ICIG/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A4))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2427.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 25 23:40:46 2023...
