{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 21 23:57:27 2015 " "Info: Processing started: Wed Jan 21 23:57:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CNN EP1AGX20CF484C6 " "Info: Selected device EP1AGX20CF484C6 for design \"CNN\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX35CF484C6 " "Info: Device EP1AGX35CF484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX35CF484I6 " "Info: Device EP1AGX35CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX60CF484C6 " "Info: Device EP1AGX60CF484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX60CF484I6 " "Info: Device EP1AGX60CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX50CF484C6 " "Info: Device EP1AGX50CF484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX50CF484I6 " "Info: Device EP1AGX50CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1AGX20CF484I6 " "Info: Device EP1AGX20CF484I6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ D11 " "Info: Pin ~DATA0~ is reserved at location D11" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2344 2344 " "Critical Warning: No exact pin location assignment(s) for 2344 pins of 2344 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[7\] " "Info: Pin A9_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[6\] " "Info: Pin A9_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[5\] " "Info: Pin A9_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[4\] " "Info: Pin A9_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[3\] " "Info: Pin A9_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[2\] " "Info: Pin A9_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[1\] " "Info: Pin A9_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_1\[0\] " "Info: Pin A9_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1928 2488 2656 1944 "A9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[7\] " "Info: Pin A9_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[6\] " "Info: Pin A9_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[5\] " "Info: Pin A9_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[4\] " "Info: Pin A9_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[3\] " "Info: Pin A9_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[2\] " "Info: Pin A9_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[1\] " "Info: Pin A9_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_2\[0\] " "Info: Pin A9_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2056 2488 2656 2072 "A9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[7\] " "Info: Pin A9_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[6\] " "Info: Pin A9_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[5\] " "Info: Pin A9_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[4\] " "Info: Pin A9_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[3\] " "Info: Pin A9_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[2\] " "Info: Pin A9_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[1\] " "Info: Pin A9_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_3\[0\] " "Info: Pin A9_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2184 2488 2656 2200 "A9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[7\] " "Info: Pin A9_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[6\] " "Info: Pin A9_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[5\] " "Info: Pin A9_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[4\] " "Info: Pin A9_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[3\] " "Info: Pin A9_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[2\] " "Info: Pin A9_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[1\] " "Info: Pin A9_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_4\[0\] " "Info: Pin A9_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2296 2488 2656 2312 "A9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[7\] " "Info: Pin A9_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[6\] " "Info: Pin A9_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[5\] " "Info: Pin A9_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[4\] " "Info: Pin A9_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[3\] " "Info: Pin A9_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[2\] " "Info: Pin A9_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[1\] " "Info: Pin A9_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_5\[0\] " "Info: Pin A9_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1848 2488 2656 1864 "A9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[7\] " "Info: Pin A9_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[6\] " "Info: Pin A9_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[5\] " "Info: Pin A9_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[4\] " "Info: Pin A9_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[3\] " "Info: Pin A9_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[2\] " "Info: Pin A9_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[1\] " "Info: Pin A9_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_6\[0\] " "Info: Pin A9_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1976 2488 2656 1992 "A9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[7\] " "Info: Pin A9_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[6\] " "Info: Pin A9_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[5\] " "Info: Pin A9_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[4\] " "Info: Pin A9_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[3\] " "Info: Pin A9_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[2\] " "Info: Pin A9_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[1\] " "Info: Pin A9_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_7\[0\] " "Info: Pin A9_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2104 2488 2656 2120 "A9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[7\] " "Info: Pin A9_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[6\] " "Info: Pin A9_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[5\] " "Info: Pin A9_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[4\] " "Info: Pin A9_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[3\] " "Info: Pin A9_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[2\] " "Info: Pin A9_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[1\] " "Info: Pin A9_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_8\[0\] " "Info: Pin A9_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2232 2488 2656 2248 "A9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[7\] " "Info: Pin A9_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[6\] " "Info: Pin A9_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[5\] " "Info: Pin A9_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[4\] " "Info: Pin A9_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[3\] " "Info: Pin A9_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[2\] " "Info: Pin A9_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[1\] " "Info: Pin A9_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A9_9\[0\] " "Info: Pin A9_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A9_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2360 2488 2656 2376 "A9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A9_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[7\] " "Info: Pin B9_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[6\] " "Info: Pin B9_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[5\] " "Info: Pin B9_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[4\] " "Info: Pin B9_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[3\] " "Info: Pin B9_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[2\] " "Info: Pin B9_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[1\] " "Info: Pin B9_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_1\[0\] " "Info: Pin B9_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1912 2488 2656 1928 "B9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[7\] " "Info: Pin B9_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[6\] " "Info: Pin B9_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[5\] " "Info: Pin B9_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[4\] " "Info: Pin B9_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[3\] " "Info: Pin B9_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[2\] " "Info: Pin B9_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[1\] " "Info: Pin B9_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_2\[0\] " "Info: Pin B9_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2040 2488 2656 2056 "B9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[7\] " "Info: Pin B9_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[6\] " "Info: Pin B9_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[5\] " "Info: Pin B9_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[4\] " "Info: Pin B9_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[3\] " "Info: Pin B9_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[2\] " "Info: Pin B9_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[1\] " "Info: Pin B9_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_3\[0\] " "Info: Pin B9_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2168 2488 2656 2184 "B9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[7\] " "Info: Pin B9_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[6\] " "Info: Pin B9_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[5\] " "Info: Pin B9_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[4\] " "Info: Pin B9_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[3\] " "Info: Pin B9_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[2\] " "Info: Pin B9_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[1\] " "Info: Pin B9_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_4\[0\] " "Info: Pin B9_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2312 2488 2656 2328 "B9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[7\] " "Info: Pin B9_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[6\] " "Info: Pin B9_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[5\] " "Info: Pin B9_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[4\] " "Info: Pin B9_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[3\] " "Info: Pin B9_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[2\] " "Info: Pin B9_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[1\] " "Info: Pin B9_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_5\[0\] " "Info: Pin B9_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1880 2488 2656 1896 "B9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[7\] " "Info: Pin B9_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[6\] " "Info: Pin B9_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[5\] " "Info: Pin B9_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[4\] " "Info: Pin B9_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[3\] " "Info: Pin B9_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[2\] " "Info: Pin B9_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[1\] " "Info: Pin B9_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_6\[0\] " "Info: Pin B9_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2008 2488 2656 2024 "B9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[7\] " "Info: Pin B9_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[6\] " "Info: Pin B9_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[5\] " "Info: Pin B9_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[4\] " "Info: Pin B9_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[3\] " "Info: Pin B9_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[2\] " "Info: Pin B9_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[1\] " "Info: Pin B9_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_7\[0\] " "Info: Pin B9_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2136 2488 2656 2152 "B9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[7\] " "Info: Pin B9_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[6\] " "Info: Pin B9_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[5\] " "Info: Pin B9_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[4\] " "Info: Pin B9_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[3\] " "Info: Pin B9_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[2\] " "Info: Pin B9_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[1\] " "Info: Pin B9_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_8\[0\] " "Info: Pin B9_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2264 2488 2656 2280 "B9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[7\] " "Info: Pin B9_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[6\] " "Info: Pin B9_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[5\] " "Info: Pin B9_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[4\] " "Info: Pin B9_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[3\] " "Info: Pin B9_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[2\] " "Info: Pin B9_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[1\] " "Info: Pin B9_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B9_9\[0\] " "Info: Pin B9_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B9_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2392 2488 2656 2408 "B9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B9_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[15\] " "Info: Pin I9\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[14\] " "Info: Pin I9\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[13\] " "Info: Pin I9\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[12\] " "Info: Pin I9\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[11\] " "Info: Pin I9\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[10\] " "Info: Pin I9\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[9\] " "Info: Pin I9\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[8\] " "Info: Pin I9\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[7\] " "Info: Pin I9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[6\] " "Info: Pin I9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[5\] " "Info: Pin I9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[4\] " "Info: Pin I9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[3\] " "Info: Pin I9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[2\] " "Info: Pin I9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[1\] " "Info: Pin I9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I9\[0\] " "Info: Pin I9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2424 2488 2656 2440 "I9\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[7\] " "Info: Pin U9_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[6\] " "Info: Pin U9_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[5\] " "Info: Pin U9_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[4\] " "Info: Pin U9_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[3\] " "Info: Pin U9_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[2\] " "Info: Pin U9_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[1\] " "Info: Pin U9_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_1\[0\] " "Info: Pin U9_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1944 2488 2656 1960 "U9_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[7\] " "Info: Pin U9_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[6\] " "Info: Pin U9_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[5\] " "Info: Pin U9_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[4\] " "Info: Pin U9_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[3\] " "Info: Pin U9_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[2\] " "Info: Pin U9_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[1\] " "Info: Pin U9_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_2\[0\] " "Info: Pin U9_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2072 2488 2656 2088 "U9_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[7\] " "Info: Pin U9_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[6\] " "Info: Pin U9_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[5\] " "Info: Pin U9_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[4\] " "Info: Pin U9_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[3\] " "Info: Pin U9_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[2\] " "Info: Pin U9_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[1\] " "Info: Pin U9_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_3\[0\] " "Info: Pin U9_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2200 2488 2656 2216 "U9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[7\] " "Info: Pin U9_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[6\] " "Info: Pin U9_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[5\] " "Info: Pin U9_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[4\] " "Info: Pin U9_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[3\] " "Info: Pin U9_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[2\] " "Info: Pin U9_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[1\] " "Info: Pin U9_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_4\[0\] " "Info: Pin U9_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2344 2488 2656 2360 "U9_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[7\] " "Info: Pin U9_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[6\] " "Info: Pin U9_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[5\] " "Info: Pin U9_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[4\] " "Info: Pin U9_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[3\] " "Info: Pin U9_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[2\] " "Info: Pin U9_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[1\] " "Info: Pin U9_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_5\[0\] " "Info: Pin U9_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1896 2488 2656 1912 "U9_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[7\] " "Info: Pin U9_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[6\] " "Info: Pin U9_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[5\] " "Info: Pin U9_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[4\] " "Info: Pin U9_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[3\] " "Info: Pin U9_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[2\] " "Info: Pin U9_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[1\] " "Info: Pin U9_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_6\[0\] " "Info: Pin U9_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2024 2488 2656 2040 "U9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[7\] " "Info: Pin U9_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[6\] " "Info: Pin U9_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[5\] " "Info: Pin U9_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[4\] " "Info: Pin U9_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[3\] " "Info: Pin U9_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[2\] " "Info: Pin U9_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[1\] " "Info: Pin U9_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_7\[0\] " "Info: Pin U9_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2152 2488 2656 2168 "U9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[7\] " "Info: Pin U9_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[6\] " "Info: Pin U9_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[5\] " "Info: Pin U9_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[4\] " "Info: Pin U9_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[3\] " "Info: Pin U9_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[2\] " "Info: Pin U9_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[1\] " "Info: Pin U9_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_8\[0\] " "Info: Pin U9_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2280 2488 2656 2296 "U9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[7\] " "Info: Pin U9_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[6\] " "Info: Pin U9_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[5\] " "Info: Pin U9_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[4\] " "Info: Pin U9_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[3\] " "Info: Pin U9_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[2\] " "Info: Pin U9_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[1\] " "Info: Pin U9_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U9_9\[0\] " "Info: Pin U9_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U9_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2408 2488 2656 2424 "U9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U9_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[7\] " "Info: Pin A5_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[6\] " "Info: Pin A5_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[5\] " "Info: Pin A5_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[4\] " "Info: Pin A5_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[3\] " "Info: Pin A5_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[2\] " "Info: Pin A5_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[1\] " "Info: Pin A5_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_1\[0\] " "Info: Pin A5_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 1408 1576 1088 "A5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[7\] " "Info: Pin A5_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[6\] " "Info: Pin A5_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[5\] " "Info: Pin A5_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[4\] " "Info: Pin A5_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[3\] " "Info: Pin A5_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[2\] " "Info: Pin A5_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[1\] " "Info: Pin A5_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_2\[0\] " "Info: Pin A5_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 1408 1576 1216 "A5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[7\] " "Info: Pin A5_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[6\] " "Info: Pin A5_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[5\] " "Info: Pin A5_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[4\] " "Info: Pin A5_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[3\] " "Info: Pin A5_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[2\] " "Info: Pin A5_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[1\] " "Info: Pin A5_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_3\[0\] " "Info: Pin A5_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 1408 1576 1344 "A5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[7\] " "Info: Pin A5_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[6\] " "Info: Pin A5_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[5\] " "Info: Pin A5_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[4\] " "Info: Pin A5_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[3\] " "Info: Pin A5_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[2\] " "Info: Pin A5_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[1\] " "Info: Pin A5_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_4\[0\] " "Info: Pin A5_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 1408 1576 1456 "A5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[7\] " "Info: Pin A5_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[6\] " "Info: Pin A5_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[5\] " "Info: Pin A5_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[4\] " "Info: Pin A5_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[3\] " "Info: Pin A5_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[2\] " "Info: Pin A5_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[1\] " "Info: Pin A5_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_5\[0\] " "Info: Pin A5_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 1408 1576 1008 "A5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[7\] " "Info: Pin A5_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[6\] " "Info: Pin A5_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[5\] " "Info: Pin A5_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[4\] " "Info: Pin A5_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[3\] " "Info: Pin A5_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[2\] " "Info: Pin A5_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[1\] " "Info: Pin A5_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_6\[0\] " "Info: Pin A5_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 1408 1576 1136 "A5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[7\] " "Info: Pin A5_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[6\] " "Info: Pin A5_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[5\] " "Info: Pin A5_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[4\] " "Info: Pin A5_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[3\] " "Info: Pin A5_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[2\] " "Info: Pin A5_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[1\] " "Info: Pin A5_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_7\[0\] " "Info: Pin A5_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 1408 1576 1264 "A5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[7\] " "Info: Pin A5_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[6\] " "Info: Pin A5_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[5\] " "Info: Pin A5_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[4\] " "Info: Pin A5_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[3\] " "Info: Pin A5_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[2\] " "Info: Pin A5_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[1\] " "Info: Pin A5_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_8\[0\] " "Info: Pin A5_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 1408 1576 1392 "A5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[7\] " "Info: Pin A5_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[6\] " "Info: Pin A5_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[5\] " "Info: Pin A5_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[4\] " "Info: Pin A5_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[3\] " "Info: Pin A5_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[2\] " "Info: Pin A5_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[1\] " "Info: Pin A5_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5_9\[0\] " "Info: Pin A5_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A5_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 1408 1576 1520 "A5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[7\] " "Info: Pin B5_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[6\] " "Info: Pin B5_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[5\] " "Info: Pin B5_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[4\] " "Info: Pin B5_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[3\] " "Info: Pin B5_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[2\] " "Info: Pin B5_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[1\] " "Info: Pin B5_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_1\[0\] " "Info: Pin B5_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 1408 1576 1072 "B5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[7\] " "Info: Pin B5_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[6\] " "Info: Pin B5_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[5\] " "Info: Pin B5_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[4\] " "Info: Pin B5_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[3\] " "Info: Pin B5_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[2\] " "Info: Pin B5_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[1\] " "Info: Pin B5_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_2\[0\] " "Info: Pin B5_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 1408 1576 1200 "B5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[7\] " "Info: Pin B5_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[6\] " "Info: Pin B5_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[5\] " "Info: Pin B5_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[4\] " "Info: Pin B5_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[3\] " "Info: Pin B5_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[2\] " "Info: Pin B5_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[1\] " "Info: Pin B5_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_3\[0\] " "Info: Pin B5_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 1408 1576 1328 "B5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[7\] " "Info: Pin B5_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[6\] " "Info: Pin B5_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[5\] " "Info: Pin B5_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[4\] " "Info: Pin B5_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[3\] " "Info: Pin B5_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[2\] " "Info: Pin B5_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[1\] " "Info: Pin B5_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_4\[0\] " "Info: Pin B5_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 1408 1576 1472 "B5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[7\] " "Info: Pin B5_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[6\] " "Info: Pin B5_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[5\] " "Info: Pin B5_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[4\] " "Info: Pin B5_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[3\] " "Info: Pin B5_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[2\] " "Info: Pin B5_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[1\] " "Info: Pin B5_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_5\[0\] " "Info: Pin B5_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 1408 1576 1040 "B5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[7\] " "Info: Pin B5_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[6\] " "Info: Pin B5_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[5\] " "Info: Pin B5_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[4\] " "Info: Pin B5_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[3\] " "Info: Pin B5_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[2\] " "Info: Pin B5_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[1\] " "Info: Pin B5_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_6\[0\] " "Info: Pin B5_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 1408 1576 1168 "B5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[7\] " "Info: Pin B5_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[6\] " "Info: Pin B5_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[5\] " "Info: Pin B5_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[4\] " "Info: Pin B5_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[3\] " "Info: Pin B5_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[2\] " "Info: Pin B5_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[1\] " "Info: Pin B5_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_7\[0\] " "Info: Pin B5_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 1408 1576 1296 "B5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[7\] " "Info: Pin B5_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[6\] " "Info: Pin B5_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[5\] " "Info: Pin B5_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[4\] " "Info: Pin B5_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[3\] " "Info: Pin B5_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[2\] " "Info: Pin B5_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[1\] " "Info: Pin B5_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_8\[0\] " "Info: Pin B5_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 1408 1576 1424 "B5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 915 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[7\] " "Info: Pin B5_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[6\] " "Info: Pin B5_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 917 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[5\] " "Info: Pin B5_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 918 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[4\] " "Info: Pin B5_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 919 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[3\] " "Info: Pin B5_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[2\] " "Info: Pin B5_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 921 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[1\] " "Info: Pin B5_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 922 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5_9\[0\] " "Info: Pin B5_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B5_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 1408 1576 1552 "B5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 923 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[15\] " "Info: Pin I5\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 924 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[14\] " "Info: Pin I5\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[13\] " "Info: Pin I5\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 926 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[12\] " "Info: Pin I5\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[11\] " "Info: Pin I5\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[10\] " "Info: Pin I5\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[9\] " "Info: Pin I5\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 930 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[8\] " "Info: Pin I5\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[7\] " "Info: Pin I5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 932 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[6\] " "Info: Pin I5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[5\] " "Info: Pin I5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[4\] " "Info: Pin I5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[3\] " "Info: Pin I5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[2\] " "Info: Pin I5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[1\] " "Info: Pin I5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I5\[0\] " "Info: Pin I5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 1408 1576 1584 "I5\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[7\] " "Info: Pin U5_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 940 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[6\] " "Info: Pin U5_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 941 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[5\] " "Info: Pin U5_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[4\] " "Info: Pin U5_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 943 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[3\] " "Info: Pin U5_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[2\] " "Info: Pin U5_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 945 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[1\] " "Info: Pin U5_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 946 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_1\[0\] " "Info: Pin U5_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 1408 1576 1104 "U5_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 947 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[7\] " "Info: Pin U5_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 948 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[6\] " "Info: Pin U5_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 949 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[5\] " "Info: Pin U5_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 950 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[4\] " "Info: Pin U5_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 951 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[3\] " "Info: Pin U5_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 952 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[2\] " "Info: Pin U5_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 953 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[1\] " "Info: Pin U5_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 954 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_2\[0\] " "Info: Pin U5_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 1408 1576 1232 "U5_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 955 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[7\] " "Info: Pin U5_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 956 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[6\] " "Info: Pin U5_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 957 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[5\] " "Info: Pin U5_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[4\] " "Info: Pin U5_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 959 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[3\] " "Info: Pin U5_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[2\] " "Info: Pin U5_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 961 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[1\] " "Info: Pin U5_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_3\[0\] " "Info: Pin U5_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 1408 1576 1360 "U5_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 963 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[7\] " "Info: Pin U5_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[6\] " "Info: Pin U5_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 965 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[5\] " "Info: Pin U5_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 966 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[4\] " "Info: Pin U5_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 967 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[3\] " "Info: Pin U5_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 968 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[2\] " "Info: Pin U5_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 969 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[1\] " "Info: Pin U5_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 970 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_4\[0\] " "Info: Pin U5_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 1408 1576 1504 "U5_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 971 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[7\] " "Info: Pin U5_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 972 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[6\] " "Info: Pin U5_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 973 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[5\] " "Info: Pin U5_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 974 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[4\] " "Info: Pin U5_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 975 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[3\] " "Info: Pin U5_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[2\] " "Info: Pin U5_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 977 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[1\] " "Info: Pin U5_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_5\[0\] " "Info: Pin U5_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 1408 1576 1056 "U5_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 979 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[7\] " "Info: Pin U5_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[6\] " "Info: Pin U5_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 981 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[5\] " "Info: Pin U5_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[4\] " "Info: Pin U5_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 983 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[3\] " "Info: Pin U5_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 984 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[2\] " "Info: Pin U5_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 985 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[1\] " "Info: Pin U5_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 986 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_6\[0\] " "Info: Pin U5_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 1408 1576 1184 "U5_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 987 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[7\] " "Info: Pin U5_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 988 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[6\] " "Info: Pin U5_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 989 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[5\] " "Info: Pin U5_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 990 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[4\] " "Info: Pin U5_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 991 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[3\] " "Info: Pin U5_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 992 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[2\] " "Info: Pin U5_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 993 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[1\] " "Info: Pin U5_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 994 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_7\[0\] " "Info: Pin U5_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 1408 1576 1312 "U5_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 995 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[7\] " "Info: Pin U5_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 996 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[6\] " "Info: Pin U5_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 997 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[5\] " "Info: Pin U5_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 998 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[4\] " "Info: Pin U5_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 999 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[3\] " "Info: Pin U5_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1000 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[2\] " "Info: Pin U5_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1001 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[1\] " "Info: Pin U5_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1002 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_8\[0\] " "Info: Pin U5_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 1408 1576 1440 "U5_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[7\] " "Info: Pin U5_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[6\] " "Info: Pin U5_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[5\] " "Info: Pin U5_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[4\] " "Info: Pin U5_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[3\] " "Info: Pin U5_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[2\] " "Info: Pin U5_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[1\] " "Info: Pin U5_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U5_9\[0\] " "Info: Pin U5_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U5_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 1408 1576 1568 "U5_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U5_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[7\] " "Info: Pin A1_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[6\] " "Info: Pin A1_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[5\] " "Info: Pin A1_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[4\] " "Info: Pin A1_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[3\] " "Info: Pin A1_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[2\] " "Info: Pin A1_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[1\] " "Info: Pin A1_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_1\[0\] " "Info: Pin A1_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 328 496 312 "A1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[7\] " "Info: Pin A1_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[6\] " "Info: Pin A1_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1021 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[5\] " "Info: Pin A1_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1022 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[4\] " "Info: Pin A1_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1023 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[3\] " "Info: Pin A1_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1024 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[2\] " "Info: Pin A1_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1025 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[1\] " "Info: Pin A1_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1026 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_2\[0\] " "Info: Pin A1_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 328 496 440 "A1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[7\] " "Info: Pin A1_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[6\] " "Info: Pin A1_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[5\] " "Info: Pin A1_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[4\] " "Info: Pin A1_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[3\] " "Info: Pin A1_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[2\] " "Info: Pin A1_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[1\] " "Info: Pin A1_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_3\[0\] " "Info: Pin A1_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 328 496 568 "A1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[7\] " "Info: Pin A1_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[6\] " "Info: Pin A1_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[5\] " "Info: Pin A1_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[4\] " "Info: Pin A1_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[3\] " "Info: Pin A1_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[2\] " "Info: Pin A1_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[1\] " "Info: Pin A1_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_4\[0\] " "Info: Pin A1_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 328 496 680 "A1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[7\] " "Info: Pin A1_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[6\] " "Info: Pin A1_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[5\] " "Info: Pin A1_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[4\] " "Info: Pin A1_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1047 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[3\] " "Info: Pin A1_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[2\] " "Info: Pin A1_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1049 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[1\] " "Info: Pin A1_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1050 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_5\[0\] " "Info: Pin A1_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 328 496 232 "A1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1051 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[7\] " "Info: Pin A1_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1052 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[6\] " "Info: Pin A1_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1053 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[5\] " "Info: Pin A1_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1054 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[4\] " "Info: Pin A1_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1055 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[3\] " "Info: Pin A1_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1056 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[2\] " "Info: Pin A1_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1057 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[1\] " "Info: Pin A1_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1058 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_6\[0\] " "Info: Pin A1_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 328 496 360 "A1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1059 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[7\] " "Info: Pin A1_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1060 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[6\] " "Info: Pin A1_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1061 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[5\] " "Info: Pin A1_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1062 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[4\] " "Info: Pin A1_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1063 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[3\] " "Info: Pin A1_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1064 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[2\] " "Info: Pin A1_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1065 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[1\] " "Info: Pin A1_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1066 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_7\[0\] " "Info: Pin A1_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 328 496 488 "A1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1067 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[7\] " "Info: Pin A1_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1068 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[6\] " "Info: Pin A1_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[5\] " "Info: Pin A1_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[4\] " "Info: Pin A1_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[3\] " "Info: Pin A1_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[2\] " "Info: Pin A1_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[1\] " "Info: Pin A1_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_8\[0\] " "Info: Pin A1_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 328 496 616 "A1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[7\] " "Info: Pin A1_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[6\] " "Info: Pin A1_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1077 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[5\] " "Info: Pin A1_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[4\] " "Info: Pin A1_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1079 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[3\] " "Info: Pin A1_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[2\] " "Info: Pin A1_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1081 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[1\] " "Info: Pin A1_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1082 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1_9\[0\] " "Info: Pin A1_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A1_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 328 496 744 "A1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[7\] " "Info: Pin B1_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[6\] " "Info: Pin B1_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[5\] " "Info: Pin B1_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[4\] " "Info: Pin B1_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1087 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[3\] " "Info: Pin B1_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1088 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[2\] " "Info: Pin B1_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[1\] " "Info: Pin B1_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1090 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_1\[0\] " "Info: Pin B1_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 328 496 296 "B1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[7\] " "Info: Pin B1_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1092 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[6\] " "Info: Pin B1_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[5\] " "Info: Pin B1_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[4\] " "Info: Pin B1_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1095 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[3\] " "Info: Pin B1_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[2\] " "Info: Pin B1_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1097 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[1\] " "Info: Pin B1_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_2\[0\] " "Info: Pin B1_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 328 496 424 "B1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[7\] " "Info: Pin B1_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[6\] " "Info: Pin B1_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[5\] " "Info: Pin B1_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[4\] " "Info: Pin B1_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[3\] " "Info: Pin B1_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[2\] " "Info: Pin B1_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[1\] " "Info: Pin B1_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_3\[0\] " "Info: Pin B1_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 328 496 552 "B1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[7\] " "Info: Pin B1_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[6\] " "Info: Pin B1_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[5\] " "Info: Pin B1_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[4\] " "Info: Pin B1_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[3\] " "Info: Pin B1_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[2\] " "Info: Pin B1_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[1\] " "Info: Pin B1_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_4\[0\] " "Info: Pin B1_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 328 496 696 "B1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[7\] " "Info: Pin B1_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[6\] " "Info: Pin B1_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[5\] " "Info: Pin B1_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[4\] " "Info: Pin B1_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[3\] " "Info: Pin B1_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[2\] " "Info: Pin B1_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[1\] " "Info: Pin B1_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_5\[0\] " "Info: Pin B1_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 328 496 264 "B1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[7\] " "Info: Pin B1_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[6\] " "Info: Pin B1_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[5\] " "Info: Pin B1_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[4\] " "Info: Pin B1_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[3\] " "Info: Pin B1_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[2\] " "Info: Pin B1_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[1\] " "Info: Pin B1_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_6\[0\] " "Info: Pin B1_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 328 496 392 "B1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[7\] " "Info: Pin B1_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[6\] " "Info: Pin B1_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[5\] " "Info: Pin B1_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[4\] " "Info: Pin B1_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[3\] " "Info: Pin B1_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[2\] " "Info: Pin B1_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[1\] " "Info: Pin B1_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_7\[0\] " "Info: Pin B1_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 328 496 520 "B1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[7\] " "Info: Pin B1_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[6\] " "Info: Pin B1_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[5\] " "Info: Pin B1_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[4\] " "Info: Pin B1_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[3\] " "Info: Pin B1_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[2\] " "Info: Pin B1_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[1\] " "Info: Pin B1_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_8\[0\] " "Info: Pin B1_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 328 496 648 "B1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[7\] " "Info: Pin B1_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[6\] " "Info: Pin B1_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[5\] " "Info: Pin B1_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[4\] " "Info: Pin B1_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[3\] " "Info: Pin B1_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[2\] " "Info: Pin B1_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[1\] " "Info: Pin B1_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1_9\[0\] " "Info: Pin B1_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B1_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 328 496 776 "B1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[15\] " "Info: Pin I1\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[14\] " "Info: Pin I1\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[13\] " "Info: Pin I1\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[12\] " "Info: Pin I1\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[11\] " "Info: Pin I1\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[10\] " "Info: Pin I1\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[9\] " "Info: Pin I1\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[8\] " "Info: Pin I1\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[7\] " "Info: Pin I1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[6\] " "Info: Pin I1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[5\] " "Info: Pin I1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[4\] " "Info: Pin I1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[3\] " "Info: Pin I1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[2\] " "Info: Pin I1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[1\] " "Info: Pin I1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1\[0\] " "Info: Pin I1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 328 496 808 "I1\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[7\] " "Info: Pin U1_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[6\] " "Info: Pin U1_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[5\] " "Info: Pin U1_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[4\] " "Info: Pin U1_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[3\] " "Info: Pin U1_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[2\] " "Info: Pin U1_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[1\] " "Info: Pin U1_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_1\[0\] " "Info: Pin U1_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 328 496 328 "U1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[7\] " "Info: Pin U1_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[6\] " "Info: Pin U1_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[5\] " "Info: Pin U1_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[4\] " "Info: Pin U1_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[3\] " "Info: Pin U1_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[2\] " "Info: Pin U1_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[1\] " "Info: Pin U1_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_2\[0\] " "Info: Pin U1_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 328 496 456 "U1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[7\] " "Info: Pin U1_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[6\] " "Info: Pin U1_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[5\] " "Info: Pin U1_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[4\] " "Info: Pin U1_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[3\] " "Info: Pin U1_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[2\] " "Info: Pin U1_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[1\] " "Info: Pin U1_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_3\[0\] " "Info: Pin U1_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 328 496 584 "U1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[7\] " "Info: Pin U1_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[6\] " "Info: Pin U1_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[5\] " "Info: Pin U1_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[4\] " "Info: Pin U1_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[3\] " "Info: Pin U1_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[2\] " "Info: Pin U1_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[1\] " "Info: Pin U1_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_4\[0\] " "Info: Pin U1_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 328 496 728 "U1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[7\] " "Info: Pin U1_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[6\] " "Info: Pin U1_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[5\] " "Info: Pin U1_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[4\] " "Info: Pin U1_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[3\] " "Info: Pin U1_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[2\] " "Info: Pin U1_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[1\] " "Info: Pin U1_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_5\[0\] " "Info: Pin U1_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 328 496 280 "U1_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[7\] " "Info: Pin U1_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[6\] " "Info: Pin U1_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[5\] " "Info: Pin U1_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[4\] " "Info: Pin U1_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[3\] " "Info: Pin U1_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[2\] " "Info: Pin U1_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[1\] " "Info: Pin U1_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_6\[0\] " "Info: Pin U1_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 328 496 408 "U1_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[7\] " "Info: Pin U1_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[6\] " "Info: Pin U1_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[5\] " "Info: Pin U1_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[4\] " "Info: Pin U1_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[3\] " "Info: Pin U1_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[2\] " "Info: Pin U1_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[1\] " "Info: Pin U1_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_7\[0\] " "Info: Pin U1_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 328 496 536 "U1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[7\] " "Info: Pin U1_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[6\] " "Info: Pin U1_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[5\] " "Info: Pin U1_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[4\] " "Info: Pin U1_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[3\] " "Info: Pin U1_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[2\] " "Info: Pin U1_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[1\] " "Info: Pin U1_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_8\[0\] " "Info: Pin U1_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 328 496 664 "U1_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[7\] " "Info: Pin U1_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[6\] " "Info: Pin U1_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[5\] " "Info: Pin U1_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[4\] " "Info: Pin U1_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[3\] " "Info: Pin U1_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[2\] " "Info: Pin U1_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[1\] " "Info: Pin U1_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U1_9\[0\] " "Info: Pin U1_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U1_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 328 496 792 "U1_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U1_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[7\] " "Info: Pin Y1_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[6\] " "Info: Pin Y1_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[5\] " "Info: Pin Y1_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[4\] " "Info: Pin Y1_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[3\] " "Info: Pin Y1_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[2\] " "Info: Pin Y1_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[1\] " "Info: Pin Y1_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_1\[0\] " "Info: Pin Y1_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 328 496 344 "Y1_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[7\] " "Info: Pin Y1_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[6\] " "Info: Pin Y1_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[5\] " "Info: Pin Y1_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[4\] " "Info: Pin Y1_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[3\] " "Info: Pin Y1_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[2\] " "Info: Pin Y1_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[1\] " "Info: Pin Y1_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_2\[0\] " "Info: Pin Y1_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 328 496 472 "Y1_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[7\] " "Info: Pin Y1_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[6\] " "Info: Pin Y1_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[5\] " "Info: Pin Y1_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[4\] " "Info: Pin Y1_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[3\] " "Info: Pin Y1_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[2\] " "Info: Pin Y1_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[1\] " "Info: Pin Y1_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_3\[0\] " "Info: Pin Y1_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 328 496 600 "Y1_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[7\] " "Info: Pin Y1_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[6\] " "Info: Pin Y1_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[5\] " "Info: Pin Y1_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[4\] " "Info: Pin Y1_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[3\] " "Info: Pin Y1_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[2\] " "Info: Pin Y1_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[1\] " "Info: Pin Y1_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_4\[0\] " "Info: Pin Y1_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 696 328 496 712 "Y1_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[7\] " "Info: Pin A2_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[6\] " "Info: Pin A2_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[5\] " "Info: Pin A2_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[4\] " "Info: Pin A2_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[3\] " "Info: Pin A2_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[2\] " "Info: Pin A2_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[1\] " "Info: Pin A2_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_1\[0\] " "Info: Pin A2_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 296 1408 1576 312 "A2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[7\] " "Info: Pin A2_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[6\] " "Info: Pin A2_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[5\] " "Info: Pin A2_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[4\] " "Info: Pin A2_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[3\] " "Info: Pin A2_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[2\] " "Info: Pin A2_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[1\] " "Info: Pin A2_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_2\[0\] " "Info: Pin A2_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 424 1408 1576 440 "A2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[7\] " "Info: Pin A2_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[6\] " "Info: Pin A2_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[5\] " "Info: Pin A2_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[4\] " "Info: Pin A2_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[3\] " "Info: Pin A2_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[2\] " "Info: Pin A2_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[1\] " "Info: Pin A2_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_3\[0\] " "Info: Pin A2_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 552 1408 1576 568 "A2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[7\] " "Info: Pin A2_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[6\] " "Info: Pin A2_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[5\] " "Info: Pin A2_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[4\] " "Info: Pin A2_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[3\] " "Info: Pin A2_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[2\] " "Info: Pin A2_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[1\] " "Info: Pin A2_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_4\[0\] " "Info: Pin A2_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 664 1408 1576 680 "A2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[7\] " "Info: Pin A2_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[6\] " "Info: Pin A2_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[5\] " "Info: Pin A2_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[4\] " "Info: Pin A2_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[3\] " "Info: Pin A2_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[2\] " "Info: Pin A2_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[1\] " "Info: Pin A2_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_5\[0\] " "Info: Pin A2_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 216 1408 1576 232 "A2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[7\] " "Info: Pin A2_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[6\] " "Info: Pin A2_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[5\] " "Info: Pin A2_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[4\] " "Info: Pin A2_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[3\] " "Info: Pin A2_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[2\] " "Info: Pin A2_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[1\] " "Info: Pin A2_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_6\[0\] " "Info: Pin A2_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 344 1408 1576 360 "A2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[7\] " "Info: Pin A2_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[6\] " "Info: Pin A2_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[5\] " "Info: Pin A2_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[4\] " "Info: Pin A2_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[3\] " "Info: Pin A2_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[2\] " "Info: Pin A2_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[1\] " "Info: Pin A2_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_7\[0\] " "Info: Pin A2_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 472 1408 1576 488 "A2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[7\] " "Info: Pin A2_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[6\] " "Info: Pin A2_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[5\] " "Info: Pin A2_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[4\] " "Info: Pin A2_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[3\] " "Info: Pin A2_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[2\] " "Info: Pin A2_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[1\] " "Info: Pin A2_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_8\[0\] " "Info: Pin A2_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 600 1408 1576 616 "A2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[7\] " "Info: Pin A2_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[6\] " "Info: Pin A2_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[5\] " "Info: Pin A2_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[4\] " "Info: Pin A2_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[3\] " "Info: Pin A2_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[2\] " "Info: Pin A2_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[1\] " "Info: Pin A2_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2_9\[0\] " "Info: Pin A2_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A2_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 728 1408 1576 744 "A2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[7\] " "Info: Pin B2_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[6\] " "Info: Pin B2_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[5\] " "Info: Pin B2_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[4\] " "Info: Pin B2_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[3\] " "Info: Pin B2_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[2\] " "Info: Pin B2_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[1\] " "Info: Pin B2_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_1\[0\] " "Info: Pin B2_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 280 1408 1576 296 "B2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[7\] " "Info: Pin B2_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[6\] " "Info: Pin B2_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[5\] " "Info: Pin B2_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[4\] " "Info: Pin B2_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[3\] " "Info: Pin B2_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[2\] " "Info: Pin B2_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[1\] " "Info: Pin B2_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_2\[0\] " "Info: Pin B2_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 408 1408 1576 424 "B2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[7\] " "Info: Pin B2_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[6\] " "Info: Pin B2_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[5\] " "Info: Pin B2_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[4\] " "Info: Pin B2_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[3\] " "Info: Pin B2_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[2\] " "Info: Pin B2_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[1\] " "Info: Pin B2_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_3\[0\] " "Info: Pin B2_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 536 1408 1576 552 "B2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[7\] " "Info: Pin B2_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[6\] " "Info: Pin B2_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[5\] " "Info: Pin B2_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[4\] " "Info: Pin B2_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[3\] " "Info: Pin B2_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[2\] " "Info: Pin B2_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[1\] " "Info: Pin B2_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_4\[0\] " "Info: Pin B2_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 680 1408 1576 696 "B2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[7\] " "Info: Pin B2_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[6\] " "Info: Pin B2_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[5\] " "Info: Pin B2_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[4\] " "Info: Pin B2_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[3\] " "Info: Pin B2_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[2\] " "Info: Pin B2_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[1\] " "Info: Pin B2_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_5\[0\] " "Info: Pin B2_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 248 1408 1576 264 "B2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[7\] " "Info: Pin B2_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[6\] " "Info: Pin B2_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[5\] " "Info: Pin B2_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[4\] " "Info: Pin B2_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[3\] " "Info: Pin B2_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[2\] " "Info: Pin B2_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[1\] " "Info: Pin B2_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_6\[0\] " "Info: Pin B2_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 376 1408 1576 392 "B2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[7\] " "Info: Pin B2_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[6\] " "Info: Pin B2_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[5\] " "Info: Pin B2_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[4\] " "Info: Pin B2_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[3\] " "Info: Pin B2_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[2\] " "Info: Pin B2_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[1\] " "Info: Pin B2_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_7\[0\] " "Info: Pin B2_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 504 1408 1576 520 "B2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[7\] " "Info: Pin B2_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[6\] " "Info: Pin B2_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[5\] " "Info: Pin B2_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[4\] " "Info: Pin B2_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[3\] " "Info: Pin B2_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[2\] " "Info: Pin B2_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[1\] " "Info: Pin B2_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_8\[0\] " "Info: Pin B2_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 632 1408 1576 648 "B2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[7\] " "Info: Pin B2_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[6\] " "Info: Pin B2_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[5\] " "Info: Pin B2_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[4\] " "Info: Pin B2_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[3\] " "Info: Pin B2_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[2\] " "Info: Pin B2_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[1\] " "Info: Pin B2_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2_9\[0\] " "Info: Pin B2_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B2_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 760 1408 1576 776 "B2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[15\] " "Info: Pin I2\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[14\] " "Info: Pin I2\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[13\] " "Info: Pin I2\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[12\] " "Info: Pin I2\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[11\] " "Info: Pin I2\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[10\] " "Info: Pin I2\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[9\] " "Info: Pin I2\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[8\] " "Info: Pin I2\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[7\] " "Info: Pin I2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[6\] " "Info: Pin I2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[5\] " "Info: Pin I2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[4\] " "Info: Pin I2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[3\] " "Info: Pin I2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[2\] " "Info: Pin I2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[1\] " "Info: Pin I2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2\[0\] " "Info: Pin I2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 792 1408 1576 808 "I2\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[7\] " "Info: Pin U2_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[6\] " "Info: Pin U2_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[5\] " "Info: Pin U2_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[4\] " "Info: Pin U2_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[3\] " "Info: Pin U2_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[2\] " "Info: Pin U2_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[1\] " "Info: Pin U2_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_1\[0\] " "Info: Pin U2_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 312 1408 1576 328 "U2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[7\] " "Info: Pin U2_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[6\] " "Info: Pin U2_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[5\] " "Info: Pin U2_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[4\] " "Info: Pin U2_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[3\] " "Info: Pin U2_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[2\] " "Info: Pin U2_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[1\] " "Info: Pin U2_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_2\[0\] " "Info: Pin U2_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 440 1408 1576 456 "U2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[7\] " "Info: Pin U2_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[6\] " "Info: Pin U2_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[5\] " "Info: Pin U2_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[4\] " "Info: Pin U2_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[3\] " "Info: Pin U2_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[2\] " "Info: Pin U2_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[1\] " "Info: Pin U2_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_3\[0\] " "Info: Pin U2_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 568 1408 1576 584 "U2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[7\] " "Info: Pin U2_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[6\] " "Info: Pin U2_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[5\] " "Info: Pin U2_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[4\] " "Info: Pin U2_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[3\] " "Info: Pin U2_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[2\] " "Info: Pin U2_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[1\] " "Info: Pin U2_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_4\[0\] " "Info: Pin U2_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 712 1408 1576 728 "U2_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[7\] " "Info: Pin U2_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[6\] " "Info: Pin U2_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[5\] " "Info: Pin U2_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[4\] " "Info: Pin U2_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[3\] " "Info: Pin U2_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[2\] " "Info: Pin U2_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[1\] " "Info: Pin U2_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_5\[0\] " "Info: Pin U2_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 264 1408 1576 280 "U2_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[7\] " "Info: Pin U2_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[6\] " "Info: Pin U2_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[5\] " "Info: Pin U2_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[4\] " "Info: Pin U2_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[3\] " "Info: Pin U2_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[2\] " "Info: Pin U2_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[1\] " "Info: Pin U2_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_6\[0\] " "Info: Pin U2_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 392 1408 1576 408 "U2_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[7\] " "Info: Pin U2_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[6\] " "Info: Pin U2_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[5\] " "Info: Pin U2_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[4\] " "Info: Pin U2_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[3\] " "Info: Pin U2_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[2\] " "Info: Pin U2_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[1\] " "Info: Pin U2_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_7\[0\] " "Info: Pin U2_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 520 1408 1576 536 "U2_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[7\] " "Info: Pin U2_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[6\] " "Info: Pin U2_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[5\] " "Info: Pin U2_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[4\] " "Info: Pin U2_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[3\] " "Info: Pin U2_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[2\] " "Info: Pin U2_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[1\] " "Info: Pin U2_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_8\[0\] " "Info: Pin U2_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 648 1408 1576 664 "U2_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[7\] " "Info: Pin U2_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[6\] " "Info: Pin U2_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[5\] " "Info: Pin U2_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[4\] " "Info: Pin U2_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[3\] " "Info: Pin U2_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[2\] " "Info: Pin U2_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[1\] " "Info: Pin U2_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U2_9\[0\] " "Info: Pin U2_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U2_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 776 1408 1576 792 "U2_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U2_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[7\] " "Info: Pin Y2_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[6\] " "Info: Pin Y2_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[5\] " "Info: Pin Y2_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[4\] " "Info: Pin Y2_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[3\] " "Info: Pin Y2_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[2\] " "Info: Pin Y2_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[1\] " "Info: Pin Y2_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_1\[0\] " "Info: Pin Y2_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 328 1408 1576 344 "Y2_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[7\] " "Info: Pin Y2_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[6\] " "Info: Pin Y2_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[5\] " "Info: Pin Y2_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[4\] " "Info: Pin Y2_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[3\] " "Info: Pin Y2_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[2\] " "Info: Pin Y2_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[1\] " "Info: Pin Y2_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_2\[0\] " "Info: Pin Y2_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 456 1408 1576 472 "Y2_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[7\] " "Info: Pin Y2_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[6\] " "Info: Pin Y2_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[5\] " "Info: Pin Y2_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[4\] " "Info: Pin Y2_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[3\] " "Info: Pin Y2_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[2\] " "Info: Pin Y2_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[1\] " "Info: Pin Y2_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2_3\[0\] " "Info: Pin Y2_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y2_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 584 1408 1576 600 "Y2_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[7\] " "Info: Pin A3_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[6\] " "Info: Pin A3_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[5\] " "Info: Pin A3_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[4\] " "Info: Pin A3_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[3\] " "Info: Pin A3_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[2\] " "Info: Pin A3_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[1\] " "Info: Pin A3_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_1\[0\] " "Info: Pin A3_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 304 2488 2656 320 "A3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[7\] " "Info: Pin A3_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[6\] " "Info: Pin A3_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[5\] " "Info: Pin A3_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[4\] " "Info: Pin A3_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[3\] " "Info: Pin A3_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[2\] " "Info: Pin A3_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[1\] " "Info: Pin A3_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_2\[0\] " "Info: Pin A3_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 432 2488 2656 448 "A3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[7\] " "Info: Pin A3_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[6\] " "Info: Pin A3_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[5\] " "Info: Pin A3_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[4\] " "Info: Pin A3_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[3\] " "Info: Pin A3_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[2\] " "Info: Pin A3_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[1\] " "Info: Pin A3_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_3\[0\] " "Info: Pin A3_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 560 2488 2656 576 "A3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[7\] " "Info: Pin A3_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[6\] " "Info: Pin A3_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[5\] " "Info: Pin A3_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[4\] " "Info: Pin A3_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[3\] " "Info: Pin A3_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[2\] " "Info: Pin A3_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[1\] " "Info: Pin A3_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_4\[0\] " "Info: Pin A3_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 672 2488 2656 688 "A3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[7\] " "Info: Pin A3_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[6\] " "Info: Pin A3_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[5\] " "Info: Pin A3_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[4\] " "Info: Pin A3_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[3\] " "Info: Pin A3_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[2\] " "Info: Pin A3_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[1\] " "Info: Pin A3_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_5\[0\] " "Info: Pin A3_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 224 2488 2656 240 "A3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[7\] " "Info: Pin A3_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[6\] " "Info: Pin A3_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[5\] " "Info: Pin A3_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[4\] " "Info: Pin A3_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[3\] " "Info: Pin A3_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[2\] " "Info: Pin A3_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[1\] " "Info: Pin A3_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_6\[0\] " "Info: Pin A3_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 352 2488 2656 368 "A3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[7\] " "Info: Pin A3_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[6\] " "Info: Pin A3_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[5\] " "Info: Pin A3_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[4\] " "Info: Pin A3_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[3\] " "Info: Pin A3_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[2\] " "Info: Pin A3_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[1\] " "Info: Pin A3_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_7\[0\] " "Info: Pin A3_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 480 2488 2656 496 "A3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[7\] " "Info: Pin A3_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[6\] " "Info: Pin A3_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[5\] " "Info: Pin A3_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[4\] " "Info: Pin A3_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[3\] " "Info: Pin A3_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[2\] " "Info: Pin A3_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[1\] " "Info: Pin A3_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_8\[0\] " "Info: Pin A3_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 608 2488 2656 624 "A3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[7\] " "Info: Pin A3_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[6\] " "Info: Pin A3_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[5\] " "Info: Pin A3_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[4\] " "Info: Pin A3_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[3\] " "Info: Pin A3_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[2\] " "Info: Pin A3_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[1\] " "Info: Pin A3_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3_9\[0\] " "Info: Pin A3_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A3_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 736 2488 2656 752 "A3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[7\] " "Info: Pin B3_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[6\] " "Info: Pin B3_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[5\] " "Info: Pin B3_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[4\] " "Info: Pin B3_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[3\] " "Info: Pin B3_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[2\] " "Info: Pin B3_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[1\] " "Info: Pin B3_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_1\[0\] " "Info: Pin B3_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 288 2488 2656 304 "B3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[7\] " "Info: Pin B3_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[6\] " "Info: Pin B3_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[5\] " "Info: Pin B3_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[4\] " "Info: Pin B3_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[3\] " "Info: Pin B3_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[2\] " "Info: Pin B3_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[1\] " "Info: Pin B3_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_2\[0\] " "Info: Pin B3_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 416 2488 2656 432 "B3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[7\] " "Info: Pin B3_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[6\] " "Info: Pin B3_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[5\] " "Info: Pin B3_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[4\] " "Info: Pin B3_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[3\] " "Info: Pin B3_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[2\] " "Info: Pin B3_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[1\] " "Info: Pin B3_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_3\[0\] " "Info: Pin B3_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 544 2488 2656 560 "B3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[7\] " "Info: Pin B3_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[6\] " "Info: Pin B3_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[5\] " "Info: Pin B3_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[4\] " "Info: Pin B3_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[3\] " "Info: Pin B3_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[2\] " "Info: Pin B3_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[1\] " "Info: Pin B3_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_4\[0\] " "Info: Pin B3_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 688 2488 2656 704 "B3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[7\] " "Info: Pin B3_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[6\] " "Info: Pin B3_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[5\] " "Info: Pin B3_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[4\] " "Info: Pin B3_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[3\] " "Info: Pin B3_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[2\] " "Info: Pin B3_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[1\] " "Info: Pin B3_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_5\[0\] " "Info: Pin B3_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 256 2488 2656 272 "B3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[7\] " "Info: Pin B3_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[6\] " "Info: Pin B3_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[5\] " "Info: Pin B3_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[4\] " "Info: Pin B3_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[3\] " "Info: Pin B3_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[2\] " "Info: Pin B3_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[1\] " "Info: Pin B3_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_6\[0\] " "Info: Pin B3_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 384 2488 2656 400 "B3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[7\] " "Info: Pin B3_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[6\] " "Info: Pin B3_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[5\] " "Info: Pin B3_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[4\] " "Info: Pin B3_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[3\] " "Info: Pin B3_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[2\] " "Info: Pin B3_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[1\] " "Info: Pin B3_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_7\[0\] " "Info: Pin B3_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 512 2488 2656 528 "B3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[7\] " "Info: Pin B3_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[6\] " "Info: Pin B3_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[5\] " "Info: Pin B3_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[4\] " "Info: Pin B3_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[3\] " "Info: Pin B3_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[2\] " "Info: Pin B3_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[1\] " "Info: Pin B3_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_8\[0\] " "Info: Pin B3_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 640 2488 2656 656 "B3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[7\] " "Info: Pin B3_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[6\] " "Info: Pin B3_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[5\] " "Info: Pin B3_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[4\] " "Info: Pin B3_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[3\] " "Info: Pin B3_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[2\] " "Info: Pin B3_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[1\] " "Info: Pin B3_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3_9\[0\] " "Info: Pin B3_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B3_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 768 2488 2656 784 "B3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[15\] " "Info: Pin I3\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[14\] " "Info: Pin I3\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[13\] " "Info: Pin I3\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[12\] " "Info: Pin I3\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[11\] " "Info: Pin I3\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[10\] " "Info: Pin I3\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[9\] " "Info: Pin I3\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[8\] " "Info: Pin I3\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[7\] " "Info: Pin I3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[6\] " "Info: Pin I3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[5\] " "Info: Pin I3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[4\] " "Info: Pin I3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[3\] " "Info: Pin I3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[2\] " "Info: Pin I3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[1\] " "Info: Pin I3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I3\[0\] " "Info: Pin I3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 800 2488 2656 816 "I3\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[7\] " "Info: Pin U3_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[6\] " "Info: Pin U3_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[5\] " "Info: Pin U3_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[4\] " "Info: Pin U3_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[3\] " "Info: Pin U3_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[2\] " "Info: Pin U3_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[1\] " "Info: Pin U3_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_1\[0\] " "Info: Pin U3_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 320 2488 2656 336 "U3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[7\] " "Info: Pin U3_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[6\] " "Info: Pin U3_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[5\] " "Info: Pin U3_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[4\] " "Info: Pin U3_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[3\] " "Info: Pin U3_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[2\] " "Info: Pin U3_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[1\] " "Info: Pin U3_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_2\[0\] " "Info: Pin U3_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 448 2488 2656 464 "U3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[7\] " "Info: Pin U3_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[6\] " "Info: Pin U3_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[5\] " "Info: Pin U3_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[4\] " "Info: Pin U3_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[3\] " "Info: Pin U3_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[2\] " "Info: Pin U3_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[1\] " "Info: Pin U3_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_3\[0\] " "Info: Pin U3_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 576 2488 2656 592 "U3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[7\] " "Info: Pin U3_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[6\] " "Info: Pin U3_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[5\] " "Info: Pin U3_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[4\] " "Info: Pin U3_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[3\] " "Info: Pin U3_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[2\] " "Info: Pin U3_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[1\] " "Info: Pin U3_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_4\[0\] " "Info: Pin U3_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 720 2488 2656 736 "U3_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[7\] " "Info: Pin U3_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[6\] " "Info: Pin U3_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[5\] " "Info: Pin U3_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[4\] " "Info: Pin U3_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[3\] " "Info: Pin U3_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[2\] " "Info: Pin U3_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[1\] " "Info: Pin U3_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_5\[0\] " "Info: Pin U3_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 272 2488 2656 288 "U3_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[7\] " "Info: Pin U3_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[6\] " "Info: Pin U3_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[5\] " "Info: Pin U3_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[4\] " "Info: Pin U3_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[3\] " "Info: Pin U3_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[2\] " "Info: Pin U3_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[1\] " "Info: Pin U3_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_6\[0\] " "Info: Pin U3_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 400 2488 2656 416 "U3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[7\] " "Info: Pin U3_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[6\] " "Info: Pin U3_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[5\] " "Info: Pin U3_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[4\] " "Info: Pin U3_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[3\] " "Info: Pin U3_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[2\] " "Info: Pin U3_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[1\] " "Info: Pin U3_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_7\[0\] " "Info: Pin U3_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 528 2488 2656 544 "U3_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[7\] " "Info: Pin U3_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[6\] " "Info: Pin U3_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[5\] " "Info: Pin U3_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[4\] " "Info: Pin U3_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[3\] " "Info: Pin U3_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[2\] " "Info: Pin U3_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[1\] " "Info: Pin U3_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_8\[0\] " "Info: Pin U3_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 656 2488 2656 672 "U3_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[7\] " "Info: Pin U3_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[6\] " "Info: Pin U3_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[5\] " "Info: Pin U3_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[4\] " "Info: Pin U3_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[3\] " "Info: Pin U3_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[2\] " "Info: Pin U3_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[1\] " "Info: Pin U3_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U3_9\[0\] " "Info: Pin U3_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U3_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 784 2488 2656 800 "U3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U3_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[7\] " "Info: Pin Y3_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[6\] " "Info: Pin Y3_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[5\] " "Info: Pin Y3_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[4\] " "Info: Pin Y3_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[3\] " "Info: Pin Y3_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[2\] " "Info: Pin Y3_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[1\] " "Info: Pin Y3_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_1\[0\] " "Info: Pin Y3_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 336 2488 2656 352 "Y3_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[7\] " "Info: Pin Y3_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[6\] " "Info: Pin Y3_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[5\] " "Info: Pin Y3_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[4\] " "Info: Pin Y3_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[3\] " "Info: Pin Y3_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[2\] " "Info: Pin Y3_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[1\] " "Info: Pin Y3_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_2\[0\] " "Info: Pin Y3_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 464 2488 2656 480 "Y3_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[7\] " "Info: Pin Y3_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[6\] " "Info: Pin Y3_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[5\] " "Info: Pin Y3_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[4\] " "Info: Pin Y3_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[3\] " "Info: Pin Y3_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[2\] " "Info: Pin Y3_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[1\] " "Info: Pin Y3_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_3\[0\] " "Info: Pin Y3_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 592 2488 2656 608 "Y3_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[7\] " "Info: Pin Y3_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[6\] " "Info: Pin Y3_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[5\] " "Info: Pin Y3_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[4\] " "Info: Pin Y3_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[3\] " "Info: Pin Y3_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[2\] " "Info: Pin Y3_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[1\] " "Info: Pin Y3_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_6\[0\] " "Info: Pin Y3_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 368 2488 2656 384 "Y3_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[7\] " "Info: Pin A6_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[6\] " "Info: Pin A6_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[5\] " "Info: Pin A6_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[4\] " "Info: Pin A6_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[3\] " "Info: Pin A6_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[2\] " "Info: Pin A6_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[1\] " "Info: Pin A6_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_1\[0\] " "Info: Pin A6_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1080 2488 2656 1096 "A6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[7\] " "Info: Pin A6_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[6\] " "Info: Pin A6_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[5\] " "Info: Pin A6_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[4\] " "Info: Pin A6_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[3\] " "Info: Pin A6_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[2\] " "Info: Pin A6_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[1\] " "Info: Pin A6_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_2\[0\] " "Info: Pin A6_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1208 2488 2656 1224 "A6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[7\] " "Info: Pin A6_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[6\] " "Info: Pin A6_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[5\] " "Info: Pin A6_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[4\] " "Info: Pin A6_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[3\] " "Info: Pin A6_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[2\] " "Info: Pin A6_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[1\] " "Info: Pin A6_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_3\[0\] " "Info: Pin A6_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1336 2488 2656 1352 "A6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[7\] " "Info: Pin A6_\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[6\] " "Info: Pin A6_\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[5\] " "Info: Pin A6_\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[4\] " "Info: Pin A6_\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[3\] " "Info: Pin A6_\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[2\] " "Info: Pin A6_\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[1\] " "Info: Pin A6_\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_\[0\] " "Info: Pin A6_\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1448 2488 2656 1464 "A6_\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[7\] " "Info: Pin A6_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[6\] " "Info: Pin A6_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[5\] " "Info: Pin A6_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[4\] " "Info: Pin A6_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[3\] " "Info: Pin A6_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[2\] " "Info: Pin A6_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[1\] " "Info: Pin A6_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_5\[0\] " "Info: Pin A6_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1000 2488 2656 1016 "A6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[7\] " "Info: Pin A6_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[6\] " "Info: Pin A6_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[5\] " "Info: Pin A6_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[4\] " "Info: Pin A6_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[3\] " "Info: Pin A6_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[2\] " "Info: Pin A6_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[1\] " "Info: Pin A6_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_6\[0\] " "Info: Pin A6_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1128 2488 2656 1144 "A6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[7\] " "Info: Pin A6_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[6\] " "Info: Pin A6_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[5\] " "Info: Pin A6_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[4\] " "Info: Pin A6_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[3\] " "Info: Pin A6_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[2\] " "Info: Pin A6_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[1\] " "Info: Pin A6_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_7\[0\] " "Info: Pin A6_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1256 2488 2656 1272 "A6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[7\] " "Info: Pin A6_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[6\] " "Info: Pin A6_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[5\] " "Info: Pin A6_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[4\] " "Info: Pin A6_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[3\] " "Info: Pin A6_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[2\] " "Info: Pin A6_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[1\] " "Info: Pin A6_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_8\[0\] " "Info: Pin A6_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1384 2488 2656 1400 "A6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[7\] " "Info: Pin A6_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[6\] " "Info: Pin A6_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[5\] " "Info: Pin A6_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[4\] " "Info: Pin A6_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[3\] " "Info: Pin A6_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[2\] " "Info: Pin A6_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[1\] " "Info: Pin A6_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6_9\[0\] " "Info: Pin A6_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A6_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1512 2488 2656 1528 "A6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[7\] " "Info: Pin B6_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[6\] " "Info: Pin B6_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[5\] " "Info: Pin B6_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[4\] " "Info: Pin B6_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[3\] " "Info: Pin B6_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[2\] " "Info: Pin B6_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[1\] " "Info: Pin B6_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_1\[0\] " "Info: Pin B6_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1064 2488 2656 1080 "B6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[7\] " "Info: Pin B6_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[6\] " "Info: Pin B6_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[5\] " "Info: Pin B6_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[4\] " "Info: Pin B6_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[3\] " "Info: Pin B6_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[2\] " "Info: Pin B6_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[1\] " "Info: Pin B6_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_2\[0\] " "Info: Pin B6_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1192 2488 2656 1208 "B6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[7\] " "Info: Pin B6_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[6\] " "Info: Pin B6_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[5\] " "Info: Pin B6_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[4\] " "Info: Pin B6_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[3\] " "Info: Pin B6_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[2\] " "Info: Pin B6_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[1\] " "Info: Pin B6_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_3\[0\] " "Info: Pin B6_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1320 2488 2656 1336 "B6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[7\] " "Info: Pin B6_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[6\] " "Info: Pin B6_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[5\] " "Info: Pin B6_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[4\] " "Info: Pin B6_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[3\] " "Info: Pin B6_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[2\] " "Info: Pin B6_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[1\] " "Info: Pin B6_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_4\[0\] " "Info: Pin B6_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1464 2488 2656 1480 "B6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[7\] " "Info: Pin B6_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[6\] " "Info: Pin B6_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[5\] " "Info: Pin B6_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[4\] " "Info: Pin B6_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[3\] " "Info: Pin B6_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[2\] " "Info: Pin B6_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[1\] " "Info: Pin B6_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_5\[0\] " "Info: Pin B6_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1032 2488 2656 1048 "B6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[7\] " "Info: Pin B6_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[6\] " "Info: Pin B6_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[5\] " "Info: Pin B6_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[4\] " "Info: Pin B6_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[3\] " "Info: Pin B6_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[2\] " "Info: Pin B6_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[1\] " "Info: Pin B6_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_6\[0\] " "Info: Pin B6_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1160 2488 2656 1176 "B6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1915 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[7\] " "Info: Pin B6_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[6\] " "Info: Pin B6_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1917 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[5\] " "Info: Pin B6_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1918 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[4\] " "Info: Pin B6_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1919 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[3\] " "Info: Pin B6_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[2\] " "Info: Pin B6_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1921 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[1\] " "Info: Pin B6_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1922 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_7\[0\] " "Info: Pin B6_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1288 2488 2656 1304 "B6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1923 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[7\] " "Info: Pin B6_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1924 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[6\] " "Info: Pin B6_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[5\] " "Info: Pin B6_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1926 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[4\] " "Info: Pin B6_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[3\] " "Info: Pin B6_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[2\] " "Info: Pin B6_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[1\] " "Info: Pin B6_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1930 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_8\[0\] " "Info: Pin B6_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1416 2488 2656 1432 "B6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[7\] " "Info: Pin B6_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1932 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[6\] " "Info: Pin B6_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[5\] " "Info: Pin B6_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[4\] " "Info: Pin B6_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[3\] " "Info: Pin B6_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[2\] " "Info: Pin B6_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[1\] " "Info: Pin B6_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6_9\[0\] " "Info: Pin B6_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B6_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1544 2488 2656 1560 "B6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[15\] " "Info: Pin I6\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1940 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[14\] " "Info: Pin I6\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1941 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[13\] " "Info: Pin I6\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[12\] " "Info: Pin I6\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1943 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[11\] " "Info: Pin I6\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[10\] " "Info: Pin I6\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1945 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[9\] " "Info: Pin I6\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1946 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[8\] " "Info: Pin I6\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1947 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[7\] " "Info: Pin I6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1948 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[6\] " "Info: Pin I6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1949 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[5\] " "Info: Pin I6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1950 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[4\] " "Info: Pin I6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1951 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[3\] " "Info: Pin I6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1952 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[2\] " "Info: Pin I6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1953 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[1\] " "Info: Pin I6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1954 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I6\[0\] " "Info: Pin I6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1576 2488 2656 1592 "I6\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1955 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[7\] " "Info: Pin U6_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1956 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[6\] " "Info: Pin U6_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1957 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[5\] " "Info: Pin U6_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[4\] " "Info: Pin U6_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1959 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[3\] " "Info: Pin U6_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[2\] " "Info: Pin U6_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1961 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[1\] " "Info: Pin U6_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_1\[0\] " "Info: Pin U6_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1096 2488 2656 1112 "U6_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1963 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[7\] " "Info: Pin U6_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[6\] " "Info: Pin U6_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1965 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[5\] " "Info: Pin U6_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1966 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[4\] " "Info: Pin U6_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1967 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[3\] " "Info: Pin U6_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1968 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[2\] " "Info: Pin U6_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1969 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[1\] " "Info: Pin U6_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1970 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_2\[0\] " "Info: Pin U6_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1224 2488 2656 1240 "U6_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1971 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[7\] " "Info: Pin U6_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1972 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[6\] " "Info: Pin U6_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1973 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[5\] " "Info: Pin U6_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1974 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[4\] " "Info: Pin U6_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1975 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[3\] " "Info: Pin U6_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[2\] " "Info: Pin U6_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1977 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[1\] " "Info: Pin U6_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_3\[0\] " "Info: Pin U6_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1352 2488 2656 1368 "U6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1979 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[7\] " "Info: Pin U6_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[6\] " "Info: Pin U6_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1981 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[5\] " "Info: Pin U6_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[4\] " "Info: Pin U6_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1983 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[3\] " "Info: Pin U6_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1984 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[2\] " "Info: Pin U6_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1985 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[1\] " "Info: Pin U6_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1986 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_4\[0\] " "Info: Pin U6_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1496 2488 2656 1512 "U6_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1987 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[7\] " "Info: Pin U6_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1988 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[6\] " "Info: Pin U6_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1989 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[5\] " "Info: Pin U6_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1990 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[4\] " "Info: Pin U6_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1991 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[3\] " "Info: Pin U6_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1992 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[2\] " "Info: Pin U6_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1993 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[1\] " "Info: Pin U6_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1994 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_5\[0\] " "Info: Pin U6_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1048 2488 2656 1064 "U6_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1995 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[7\] " "Info: Pin U6_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1996 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[6\] " "Info: Pin U6_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1997 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[5\] " "Info: Pin U6_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1998 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[4\] " "Info: Pin U6_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 1999 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[3\] " "Info: Pin U6_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2000 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[2\] " "Info: Pin U6_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2001 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[1\] " "Info: Pin U6_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2002 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_6\[0\] " "Info: Pin U6_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1176 2488 2656 1192 "U6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[7\] " "Info: Pin U6_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[6\] " "Info: Pin U6_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[5\] " "Info: Pin U6_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[4\] " "Info: Pin U6_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[3\] " "Info: Pin U6_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[2\] " "Info: Pin U6_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[1\] " "Info: Pin U6_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_7\[0\] " "Info: Pin U6_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1304 2488 2656 1320 "U6_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[7\] " "Info: Pin U6_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[6\] " "Info: Pin U6_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[5\] " "Info: Pin U6_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[4\] " "Info: Pin U6_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[3\] " "Info: Pin U6_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[2\] " "Info: Pin U6_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[1\] " "Info: Pin U6_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_8\[0\] " "Info: Pin U6_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1432 2488 2656 1448 "U6_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[7\] " "Info: Pin U6_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[6\] " "Info: Pin U6_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2021 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[5\] " "Info: Pin U6_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2022 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[4\] " "Info: Pin U6_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2023 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[3\] " "Info: Pin U6_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2024 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[2\] " "Info: Pin U6_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2025 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[1\] " "Info: Pin U6_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2026 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U6_9\[0\] " "Info: Pin U6_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U6_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1560 2488 2656 1576 "U6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U6_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[7\] " "Info: Pin Y6_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[6\] " "Info: Pin Y6_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[5\] " "Info: Pin Y6_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[4\] " "Info: Pin Y6_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[3\] " "Info: Pin Y6_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[2\] " "Info: Pin Y6_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[1\] " "Info: Pin Y6_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_3\[0\] " "Info: Pin Y6_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1368 2488 2656 1384 "Y6_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[7\] " "Info: Pin Y6_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[6\] " "Info: Pin Y6_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[5\] " "Info: Pin Y6_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[4\] " "Info: Pin Y6_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[3\] " "Info: Pin Y6_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[2\] " "Info: Pin Y6_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[1\] " "Info: Pin Y6_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_6\[0\] " "Info: Pin Y6_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1144 2488 2656 1160 "Y6_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[7\] " "Info: Pin A8_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[6\] " "Info: Pin A8_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[5\] " "Info: Pin A8_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2046 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[4\] " "Info: Pin A8_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2047 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[3\] " "Info: Pin A8_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2048 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[2\] " "Info: Pin A8_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2049 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[1\] " "Info: Pin A8_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2050 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_1\[0\] " "Info: Pin A8_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 1408 1576 1936 "A8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2051 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[7\] " "Info: Pin A8_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2052 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[6\] " "Info: Pin A8_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2053 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[5\] " "Info: Pin A8_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2054 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[4\] " "Info: Pin A8_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2055 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[3\] " "Info: Pin A8_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2056 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[2\] " "Info: Pin A8_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2057 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[1\] " "Info: Pin A8_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2058 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_2\[0\] " "Info: Pin A8_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 1408 1576 2064 "A8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2059 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[7\] " "Info: Pin A8_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2060 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[6\] " "Info: Pin A8_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2061 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[5\] " "Info: Pin A8_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2062 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[4\] " "Info: Pin A8_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2063 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[3\] " "Info: Pin A8_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2064 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[2\] " "Info: Pin A8_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2065 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[1\] " "Info: Pin A8_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2066 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_3\[0\] " "Info: Pin A8_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 1408 1576 2192 "A8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2067 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[7\] " "Info: Pin A8_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2068 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[6\] " "Info: Pin A8_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2069 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[5\] " "Info: Pin A8_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2070 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[4\] " "Info: Pin A8_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2071 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[3\] " "Info: Pin A8_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2072 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[2\] " "Info: Pin A8_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2073 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[1\] " "Info: Pin A8_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2074 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_4\[0\] " "Info: Pin A8_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 1408 1576 2304 "A8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2075 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[7\] " "Info: Pin A8_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2076 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[6\] " "Info: Pin A8_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2077 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[5\] " "Info: Pin A8_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2078 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[4\] " "Info: Pin A8_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2079 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[3\] " "Info: Pin A8_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2080 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[2\] " "Info: Pin A8_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2081 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[1\] " "Info: Pin A8_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2082 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_5\[0\] " "Info: Pin A8_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 1408 1576 1856 "A8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2083 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[7\] " "Info: Pin A8_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2084 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[6\] " "Info: Pin A8_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2085 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[5\] " "Info: Pin A8_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2086 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[4\] " "Info: Pin A8_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2087 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[3\] " "Info: Pin A8_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2088 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[2\] " "Info: Pin A8_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2089 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[1\] " "Info: Pin A8_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2090 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_6\[0\] " "Info: Pin A8_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 1408 1576 1984 "A8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2091 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[7\] " "Info: Pin A8_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2092 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[6\] " "Info: Pin A8_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2093 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[5\] " "Info: Pin A8_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2094 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[4\] " "Info: Pin A8_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2095 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[3\] " "Info: Pin A8_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2096 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[2\] " "Info: Pin A8_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2097 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[1\] " "Info: Pin A8_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2098 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_7\[0\] " "Info: Pin A8_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 1408 1576 2112 "A8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2099 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[7\] " "Info: Pin A8_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[6\] " "Info: Pin A8_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[5\] " "Info: Pin A8_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[4\] " "Info: Pin A8_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[3\] " "Info: Pin A8_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[2\] " "Info: Pin A8_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[1\] " "Info: Pin A8_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_8\[0\] " "Info: Pin A8_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 1408 1576 2240 "A8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[7\] " "Info: Pin A8_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[6\] " "Info: Pin A8_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[5\] " "Info: Pin A8_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[4\] " "Info: Pin A8_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[3\] " "Info: Pin A8_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[2\] " "Info: Pin A8_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[1\] " "Info: Pin A8_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A8_9\[0\] " "Info: Pin A8_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A8_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 1408 1576 2368 "A8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A8_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[7\] " "Info: Pin B8_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[6\] " "Info: Pin B8_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[5\] " "Info: Pin B8_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[4\] " "Info: Pin B8_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[3\] " "Info: Pin B8_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[2\] " "Info: Pin B8_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[1\] " "Info: Pin B8_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_1\[0\] " "Info: Pin B8_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 1408 1576 1920 "B8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[7\] " "Info: Pin B8_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[6\] " "Info: Pin B8_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[5\] " "Info: Pin B8_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[4\] " "Info: Pin B8_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[3\] " "Info: Pin B8_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[2\] " "Info: Pin B8_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[1\] " "Info: Pin B8_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_2\[0\] " "Info: Pin B8_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 1408 1576 2048 "B8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[7\] " "Info: Pin B8_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[6\] " "Info: Pin B8_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[5\] " "Info: Pin B8_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[4\] " "Info: Pin B8_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[3\] " "Info: Pin B8_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[2\] " "Info: Pin B8_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[1\] " "Info: Pin B8_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_3\[0\] " "Info: Pin B8_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 1408 1576 2176 "B8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[7\] " "Info: Pin B8_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[6\] " "Info: Pin B8_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[5\] " "Info: Pin B8_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[4\] " "Info: Pin B8_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[3\] " "Info: Pin B8_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[2\] " "Info: Pin B8_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[1\] " "Info: Pin B8_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_4\[0\] " "Info: Pin B8_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 1408 1576 2320 "B8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[7\] " "Info: Pin B8_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[6\] " "Info: Pin B8_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[5\] " "Info: Pin B8_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[4\] " "Info: Pin B8_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[3\] " "Info: Pin B8_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[2\] " "Info: Pin B8_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[1\] " "Info: Pin B8_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_5\[0\] " "Info: Pin B8_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 1408 1576 1888 "B8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[7\] " "Info: Pin B8_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[6\] " "Info: Pin B8_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[5\] " "Info: Pin B8_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[4\] " "Info: Pin B8_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[3\] " "Info: Pin B8_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[2\] " "Info: Pin B8_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[1\] " "Info: Pin B8_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_6\[0\] " "Info: Pin B8_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 1408 1576 2016 "B8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[7\] " "Info: Pin B8_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[6\] " "Info: Pin B8_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[5\] " "Info: Pin B8_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[4\] " "Info: Pin B8_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[3\] " "Info: Pin B8_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[2\] " "Info: Pin B8_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[1\] " "Info: Pin B8_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_7\[0\] " "Info: Pin B8_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 1408 1576 2144 "B8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[7\] " "Info: Pin B8_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[6\] " "Info: Pin B8_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[5\] " "Info: Pin B8_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[4\] " "Info: Pin B8_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[3\] " "Info: Pin B8_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[2\] " "Info: Pin B8_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[1\] " "Info: Pin B8_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_8\[0\] " "Info: Pin B8_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 1408 1576 2272 "B8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[7\] " "Info: Pin B8_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[6\] " "Info: Pin B8_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[5\] " "Info: Pin B8_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[4\] " "Info: Pin B8_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[3\] " "Info: Pin B8_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[2\] " "Info: Pin B8_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[1\] " "Info: Pin B8_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B8_9\[0\] " "Info: Pin B8_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B8_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 1408 1576 2400 "B8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B8_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[15\] " "Info: Pin I8\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[14\] " "Info: Pin I8\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[13\] " "Info: Pin I8\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[12\] " "Info: Pin I8\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[11\] " "Info: Pin I8\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[10\] " "Info: Pin I8\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[9\] " "Info: Pin I8\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[8\] " "Info: Pin I8\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[7\] " "Info: Pin I8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[6\] " "Info: Pin I8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[5\] " "Info: Pin I8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[4\] " "Info: Pin I8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[3\] " "Info: Pin I8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[2\] " "Info: Pin I8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[1\] " "Info: Pin I8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I8\[0\] " "Info: Pin I8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 1408 1576 2432 "I8\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[7\] " "Info: Pin U8_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[6\] " "Info: Pin U8_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[5\] " "Info: Pin U8_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[4\] " "Info: Pin U8_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[3\] " "Info: Pin U8_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[2\] " "Info: Pin U8_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[1\] " "Info: Pin U8_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_1\[0\] " "Info: Pin U8_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 1408 1576 1952 "U8_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[7\] " "Info: Pin U8_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[6\] " "Info: Pin U8_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[5\] " "Info: Pin U8_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[4\] " "Info: Pin U8_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[3\] " "Info: Pin U8_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[2\] " "Info: Pin U8_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[1\] " "Info: Pin U8_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_2\[0\] " "Info: Pin U8_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 1408 1576 2080 "U8_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[7\] " "Info: Pin U8_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[6\] " "Info: Pin U8_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[5\] " "Info: Pin U8_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[4\] " "Info: Pin U8_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[3\] " "Info: Pin U8_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[2\] " "Info: Pin U8_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[1\] " "Info: Pin U8_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_3\[0\] " "Info: Pin U8_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 1408 1576 2208 "U8_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[7\] " "Info: Pin U8_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[6\] " "Info: Pin U8_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[5\] " "Info: Pin U8_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[4\] " "Info: Pin U8_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[3\] " "Info: Pin U8_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[2\] " "Info: Pin U8_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[1\] " "Info: Pin U8_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_4\[0\] " "Info: Pin U8_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 1408 1576 2352 "U8_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[7\] " "Info: Pin U8_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[6\] " "Info: Pin U8_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[5\] " "Info: Pin U8_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[4\] " "Info: Pin U8_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[3\] " "Info: Pin U8_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[2\] " "Info: Pin U8_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[1\] " "Info: Pin U8_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_5\[0\] " "Info: Pin U8_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 1408 1576 1904 "U8_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[7\] " "Info: Pin U8_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[6\] " "Info: Pin U8_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[5\] " "Info: Pin U8_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[4\] " "Info: Pin U8_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[3\] " "Info: Pin U8_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[2\] " "Info: Pin U8_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[1\] " "Info: Pin U8_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_6\[0\] " "Info: Pin U8_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 1408 1576 2032 "U8_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[7\] " "Info: Pin U8_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[6\] " "Info: Pin U8_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[5\] " "Info: Pin U8_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[4\] " "Info: Pin U8_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[3\] " "Info: Pin U8_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[2\] " "Info: Pin U8_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[1\] " "Info: Pin U8_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_7\[0\] " "Info: Pin U8_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 1408 1576 2160 "U8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[7\] " "Info: Pin U8_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[6\] " "Info: Pin U8_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[5\] " "Info: Pin U8_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[4\] " "Info: Pin U8_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[3\] " "Info: Pin U8_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[2\] " "Info: Pin U8_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[1\] " "Info: Pin U8_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_8\[0\] " "Info: Pin U8_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 1408 1576 2288 "U8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[7\] " "Info: Pin U8_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[6\] " "Info: Pin U8_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[5\] " "Info: Pin U8_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[4\] " "Info: Pin U8_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[3\] " "Info: Pin U8_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[2\] " "Info: Pin U8_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[1\] " "Info: Pin U8_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U8_9\[0\] " "Info: Pin U8_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U8_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 1408 1576 2416 "U8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U8_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[7\] " "Info: Pin A4_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[6\] " "Info: Pin A4_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[5\] " "Info: Pin A4_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[4\] " "Info: Pin A4_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[3\] " "Info: Pin A4_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[2\] " "Info: Pin A4_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[1\] " "Info: Pin A4_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_1\[0\] " "Info: Pin A4_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1072 328 496 1088 "A4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[7\] " "Info: Pin A4_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[6\] " "Info: Pin A4_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[5\] " "Info: Pin A4_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[4\] " "Info: Pin A4_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[3\] " "Info: Pin A4_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[2\] " "Info: Pin A4_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[1\] " "Info: Pin A4_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_2\[0\] " "Info: Pin A4_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1200 328 496 1216 "A4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[7\] " "Info: Pin A4_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[6\] " "Info: Pin A4_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[5\] " "Info: Pin A4_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[4\] " "Info: Pin A4_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[3\] " "Info: Pin A4_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[2\] " "Info: Pin A4_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[1\] " "Info: Pin A4_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_3\[0\] " "Info: Pin A4_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1328 328 496 1344 "A4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[7\] " "Info: Pin A4_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[6\] " "Info: Pin A4_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[5\] " "Info: Pin A4_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[4\] " "Info: Pin A4_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[3\] " "Info: Pin A4_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[2\] " "Info: Pin A4_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[1\] " "Info: Pin A4_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_4\[0\] " "Info: Pin A4_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1440 328 496 1456 "A4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[7\] " "Info: Pin A4_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[6\] " "Info: Pin A4_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[5\] " "Info: Pin A4_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[4\] " "Info: Pin A4_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[3\] " "Info: Pin A4_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[2\] " "Info: Pin A4_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[1\] " "Info: Pin A4_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_5\[0\] " "Info: Pin A4_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 992 328 496 1008 "A4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[7\] " "Info: Pin A4_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[6\] " "Info: Pin A4_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[5\] " "Info: Pin A4_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[4\] " "Info: Pin A4_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[3\] " "Info: Pin A4_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[2\] " "Info: Pin A4_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[1\] " "Info: Pin A4_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_6\[0\] " "Info: Pin A4_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1120 328 496 1136 "A4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[7\] " "Info: Pin A4_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[6\] " "Info: Pin A4_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[5\] " "Info: Pin A4_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[4\] " "Info: Pin A4_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[3\] " "Info: Pin A4_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[2\] " "Info: Pin A4_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[1\] " "Info: Pin A4_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_7\[0\] " "Info: Pin A4_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1248 328 496 1264 "A4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[7\] " "Info: Pin A4_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[6\] " "Info: Pin A4_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[5\] " "Info: Pin A4_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[4\] " "Info: Pin A4_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[3\] " "Info: Pin A4_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[2\] " "Info: Pin A4_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[1\] " "Info: Pin A4_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_8\[0\] " "Info: Pin A4_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1376 328 496 1392 "A4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[7\] " "Info: Pin A4_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[6\] " "Info: Pin A4_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[5\] " "Info: Pin A4_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[4\] " "Info: Pin A4_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[3\] " "Info: Pin A4_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[2\] " "Info: Pin A4_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[1\] " "Info: Pin A4_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4_9\[0\] " "Info: Pin A4_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A4_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1504 328 496 1520 "A4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[7\] " "Info: Pin B4_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[6\] " "Info: Pin B4_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[5\] " "Info: Pin B4_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[4\] " "Info: Pin B4_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[3\] " "Info: Pin B4_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[2\] " "Info: Pin B4_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[1\] " "Info: Pin B4_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_1\[0\] " "Info: Pin B4_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1056 328 496 1072 "B4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[7\] " "Info: Pin B4_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[6\] " "Info: Pin B4_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[5\] " "Info: Pin B4_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[4\] " "Info: Pin B4_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[3\] " "Info: Pin B4_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[2\] " "Info: Pin B4_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[1\] " "Info: Pin B4_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_2\[0\] " "Info: Pin B4_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1184 328 496 1200 "B4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[7\] " "Info: Pin B4_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[6\] " "Info: Pin B4_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[5\] " "Info: Pin B4_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[4\] " "Info: Pin B4_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[3\] " "Info: Pin B4_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[2\] " "Info: Pin B4_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[1\] " "Info: Pin B4_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_3\[0\] " "Info: Pin B4_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1312 328 496 1328 "B4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[7\] " "Info: Pin B4_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[6\] " "Info: Pin B4_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[5\] " "Info: Pin B4_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[4\] " "Info: Pin B4_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[3\] " "Info: Pin B4_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[2\] " "Info: Pin B4_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[1\] " "Info: Pin B4_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_4\[0\] " "Info: Pin B4_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1456 328 496 1472 "B4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[7\] " "Info: Pin B4_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[6\] " "Info: Pin B4_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[5\] " "Info: Pin B4_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[4\] " "Info: Pin B4_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[3\] " "Info: Pin B4_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[2\] " "Info: Pin B4_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[1\] " "Info: Pin B4_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_5\[0\] " "Info: Pin B4_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1024 328 496 1040 "B4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[7\] " "Info: Pin B4_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[6\] " "Info: Pin B4_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[5\] " "Info: Pin B4_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[4\] " "Info: Pin B4_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[3\] " "Info: Pin B4_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[2\] " "Info: Pin B4_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[1\] " "Info: Pin B4_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_6\[0\] " "Info: Pin B4_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1152 328 496 1168 "B4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[7\] " "Info: Pin B4_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[6\] " "Info: Pin B4_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[5\] " "Info: Pin B4_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[4\] " "Info: Pin B4_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[3\] " "Info: Pin B4_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[2\] " "Info: Pin B4_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[1\] " "Info: Pin B4_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_7\[0\] " "Info: Pin B4_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1280 328 496 1296 "B4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[7\] " "Info: Pin B4_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[6\] " "Info: Pin B4_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[5\] " "Info: Pin B4_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[4\] " "Info: Pin B4_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[3\] " "Info: Pin B4_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[2\] " "Info: Pin B4_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[1\] " "Info: Pin B4_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_8\[0\] " "Info: Pin B4_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1408 328 496 1424 "B4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[7\] " "Info: Pin B4_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[6\] " "Info: Pin B4_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[5\] " "Info: Pin B4_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[4\] " "Info: Pin B4_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[3\] " "Info: Pin B4_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[2\] " "Info: Pin B4_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[1\] " "Info: Pin B4_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4_9\[0\] " "Info: Pin B4_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B4_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1536 328 496 1552 "B4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[15\] " "Info: Pin I4\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[14\] " "Info: Pin I4\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[13\] " "Info: Pin I4\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[12\] " "Info: Pin I4\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[11\] " "Info: Pin I4\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[10\] " "Info: Pin I4\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[9\] " "Info: Pin I4\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[8\] " "Info: Pin I4\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[7\] " "Info: Pin I4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[6\] " "Info: Pin I4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[5\] " "Info: Pin I4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[4\] " "Info: Pin I4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[3\] " "Info: Pin I4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[2\] " "Info: Pin I4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[1\] " "Info: Pin I4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I4\[0\] " "Info: Pin I4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1568 328 496 1584 "I4\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[7\] " "Info: Pin U4_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[6\] " "Info: Pin U4_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[5\] " "Info: Pin U4_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[4\] " "Info: Pin U4_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[3\] " "Info: Pin U4_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[2\] " "Info: Pin U4_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[1\] " "Info: Pin U4_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_1\[0\] " "Info: Pin U4_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1088 328 496 1104 "U4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[7\] " "Info: Pin U4_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[6\] " "Info: Pin U4_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[5\] " "Info: Pin U4_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[4\] " "Info: Pin U4_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[3\] " "Info: Pin U4_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[2\] " "Info: Pin U4_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[1\] " "Info: Pin U4_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_2\[0\] " "Info: Pin U4_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1216 328 496 1232 "U4_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[7\] " "Info: Pin U4_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[6\] " "Info: Pin U4_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[5\] " "Info: Pin U4_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[4\] " "Info: Pin U4_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[3\] " "Info: Pin U4_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[2\] " "Info: Pin U4_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[1\] " "Info: Pin U4_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_3\[0\] " "Info: Pin U4_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1344 328 496 1360 "U4_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[7\] " "Info: Pin U4_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[6\] " "Info: Pin U4_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[5\] " "Info: Pin U4_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[4\] " "Info: Pin U4_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2463 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[3\] " "Info: Pin U4_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[2\] " "Info: Pin U4_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2465 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[1\] " "Info: Pin U4_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_4\[0\] " "Info: Pin U4_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1488 328 496 1504 "U4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2467 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[7\] " "Info: Pin U4_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2468 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[6\] " "Info: Pin U4_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2469 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[5\] " "Info: Pin U4_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2470 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[4\] " "Info: Pin U4_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2471 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[3\] " "Info: Pin U4_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[2\] " "Info: Pin U4_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[1\] " "Info: Pin U4_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_5\[0\] " "Info: Pin U4_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1040 328 496 1056 "U4_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2475 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[7\] " "Info: Pin U4_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2476 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[6\] " "Info: Pin U4_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2477 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[5\] " "Info: Pin U4_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2478 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[4\] " "Info: Pin U4_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[3\] " "Info: Pin U4_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[2\] " "Info: Pin U4_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[1\] " "Info: Pin U4_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_6\[0\] " "Info: Pin U4_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1168 328 496 1184 "U4_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[7\] " "Info: Pin U4_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[6\] " "Info: Pin U4_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[5\] " "Info: Pin U4_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[4\] " "Info: Pin U4_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[3\] " "Info: Pin U4_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[2\] " "Info: Pin U4_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[1\] " "Info: Pin U4_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_7\[0\] " "Info: Pin U4_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1296 328 496 1312 "U4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[7\] " "Info: Pin U4_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[6\] " "Info: Pin U4_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[5\] " "Info: Pin U4_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[4\] " "Info: Pin U4_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[3\] " "Info: Pin U4_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[2\] " "Info: Pin U4_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[1\] " "Info: Pin U4_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_8\[0\] " "Info: Pin U4_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1424 328 496 1440 "U4_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[7\] " "Info: Pin U4_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[6\] " "Info: Pin U4_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[5\] " "Info: Pin U4_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[4\] " "Info: Pin U4_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[3\] " "Info: Pin U4_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[2\] " "Info: Pin U4_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[1\] " "Info: Pin U4_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U4_9\[0\] " "Info: Pin U4_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U4_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1552 328 496 1568 "U4_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U4_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[7\] " "Info: Pin Y4_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[6\] " "Info: Pin Y4_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[5\] " "Info: Pin Y4_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[4\] " "Info: Pin Y4_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[3\] " "Info: Pin Y4_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[2\] " "Info: Pin Y4_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[1\] " "Info: Pin Y4_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_1\[0\] " "Info: Pin Y4_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1104 328 496 1120 "Y4_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[7\] " "Info: Pin Y4_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[6\] " "Info: Pin Y4_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[5\] " "Info: Pin Y4_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[4\] " "Info: Pin Y4_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[3\] " "Info: Pin Y4_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[2\] " "Info: Pin Y4_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[1\] " "Info: Pin Y4_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_4\[0\] " "Info: Pin Y4_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1472 328 496 1488 "Y4_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[7\] " "Info: Pin Y4_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[6\] " "Info: Pin Y4_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[5\] " "Info: Pin Y4_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[4\] " "Info: Pin Y4_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[3\] " "Info: Pin Y4_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[2\] " "Info: Pin Y4_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[1\] " "Info: Pin Y4_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4_7\[0\] " "Info: Pin Y4_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y4_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1264 328 496 1280 "Y4_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[7\] " "Info: Pin A7_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[6\] " "Info: Pin A7_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[5\] " "Info: Pin A7_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[4\] " "Info: Pin A7_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[3\] " "Info: Pin A7_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[2\] " "Info: Pin A7_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[1\] " "Info: Pin A7_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_1\[0\] " "Info: Pin A7_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1920 328 496 1936 "A7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[7\] " "Info: Pin A7_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[6\] " "Info: Pin A7_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[5\] " "Info: Pin A7_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[4\] " "Info: Pin A7_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[3\] " "Info: Pin A7_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[2\] " "Info: Pin A7_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[1\] " "Info: Pin A7_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_2\[0\] " "Info: Pin A7_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2048 328 496 2064 "A7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[7\] " "Info: Pin A7_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[6\] " "Info: Pin A7_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[5\] " "Info: Pin A7_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[4\] " "Info: Pin A7_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[3\] " "Info: Pin A7_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[2\] " "Info: Pin A7_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[1\] " "Info: Pin A7_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_3\[0\] " "Info: Pin A7_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2176 328 496 2192 "A7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[7\] " "Info: Pin A7_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[6\] " "Info: Pin A7_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[5\] " "Info: Pin A7_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[4\] " "Info: Pin A7_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[3\] " "Info: Pin A7_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[2\] " "Info: Pin A7_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[1\] " "Info: Pin A7_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_4\[0\] " "Info: Pin A7_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2288 328 496 2304 "A7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[7\] " "Info: Pin A7_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[6\] " "Info: Pin A7_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[5\] " "Info: Pin A7_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[4\] " "Info: Pin A7_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[3\] " "Info: Pin A7_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[2\] " "Info: Pin A7_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[1\] " "Info: Pin A7_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_5\[0\] " "Info: Pin A7_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1840 328 496 1856 "A7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[7\] " "Info: Pin A7_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[6\] " "Info: Pin A7_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[5\] " "Info: Pin A7_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[4\] " "Info: Pin A7_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[3\] " "Info: Pin A7_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[2\] " "Info: Pin A7_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[1\] " "Info: Pin A7_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_6\[0\] " "Info: Pin A7_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1968 328 496 1984 "A7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[7\] " "Info: Pin A7_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[6\] " "Info: Pin A7_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[5\] " "Info: Pin A7_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[4\] " "Info: Pin A7_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[3\] " "Info: Pin A7_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[2\] " "Info: Pin A7_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[1\] " "Info: Pin A7_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_7\[0\] " "Info: Pin A7_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2096 328 496 2112 "A7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[7\] " "Info: Pin A7_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[6\] " "Info: Pin A7_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[5\] " "Info: Pin A7_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[4\] " "Info: Pin A7_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[3\] " "Info: Pin A7_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[2\] " "Info: Pin A7_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[1\] " "Info: Pin A7_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_8\[0\] " "Info: Pin A7_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2224 328 496 2240 "A7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[7\] " "Info: Pin A7_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[6\] " "Info: Pin A7_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[5\] " "Info: Pin A7_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[4\] " "Info: Pin A7_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[3\] " "Info: Pin A7_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[2\] " "Info: Pin A7_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[1\] " "Info: Pin A7_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7_9\[0\] " "Info: Pin A7_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A7_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2352 328 496 2368 "A7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[7\] " "Info: Pin B7_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[6\] " "Info: Pin B7_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[5\] " "Info: Pin B7_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[4\] " "Info: Pin B7_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[3\] " "Info: Pin B7_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[2\] " "Info: Pin B7_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[1\] " "Info: Pin B7_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_1\[0\] " "Info: Pin B7_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1904 328 496 1920 "B7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[7\] " "Info: Pin B7_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[6\] " "Info: Pin B7_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[5\] " "Info: Pin B7_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[4\] " "Info: Pin B7_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[3\] " "Info: Pin B7_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[2\] " "Info: Pin B7_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[1\] " "Info: Pin B7_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_2\[0\] " "Info: Pin B7_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2032 328 496 2048 "B7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[7\] " "Info: Pin B7_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[6\] " "Info: Pin B7_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[5\] " "Info: Pin B7_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[4\] " "Info: Pin B7_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[3\] " "Info: Pin B7_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[2\] " "Info: Pin B7_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[1\] " "Info: Pin B7_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_3\[0\] " "Info: Pin B7_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2160 328 496 2176 "B7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[7\] " "Info: Pin B7_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[6\] " "Info: Pin B7_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[5\] " "Info: Pin B7_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[4\] " "Info: Pin B7_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[3\] " "Info: Pin B7_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[2\] " "Info: Pin B7_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[1\] " "Info: Pin B7_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_4\[0\] " "Info: Pin B7_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2304 328 496 2320 "B7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[7\] " "Info: Pin B7_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[6\] " "Info: Pin B7_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[5\] " "Info: Pin B7_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[4\] " "Info: Pin B7_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[3\] " "Info: Pin B7_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[2\] " "Info: Pin B7_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[1\] " "Info: Pin B7_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_5\[0\] " "Info: Pin B7_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1872 328 496 1888 "B7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[7\] " "Info: Pin B7_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[6\] " "Info: Pin B7_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[5\] " "Info: Pin B7_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[4\] " "Info: Pin B7_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[3\] " "Info: Pin B7_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[2\] " "Info: Pin B7_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[1\] " "Info: Pin B7_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_6\[0\] " "Info: Pin B7_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2000 328 496 2016 "B7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[7\] " "Info: Pin B7_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[6\] " "Info: Pin B7_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[5\] " "Info: Pin B7_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[4\] " "Info: Pin B7_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[3\] " "Info: Pin B7_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[2\] " "Info: Pin B7_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[1\] " "Info: Pin B7_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_7\[0\] " "Info: Pin B7_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2128 328 496 2144 "B7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[7\] " "Info: Pin B7_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[6\] " "Info: Pin B7_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[5\] " "Info: Pin B7_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[4\] " "Info: Pin B7_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[3\] " "Info: Pin B7_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[2\] " "Info: Pin B7_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[1\] " "Info: Pin B7_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_8\[0\] " "Info: Pin B7_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2256 328 496 2272 "B7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[7\] " "Info: Pin B7_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[6\] " "Info: Pin B7_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[5\] " "Info: Pin B7_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[4\] " "Info: Pin B7_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[3\] " "Info: Pin B7_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[2\] " "Info: Pin B7_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[1\] " "Info: Pin B7_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7_9\[0\] " "Info: Pin B7_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B7_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2384 328 496 2400 "B7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[15\] " "Info: Pin I7\[15\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[15] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[14\] " "Info: Pin I7\[14\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[14] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[13\] " "Info: Pin I7\[13\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[13] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[12\] " "Info: Pin I7\[12\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[12] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[11\] " "Info: Pin I7\[11\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[11] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[10\] " "Info: Pin I7\[10\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[10] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[9\] " "Info: Pin I7\[9\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[9] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[8\] " "Info: Pin I7\[8\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[8] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[7\] " "Info: Pin I7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[6\] " "Info: Pin I7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[5\] " "Info: Pin I7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[4\] " "Info: Pin I7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[3\] " "Info: Pin I7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[2\] " "Info: Pin I7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[1\] " "Info: Pin I7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I7\[0\] " "Info: Pin I7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { I7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2416 328 496 2432 "I7\[15..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[7\] " "Info: Pin U7_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[6\] " "Info: Pin U7_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[5\] " "Info: Pin U7_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[4\] " "Info: Pin U7_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[3\] " "Info: Pin U7_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[2\] " "Info: Pin U7_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[1\] " "Info: Pin U7_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_1\[0\] " "Info: Pin U7_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1936 328 496 1952 "U7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[7\] " "Info: Pin U7_2\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[6\] " "Info: Pin U7_2\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[5\] " "Info: Pin U7_2\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[4\] " "Info: Pin U7_2\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[3\] " "Info: Pin U7_2\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[2\] " "Info: Pin U7_2\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[1\] " "Info: Pin U7_2\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_2\[0\] " "Info: Pin U7_2\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_2[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2064 328 496 2080 "U7_2\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[7\] " "Info: Pin U7_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[6\] " "Info: Pin U7_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[5\] " "Info: Pin U7_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[4\] " "Info: Pin U7_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[3\] " "Info: Pin U7_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[2\] " "Info: Pin U7_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[1\] " "Info: Pin U7_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_3\[0\] " "Info: Pin U7_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2192 328 496 2208 "U7_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[7\] " "Info: Pin U7_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[6\] " "Info: Pin U7_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[5\] " "Info: Pin U7_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[4\] " "Info: Pin U7_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[3\] " "Info: Pin U7_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[2\] " "Info: Pin U7_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[1\] " "Info: Pin U7_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_4\[0\] " "Info: Pin U7_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2336 328 496 2352 "U7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[7\] " "Info: Pin U7_5\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[6\] " "Info: Pin U7_5\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[5\] " "Info: Pin U7_5\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[4\] " "Info: Pin U7_5\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[3\] " "Info: Pin U7_5\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[2\] " "Info: Pin U7_5\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[1\] " "Info: Pin U7_5\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_5\[0\] " "Info: Pin U7_5\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_5[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1888 328 496 1904 "U7_5\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[7\] " "Info: Pin U7_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[6\] " "Info: Pin U7_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[5\] " "Info: Pin U7_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[4\] " "Info: Pin U7_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[3\] " "Info: Pin U7_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[2\] " "Info: Pin U7_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[1\] " "Info: Pin U7_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_6\[0\] " "Info: Pin U7_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2016 328 496 2032 "U7_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[7\] " "Info: Pin U7_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[6\] " "Info: Pin U7_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[5\] " "Info: Pin U7_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[4\] " "Info: Pin U7_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[3\] " "Info: Pin U7_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[2\] " "Info: Pin U7_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[1\] " "Info: Pin U7_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_7\[0\] " "Info: Pin U7_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2144 328 496 2160 "U7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[7\] " "Info: Pin U7_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[6\] " "Info: Pin U7_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[5\] " "Info: Pin U7_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[4\] " "Info: Pin U7_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[3\] " "Info: Pin U7_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[2\] " "Info: Pin U7_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[1\] " "Info: Pin U7_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_8\[0\] " "Info: Pin U7_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2272 328 496 2288 "U7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[7\] " "Info: Pin U7_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[6\] " "Info: Pin U7_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[5\] " "Info: Pin U7_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[4\] " "Info: Pin U7_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[3\] " "Info: Pin U7_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[2\] " "Info: Pin U7_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[1\] " "Info: Pin U7_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "U7_9\[0\] " "Info: Pin U7_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { U7_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2400 328 496 2416 "U7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { U7_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[7\] " "Info: Pin Y7_1\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[6\] " "Info: Pin Y7_1\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[5\] " "Info: Pin Y7_1\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[4\] " "Info: Pin Y7_1\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[3\] " "Info: Pin Y7_1\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[2\] " "Info: Pin Y7_1\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[1\] " "Info: Pin Y7_1\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_1\[0\] " "Info: Pin Y7_1\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_1[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1952 328 496 1968 "Y7_1\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[7\] " "Info: Pin Y7_4\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[6\] " "Info: Pin Y7_4\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[5\] " "Info: Pin Y7_4\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[4\] " "Info: Pin Y7_4\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[3\] " "Info: Pin Y7_4\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[2\] " "Info: Pin Y7_4\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[1\] " "Info: Pin Y7_4\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_4\[0\] " "Info: Pin Y7_4\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_4[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2320 328 496 2336 "Y7_4\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[7\] " "Info: Pin Y7_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[6\] " "Info: Pin Y7_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[5\] " "Info: Pin Y7_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[4\] " "Info: Pin Y7_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[3\] " "Info: Pin Y7_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[2\] " "Info: Pin Y7_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[1\] " "Info: Pin Y7_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_7\[0\] " "Info: Pin Y7_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 328 496 2128 "Y7_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[7\] " "Info: Pin Y7_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[6\] " "Info: Pin Y7_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[5\] " "Info: Pin Y7_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[4\] " "Info: Pin Y7_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[3\] " "Info: Pin Y7_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[2\] " "Info: Pin Y7_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[1\] " "Info: Pin Y7_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_8\[0\] " "Info: Pin Y7_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 328 496 2256 "Y7_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[7\] " "Info: Pin Y7_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[6\] " "Info: Pin Y7_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[5\] " "Info: Pin Y7_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[4\] " "Info: Pin Y7_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[3\] " "Info: Pin Y7_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[2\] " "Info: Pin Y7_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[1\] " "Info: Pin Y7_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7_9\[0\] " "Info: Pin Y7_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y7_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 328 496 2384 "Y7_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[7\] " "Info: Pin Y8_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[6\] " "Info: Pin Y8_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[5\] " "Info: Pin Y8_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[4\] " "Info: Pin Y8_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[3\] " "Info: Pin Y8_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[2\] " "Info: Pin Y8_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[1\] " "Info: Pin Y8_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_7\[0\] " "Info: Pin Y8_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2112 1408 1576 2128 "Y8_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[7\] " "Info: Pin Y8_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[6\] " "Info: Pin Y8_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[5\] " "Info: Pin Y8_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[4\] " "Info: Pin Y8_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[3\] " "Info: Pin Y8_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[2\] " "Info: Pin Y8_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[1\] " "Info: Pin Y8_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_8\[0\] " "Info: Pin Y8_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2240 1408 1576 2256 "Y8_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[7\] " "Info: Pin Y8_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[6\] " "Info: Pin Y8_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[5\] " "Info: Pin Y8_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[4\] " "Info: Pin Y8_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[3\] " "Info: Pin Y8_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[2\] " "Info: Pin Y8_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[1\] " "Info: Pin Y8_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y8_9\[0\] " "Info: Pin Y8_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y8_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2368 1408 1576 2384 "Y8_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y8_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[7\] " "Info: Pin Y6_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[6\] " "Info: Pin Y6_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[5\] " "Info: Pin Y6_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[4\] " "Info: Pin Y6_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[3\] " "Info: Pin Y6_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[2\] " "Info: Pin Y6_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[1\] " "Info: Pin Y6_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6_9\[0\] " "Info: Pin Y6_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y6_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1528 2488 2656 1544 "Y6_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[7\] " "Info: Pin Y3_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[6\] " "Info: Pin Y3_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[5\] " "Info: Pin Y3_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[4\] " "Info: Pin Y3_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[3\] " "Info: Pin Y3_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[2\] " "Info: Pin Y3_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[1\] " "Info: Pin Y3_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3_9\[0\] " "Info: Pin Y3_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y3_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 752 2488 2656 768 "Y3_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[7\] " "Info: Pin Y1_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[6\] " "Info: Pin Y1_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[5\] " "Info: Pin Y1_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[4\] " "Info: Pin Y1_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[3\] " "Info: Pin Y1_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[2\] " "Info: Pin Y1_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[1\] " "Info: Pin Y1_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1_7\[0\] " "Info: Pin Y1_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y1_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 488 328 496 504 "Y1_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[7\] " "Info: Pin Y9_3\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[6\] " "Info: Pin Y9_3\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[5\] " "Info: Pin Y9_3\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[4\] " "Info: Pin Y9_3\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[3\] " "Info: Pin Y9_3\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[2\] " "Info: Pin Y9_3\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[1\] " "Info: Pin Y9_3\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_3\[0\] " "Info: Pin Y9_3\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_3[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2216 2488 2656 2232 "Y9_3\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[7\] " "Info: Pin Y9_6\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[6\] " "Info: Pin Y9_6\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[5\] " "Info: Pin Y9_6\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[4\] " "Info: Pin Y9_6\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[3\] " "Info: Pin Y9_6\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[2\] " "Info: Pin Y9_6\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[1\] " "Info: Pin Y9_6\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_6\[0\] " "Info: Pin Y9_6\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_6[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 1992 2488 2656 2008 "Y9_6\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[7\] " "Info: Pin Y9_7\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[6\] " "Info: Pin Y9_7\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[5\] " "Info: Pin Y9_7\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[4\] " "Info: Pin Y9_7\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[3\] " "Info: Pin Y9_7\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[2\] " "Info: Pin Y9_7\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[1\] " "Info: Pin Y9_7\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_7\[0\] " "Info: Pin Y9_7\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_7[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2120 2488 2656 2136 "Y9_7\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[7\] " "Info: Pin Y9_8\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[6\] " "Info: Pin Y9_8\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[5\] " "Info: Pin Y9_8\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[4\] " "Info: Pin Y9_8\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[3\] " "Info: Pin Y9_8\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[2\] " "Info: Pin Y9_8\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[1\] " "Info: Pin Y9_8\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_8\[0\] " "Info: Pin Y9_8\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_8[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2248 2488 2656 2264 "Y9_8\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[7\] " "Info: Pin Y9_9\[7\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[7] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[6\] " "Info: Pin Y9_9\[6\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[6] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[5\] " "Info: Pin Y9_9\[5\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[5] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[4\] " "Info: Pin Y9_9\[4\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[4] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[3\] " "Info: Pin Y9_9\[3\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[3] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[2\] " "Info: Pin Y9_9\[2\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[2] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[1\] " "Info: Pin Y9_9\[1\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[1] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y9_9\[0\] " "Info: Pin Y9_9\[0\] not assigned to an exact location on the device" {  } { { "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { Y9_9[0] } } } { "CNN.bdf" "" { Schematic "F:/工作/Academics/FPGA_CNN/Quartus/CNN.bdf" { { 2376 2488 2656 2392 "Y9_9\[7..0\]" "" } } } } { "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y9_9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/工作/Academics/FPGA_CNN/Quartus/" 0 { } { { 0 { 0 ""} 0 2891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Warning: Timing netlist is empty. No timing reports will be generated." {  } {  } 0 0 "Timing netlist is empty. No timing reports will be generated." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CNN.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CNN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2344 unused 3.3V 2344 0 0 " "Info: Number of I/O pins in group: 2344 (unused VREF, 3.3V VCCIO, 2344 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 56 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 68 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 19 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 22 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "14 does not use undetermined 0 0 " "Info: I/O bank number 14 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 56 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 68 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 19 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 22 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "14 does not use undetermined 0 0 " "Info: I/O bank number 14 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "2344 3.3-V LVTTL 233 " "Error: Can't place 2344 pins with 3.3-V LVTTL I/O standard because Fitter has only 233 such free pins available for general purpose I/O placement" {  } {  } 0 0 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "" 0 -1}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Error: Can't place pins due to device constraints" {  } {  } 0 0 "Can't place pins due to device constraints" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Error" "EFITCC_FITCC_FAIL" "" "Error: Can't fit design in device" {  } {  } 0 0 "Can't fit design in device" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus II " "Error: Quartus II Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Error: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 21 23:57:30 2015 " "Error: Processing ended: Wed Jan 21 23:57:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
