

================================================================
== Vitis HLS Report for 'state_table'
================================================================
* Date:           Tue Jul 19 06:12:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.386 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %timer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %timer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %timer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %timer2stateTable_releaseState, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxEng2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2stateTable_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stateTable2sLookup_releaseSession, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:49]   --->   Operation 36 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_table_1, i64 666, i64 22, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:60]   --->   Operation 37 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txApp2stateTable_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 38 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%stt_txWait_load = load i1 %stt_txWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:81]   --->   Operation 39 'load' 'stt_txWait_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%stt_txAccess_sessionID_V_load = load i16 %stt_txAccess_sessionID_V"   --->   Operation 40 'load' 'stt_txAccess_sessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%stt_txAccess_write_V_load = load i1 %stt_txAccess_write_V"   --->   Operation 41 'load' 'stt_txAccess_write_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%stt_rxSessionID_V_load = load i16 %stt_rxSessionID_V"   --->   Operation 42 'load' 'stt_rxSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%stt_rxSessionLocked_load = load i1 %stt_rxSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:84]   --->   Operation 43 'load' 'stt_rxSessionLocked_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%stt_txSessionLocked_load = load i1 %stt_txSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:114]   --->   Operation 44 'load' 'stt_txSessionLocked_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%stt_txSessionID_V_load = load i16 %stt_txSessionID_V"   --->   Operation 45 'load' 'stt_txSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln81)   --->   "%xor_ln81 = xor i1 %tmp_i, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:81]   --->   Operation 46 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81 = or i1 %stt_txWait_load, i1 %xor_ln81" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:81]   --->   Operation 47 'or' 'or_ln81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %or_ln81, void, void %._crit_edge.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:81]   --->   Operation 48 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.16ns)   --->   "%txApp2stateTable_upd_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txApp2stateTable_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'txApp2stateTable_upd_req_read' <Predicate = (!or_ln81)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i96 %txApp2stateTable_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'trunc' 'trunc_ln145' <Predicate = (!or_ln81)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145, i16 %stt_txAccess_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'store' 'store_ln145' <Predicate = (!or_ln81)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %txApp2stateTable_upd_req_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'partselect' 'trunc_ln145_s' <Predicate = (!or_ln81)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %trunc_ln145_s, i32 %stt_txAccess_state" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'store' 'store_ln145' <Predicate = (!or_ln81)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %txApp2stateTable_upd_req_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'bitselect' 'tmp' <Predicate = (!or_ln81)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp, i1 %stt_txAccess_write_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'store' 'store_ln145' <Predicate = (!or_ln81)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.67ns)   --->   "%icmp_ln84 = icmp_eq  i16 %trunc_ln145, i16 %stt_rxSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:84]   --->   Operation 56 'icmp' 'icmp_ln84' <Predicate = (!or_ln81)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.12ns)   --->   "%and_ln84 = and i1 %stt_rxSessionLocked_load, i1 %icmp_ln84" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:84]   --->   Operation 57 'and' 'and_ln84' <Predicate = (!or_ln81)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %and_ln84, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:84]   --->   Operation 58 'br' 'br_ln84' <Predicate = (!or_ln81)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln534_4 = zext i16 %trunc_ln145"   --->   Operation 59 'zext' 'zext_ln534_4' <Predicate = (!or_ln81 & !and_ln84)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%state_table_1_addr_3 = getelementptr i32 %state_table_1, i64 0, i64 %zext_ln534_4"   --->   Operation 60 'getelementptr' 'state_table_1_addr_3' <Predicate = (!or_ln81 & !and_ln84)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %tmp, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:90]   --->   Operation 61 'br' 'br_ln90' <Predicate = (!or_ln81 & !and_ln84)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln99 = store i16 %trunc_ln145, i16 %stt_txSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:99]   --->   Operation 62 'store' 'store_ln99' <Predicate = (!or_ln81 & !and_ln84 & !tmp)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.41ns)   --->   "%store_ln100 = store i1 1, i1 %stt_txSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:100]   --->   Operation 63 'store' 'store_ln100' <Predicate = (!or_ln81 & !and_ln84 & !tmp)> <Delay = 0.41>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %state_table.exit"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!or_ln81 & !and_ln84 & !tmp)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.41ns)   --->   "%store_ln93 = store i1 0, i1 %stt_txSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:93]   --->   Operation 65 'store' 'store_ln93' <Predicate = (!or_ln81 & !and_ln84 & tmp)> <Delay = 0.41>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln94 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:94]   --->   Operation 66 'br' 'br_ln94' <Predicate = (!or_ln81 & !and_ln84 & tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln86 = store i1 1, i1 %stt_txWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:86]   --->   Operation 67 'store' 'store_ln86' <Predicate = (!or_ln81 & and_ln84)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln87 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:87]   --->   Operation 68 'br' 'br_ln87' <Predicate = (!or_ln81 & and_ln84)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_i_249 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txApp2stateTable_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 69 'nbreadreq' 'tmp_i_249' <Predicate = (or_ln81)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %tmp_i_249, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:105]   --->   Operation 70 'br' 'br_ln105' <Predicate = (or_ln81)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %rxEng2stateTable_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 71 'nbreadreq' 'tmp_4_i' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%stt_rxWait_load = load i1 %stt_rxWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:111]   --->   Operation 72 'load' 'stt_rxWait_load' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%stt_rxAccess_sessionID_V_load = load i16 %stt_rxAccess_sessionID_V"   --->   Operation 73 'load' 'stt_rxAccess_sessionID_V_load' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%stt_rxAccess_state_load = load i32 %stt_rxAccess_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:176]   --->   Operation 74 'load' 'stt_rxAccess_state_load' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%stt_rxAccess_write_V_load = load i1 %stt_rxAccess_write_V"   --->   Operation 75 'load' 'stt_rxAccess_write_V_load' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln111)   --->   "%xor_ln111 = xor i1 %tmp_4_i, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:111]   --->   Operation 76 'xor' 'xor_ln111' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln111 = or i1 %stt_rxWait_load, i1 %xor_ln111" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:111]   --->   Operation 77 'or' 'or_ln111' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %or_ln111, void, void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:111]   --->   Operation 78 'br' 'br_ln111' <Predicate = (or_ln81 & !tmp_i_249)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.16ns)   --->   "%rxEng2stateTable_upd_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %rxEng2stateTable_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'rxEng2stateTable_upd_req_read' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = trunc i96 %rxEng2stateTable_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'trunc' 'trunc_ln145_4' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_4, i16 %stt_rxAccess_sessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'store' 'store_ln145' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln145_31 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %rxEng2stateTable_upd_req_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'partselect' 'trunc_ln145_31' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %trunc_ln145_31, i32 %stt_rxAccess_state" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'store' 'store_ln145' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_238 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %rxEng2stateTable_upd_req_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'bitselect' 'tmp_238' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln145 = store i1 %tmp_238, i1 %stt_rxAccess_write_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'store' 'store_ln145' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.67ns)   --->   "%icmp_ln114 = icmp_eq  i16 %trunc_ln145_4, i16 %stt_txSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:114]   --->   Operation 86 'icmp' 'icmp_ln114' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln114 = and i1 %stt_txSessionLocked_load, i1 %icmp_ln114" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:114]   --->   Operation 87 'and' 'and_ln114' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114, void %._crit_edge6.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:114]   --->   Operation 88 'br' 'br_ln114' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %tmp_238, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:120]   --->   Operation 89 'br' 'br_ln120' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln132 = store i16 %trunc_ln145_4, i16 %stt_rxSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:132]   --->   Operation 90 'store' 'store_ln132' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & !tmp_238)> <Delay = 0.38>
ST_1 : Operation 91 [1/1] (0.41ns)   --->   "%store_ln133 = store i1 1, i1 %stt_rxSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:133]   --->   Operation 91 'store' 'store_ln133' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & !tmp_238)> <Delay = 0.41>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %state_table.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & !tmp_238)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln122 = icmp_eq  i32 %trunc_ln145_31, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:122]   --->   Operation 93 'icmp' 'icmp_ln122' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & tmp_238)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %._crit_edge8.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:122]   --->   Operation 94 'br' 'br_ln122' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & tmp_238)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.41ns)   --->   "%store_ln127 = store i1 0, i1 %stt_rxSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:127]   --->   Operation 95 'store' 'store_ln127' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & tmp_238)> <Delay = 0.41>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln128 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:128]   --->   Operation 96 'br' 'br_ln128' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & tmp_238)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln116 = store i1 1, i1 %stt_rxWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:116]   --->   Operation 97 'store' 'store_ln116' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & and_ln114)> <Delay = 0.38>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln117 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:117]   --->   Operation 98 'br' 'br_ln117' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & and_ln114)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %timer2stateTable_releaseState, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 99 'nbreadreq' 'tmp_5_i' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%stt_closeWait_load = load i1 %stt_closeWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:138]   --->   Operation 100 'load' 'stt_closeWait_load' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%stt_closeSessionID_V_load = load i16 %stt_closeSessionID_V"   --->   Operation 101 'load' 'stt_closeSessionID_V_load' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%xor_ln138 = xor i1 %tmp_5_i, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:138]   --->   Operation 102 'xor' 'xor_ln138' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln138 = or i1 %stt_closeWait_load, i1 %xor_ln138" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:138]   --->   Operation 103 'or' 'or_ln138' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %or_ln138, void, void %._crit_edge9.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:138]   --->   Operation 104 'br' 'br_ln138' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.16ns)   --->   "%timer2stateTable_releaseState_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %timer2stateTable_releaseState" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'timer2stateTable_releaseState_read' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %timer2stateTable_releaseState_read, i16 %stt_closeSessionID_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'store' 'store_ln145' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.67ns)   --->   "%icmp_ln142 = icmp_eq  i16 %timer2stateTable_releaseState_read, i16 %stt_rxSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:142]   --->   Operation 107 'icmp' 'icmp_ln142' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.12ns)   --->   "%and_ln142 = and i1 %stt_rxSessionLocked_load, i1 %icmp_ln142" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:142]   --->   Operation 108 'and' 'and_ln142' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %and_ln142, void %._crit_edge11.i, void %._crit_edge12.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:142]   --->   Operation 109 'br' 'br_ln142' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.67ns)   --->   "%icmp_ln142_1 = icmp_eq  i16 %timer2stateTable_releaseState_read, i16 %stt_txSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:142]   --->   Operation 110 'icmp' 'icmp_ln142_1' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%and_ln142_1 = and i1 %stt_txSessionLocked_load, i1 %icmp_ln142_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:142]   --->   Operation 111 'and' 'and_ln142_1' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %and_ln142_1, void %._crit_edge14.i, void %._crit_edge12.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:142]   --->   Operation 112 'br' 'br_ln142' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %state_table.exit"   --->   Operation 113 'br' 'br_ln0' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142 & !and_ln142_1)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.38ns)   --->   "%store_ln144 = store i1 1, i1 %stt_closeWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:144]   --->   Operation 114 'store' 'store_ln144' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & and_ln142_1) | (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & and_ln142)> <Delay = 0.38>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln145 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:145]   --->   Operation 115 'br' 'br_ln145' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & and_ln142_1) | (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & and_ln142)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %stt_txWait_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:152]   --->   Operation 116 'br' 'br_ln152' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %stt_rxWait_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:170]   --->   Operation 117 'br' 'br_ln170' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %stt_closeWait_load, void %state_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:192]   --->   Operation 118 'br' 'br_ln192' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.67ns)   --->   "%icmp_ln194 = icmp_eq  i16 %stt_closeSessionID_V_load, i16 %stt_rxSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:194]   --->   Operation 119 'icmp' 'icmp_ln194' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln194 = and i1 %stt_rxSessionLocked_load, i1 %icmp_ln194" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:194]   --->   Operation 120 'and' 'and_ln194' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %and_ln194, void %._crit_edge25.i, void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:194]   --->   Operation 121 'br' 'br_ln194' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.67ns)   --->   "%icmp_ln194_1 = icmp_eq  i16 %stt_closeSessionID_V_load, i16 %stt_txSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:194]   --->   Operation 122 'icmp' 'icmp_ln194_1' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln194_1 = and i1 %stt_txSessionLocked_load, i1 %icmp_ln194_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:194]   --->   Operation 123 'and' 'and_ln194_1' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %and_ln194_1, void %._crit_edge28.i, void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:194]   --->   Operation 124 'br' 'br_ln194' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln198 = store i1 0, i1 %stt_closeWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:198]   --->   Operation 125 'store' 'store_ln198' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194 & !and_ln194_1)> <Delay = 0.38>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln199 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:199]   --->   Operation 126 'br' 'br_ln199' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194 & !and_ln194_1)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.67ns)   --->   "%icmp_ln172 = icmp_eq  i16 %stt_rxAccess_sessionID_V_load, i16 %stt_txSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:172]   --->   Operation 127 'icmp' 'icmp_ln172' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.12ns)   --->   "%and_ln172 = and i1 %stt_txSessionLocked_load, i1 %icmp_ln172" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:172]   --->   Operation 128 'and' 'and_ln172' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %and_ln172, void %._crit_edge20.i, void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:172]   --->   Operation 129 'br' 'br_ln172' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %stt_rxAccess_write_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:174]   --->   Operation 130 'br' 'br_ln174' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln186 = store i16 %stt_rxAccess_sessionID_V_load, i16 %stt_rxSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:186]   --->   Operation 131 'store' 'store_ln186' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & !stt_rxAccess_write_V_load)> <Delay = 0.38>
ST_1 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & !stt_rxAccess_write_V_load)> <Delay = 0.38>
ST_1 : Operation 133 [1/1] (0.85ns)   --->   "%icmp_ln176 = icmp_eq  i32 %stt_rxAccess_state_load, i32 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:176]   --->   Operation 133 'icmp' 'icmp_ln176' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & stt_rxAccess_write_V_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %._crit_edge23.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:176]   --->   Operation 134 'br' 'br_ln176' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & stt_rxAccess_write_V_load)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln182 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:182]   --->   Operation 135 'br' 'br_ln182' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & stt_rxAccess_write_V_load)> <Delay = 0.38>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%storemerge_i = phi i1 1, void, i1 0, void %._crit_edge23.i"   --->   Operation 136 'phi' 'storemerge_i' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.41ns)   --->   "%store_ln181 = store i1 %storemerge_i, i1 %stt_rxSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:181]   --->   Operation 137 'store' 'store_ln181' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172)> <Delay = 0.41>
ST_1 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln189 = store i1 0, i1 %stt_rxWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:189]   --->   Operation 138 'store' 'store_ln189' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172)> <Delay = 0.38>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln190 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:190]   --->   Operation 139 'br' 'br_ln190' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.67ns)   --->   "%icmp_ln154 = icmp_eq  i16 %stt_txAccess_sessionID_V_load, i16 %stt_rxSessionID_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:154]   --->   Operation 140 'icmp' 'icmp_ln154' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.12ns)   --->   "%and_ln154 = and i1 %stt_rxSessionLocked_load, i1 %icmp_ln154" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:154]   --->   Operation 141 'and' 'and_ln154' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %and_ln154, void %._crit_edge17.i, void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:154]   --->   Operation 142 'br' 'br_ln154' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln534_6 = zext i16 %stt_txAccess_sessionID_V_load"   --->   Operation 143 'zext' 'zext_ln534_6' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%state_table_1_addr_5 = getelementptr i32 %state_table_1, i64 0, i64 %zext_ln534_6" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:158]   --->   Operation 144 'getelementptr' 'state_table_1_addr_5' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %stt_txAccess_write_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:156]   --->   Operation 145 'br' 'br_ln156' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln164 = store i16 %stt_txAccess_sessionID_V_load, i16 %stt_txSessionID_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:164]   --->   Operation 146 'store' 'store_ln164' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & !stt_txAccess_write_V_load)> <Delay = 0.38>
ST_1 : Operation 147 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 147 'br' 'br_ln0' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & !stt_txAccess_write_V_load)> <Delay = 0.38>
ST_1 : Operation 148 [1/1] (0.38ns)   --->   "%br_ln160 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:160]   --->   Operation 148 'br' 'br_ln160' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & stt_txAccess_write_V_load)> <Delay = 0.38>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%storemerge1_i = phi i1 1, void, i1 0, void"   --->   Operation 149 'phi' 'storemerge1_i' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.41ns)   --->   "%store_ln159 = store i1 %storemerge1_i, i1 %stt_txSessionLocked" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:159]   --->   Operation 150 'store' 'store_ln159' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154)> <Delay = 0.41>
ST_1 : Operation 151 [1/1] (0.38ns)   --->   "%store_ln167 = store i1 0, i1 %stt_txWait" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:167]   --->   Operation 151 'store' 'store_ln167' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154)> <Delay = 0.38>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln168 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:168]   --->   Operation 152 'br' 'br_ln168' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.16ns)   --->   "%sessionID_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txApp2stateTable_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'read' 'sessionID_V' <Predicate = (or_ln81 & tmp_i_249)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln109 = br void %state_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:109]   --->   Operation 154 'br' 'br_ln109' <Predicate = (or_ln81 & tmp_i_249)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 155 [2/2] (1.20ns)   --->   "%state_table_1_load_1 = load i10 %state_table_1_addr_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'load' 'state_table_1_load_1' <Predicate = (!or_ln81 & !and_ln84 & !tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 156 [1/1] (1.20ns)   --->   "%store_ln92 = store i32 %trunc_ln145_s, i10 %state_table_1_addr_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:92]   --->   Operation 156 'store' 'store_ln92' <Predicate = (!or_ln81 & !and_ln84 & tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln534_5 = zext i16 %trunc_ln145_4"   --->   Operation 157 'zext' 'zext_ln534_5' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%state_table_1_addr_4 = getelementptr i32 %state_table_1, i64 0, i64 %zext_ln534_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:126]   --->   Operation 158 'getelementptr' 'state_table_1_addr_4' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (1.20ns)   --->   "%state_table_1_load_2 = load i10 %state_table_1_addr_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 159 'load' 'state_table_1_load_2' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & !tmp_238)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 160 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %stateTable2sLookup_releaseSession, i16 %trunc_ln145_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'write' 'write_ln174' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & tmp_238 & icmp_ln122)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln125 = br void %._crit_edge8.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:125]   --->   Operation 161 'br' 'br_ln125' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & tmp_238 & icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (1.20ns)   --->   "%store_ln126 = store i32 %trunc_ln145_31, i10 %state_table_1_addr_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:126]   --->   Operation 162 'store' 'store_ln126' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & tmp_238)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln534_7 = zext i16 %timer2stateTable_releaseState_read"   --->   Operation 163 'zext' 'zext_ln534_7' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142 & !and_ln142_1)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%state_table_1_addr_1 = getelementptr i32 %state_table_1, i64 0, i64 %zext_ln534_7" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:148]   --->   Operation 164 'getelementptr' 'state_table_1_addr_1' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142 & !and_ln142_1)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.20ns)   --->   "%store_ln148 = store i32 0, i10 %state_table_1_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:148]   --->   Operation 165 'store' 'store_ln148' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142 & !and_ln142_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 166 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %stateTable2sLookup_releaseSession, i16 %timer2stateTable_releaseState_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 166 'write' 'write_ln174' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & !or_ln138 & !and_ln142 & !and_ln142_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln534_9 = zext i16 %stt_closeSessionID_V_load"   --->   Operation 167 'zext' 'zext_ln534_9' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194 & !and_ln194_1)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%state_table_1_addr = getelementptr i32 %state_table_1, i64 0, i64 %zext_ln534_9" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:196]   --->   Operation 168 'getelementptr' 'state_table_1_addr' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194 & !and_ln194_1)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.20ns)   --->   "%store_ln196 = store i32 0, i10 %state_table_1_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:196]   --->   Operation 169 'store' 'store_ln196' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194 & !and_ln194_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 170 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %stateTable2sLookup_releaseSession, i16 %stt_closeSessionID_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 170 'write' 'write_ln174' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & !stt_rxWait_load & stt_closeWait_load & !and_ln194 & !and_ln194_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln534_8 = zext i16 %stt_rxAccess_sessionID_V_load"   --->   Operation 171 'zext' 'zext_ln534_8' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%state_table_1_addr_6 = getelementptr i32 %state_table_1, i64 0, i64 %zext_ln534_8" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:180]   --->   Operation 172 'getelementptr' 'state_table_1_addr_6' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (1.20ns)   --->   "%state_table_1_load_4 = load i10 %state_table_1_addr_6" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'load' 'state_table_1_load_4' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & !stt_rxAccess_write_V_load)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 174 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %stateTable2sLookup_releaseSession, i16 %stt_rxAccess_sessionID_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & stt_rxAccess_write_V_load & icmp_ln176)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln179 = br void %._crit_edge23.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:179]   --->   Operation 175 'br' 'br_ln179' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & stt_rxAccess_write_V_load & icmp_ln176)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (1.20ns)   --->   "%store_ln180 = store i32 %stt_rxAccess_state_load, i10 %state_table_1_addr_6" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:180]   --->   Operation 176 'store' 'store_ln180' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & stt_rxAccess_write_V_load)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 177 [2/2] (1.20ns)   --->   "%state_table_1_load_3 = load i10 %state_table_1_addr_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'load' 'state_table_1_load_3' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & !stt_txAccess_write_V_load)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%stt_txAccess_state_load = load i32 %stt_txAccess_state" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:158]   --->   Operation 178 'load' 'stt_txAccess_state_load' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & stt_txAccess_write_V_load)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.20ns)   --->   "%store_ln158 = store i32 %stt_txAccess_state_load, i10 %state_table_1_addr_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:158]   --->   Operation 179 'store' 'store_ln158' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & stt_txAccess_write_V_load)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i16 %sessionID_V"   --->   Operation 180 'zext' 'zext_ln534' <Predicate = (or_ln81 & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%state_table_1_addr_2 = getelementptr i32 %state_table_1, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:108]   --->   Operation 181 'getelementptr' 'state_table_1_addr_2' <Predicate = (or_ln81 & tmp_i_249)> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (1.20ns)   --->   "%state_table_1_load = load i10 %state_table_1_addr_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 182 'load' 'state_table_1_load' <Predicate = (or_ln81 & tmp_i_249)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 183 [1/2] (1.20ns)   --->   "%state_table_1_load_1 = load i10 %state_table_1_addr_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 183 'load' 'state_table_1_load_1' <Predicate = (!or_ln81 & !and_ln84 & !tmp)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 184 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %stateTable2txApp_upd_rsp, i32 %state_table_1_load_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 184 'write' 'write_ln174' <Predicate = (!or_ln81 & !and_ln84 & !tmp)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 185 [1/2] (1.20ns)   --->   "%state_table_1_load_2 = load i10 %state_table_1_addr_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'load' 'state_table_1_load_2' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & !tmp_238)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 186 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %stateTable2rxEng_upd_rsp, i32 %state_table_1_load_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'write' 'write_ln174' <Predicate = (or_ln81 & !tmp_i_249 & !or_ln111 & !and_ln114 & !tmp_238)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 187 [1/2] (1.20ns)   --->   "%state_table_1_load_4 = load i10 %state_table_1_addr_6" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 187 'load' 'state_table_1_load_4' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & !stt_rxAccess_write_V_load)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 188 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %stateTable2rxEng_upd_rsp, i32 %state_table_1_load_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 188 'write' 'write_ln174' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & !stt_txWait_load & stt_rxWait_load & !and_ln172 & !stt_rxAccess_write_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 189 [1/2] (1.20ns)   --->   "%state_table_1_load_3 = load i10 %state_table_1_addr_5" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 189 'load' 'state_table_1_load_3' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & !stt_txAccess_write_V_load)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 190 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %stateTable2txApp_upd_rsp, i32 %state_table_1_load_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'write' 'write_ln174' <Predicate = (or_ln81 & !tmp_i_249 & or_ln111 & or_ln138 & stt_txWait_load & !and_ln154 & !stt_txAccess_write_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 191 [1/2] (1.20ns)   --->   "%state_table_1_load = load i10 %state_table_1_addr_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 191 'load' 'state_table_1_load' <Predicate = (or_ln81 & tmp_i_249)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 192 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %stateTable2txApp_rsp, i32 %state_table_1_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 192 'write' 'write_ln174' <Predicate = (or_ln81 & tmp_i_249)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 193 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	fifo read on port 'rxEng2stateTable_upd_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [115]  (1.17 ns)
	'icmp' operation ('icmp_ln122', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/state_table/state_table.cpp:122) [136]  (0.859 ns)
	blocking operation 0.359 ns on control path)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('state_table_1_load_1', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'state_table_1' [90]  (1.2 ns)

 <State 3>: 2.37ns
The critical path consists of the following:
	'load' operation ('state_table_1_load_4', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'state_table_1' [204]  (1.2 ns)
	fifo write on port 'stateTable2rxEng_upd_rsp' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [205]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
