 
****************************************
Report : ideal_network
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Wed Jul  8 21:44:04 2020
****************************************

Source ports                Latency                     Transition
and pins              Rise           Fall           Rise          Fall
                    min   max      min   max      min   max     min   max
------------------------------------------------------------------------------
PIM_ALU_SYN_top/clk  --    --       --    --       --    --      --    --   
PIM_ALU_SYN_top/rst_x
                     --    --       --    --       --    --      --    --   

1
