<?xml version="1.0" encoding="UTF-8"?>
<module id="udma" HW_revision="">
    <register id="STAT" width="32" offset="0x0" description="">
        <bitfield id="DMACHANS" description="Available uDMA Channels Minus 1" begin="20" end="16" width="5" rwaccess="R/W">
        </bitfield>
        <bitfield id="STATE" description="Control State Machine Status 0x00000090 : UDMA_STAT_STATE_DONE : Done 0x00000000 : UDMA_STAT_STATE_IDLE : Idle 0x00000010 : UDMA_STAT_STATE_RD_CTRL : Reading channel controller data 0x00000030 : UDMA_STAT_STATE_RD_DSTENDP : Reading destination end pointer 0x00000040 : UDMA_STAT_STATE_RD_SRCDAT : Reading source data 0x00000020 : UDMA_STAT_STATE_RD_SRCENDP : Reading source end pointer 0x00000080 : UDMA_STAT_STATE_STALL : Stalled 0x000000A0 : UDMA_STAT_STATE_UNDEF : Undefined 0x00000060 : UDMA_STAT_STATE_WAIT : Waiting for uDMA request to clear 0x00000070 : UDMA_STAT_STATE_WR_CTRL : Writing channel controller data 0x00000050 : UDMA_STAT_STATE_WR_DSTDAT : Writing destination data" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CFG" width="32" offset="0x4" description="">
    </register>
    <register id="CTLBASE" width="32" offset="0x8" description="">
        <bitfield id="ADDR" description="Channel Control Base Address" begin="31" end="10" width="22" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ALTBASE" width="32" offset="0xC" description="">
    </register>
    <register id="WAITSTAT" width="32" offset="0x10" description="">
    </register>
    <register id="SWREQ" width="32" offset="0x14" description="">
    </register>
    <register id="USEBURSTSET" width="32" offset="0x18" description="">
    </register>
    <register id="USEBURSTCLR" width="32" offset="0x1C" description="">
    </register>
    <register id="REQMASKSET" width="32" offset="0x20" description="">
    </register>
    <register id="REQMASKCLR" width="32" offset="0x24" description="">
    </register>
    <register id="ENASET" width="32" offset="0x28" description="">
    </register>
    <register id="ENACLR" width="32" offset="0x2C" description="">
    </register>
    <register id="ALTSET" width="32" offset="0x30" description="">
    </register>
    <register id="ALTCLR" width="32" offset="0x34" description="">
    </register>
    <register id="PRIOSET" width="32" offset="0x38" description="">
    </register>
    <register id="PRIOCLR" width="32" offset="0x3C" description="">
    </register>
    <register id="ERRCLR" width="32" offset="0x4C" description="">
    </register>
    <register id="CHASGN" width="32" offset="0x500" description="">
    </register>
    <register id="CHIS" width="32" offset="0x504" description="">
    </register>
    <register id="CHMAP0" width="32" offset="0x510" description="">
        <bitfield id="CH7SEL" description="uDMA Channel 7 Source Select" begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH6SEL" description="uDMA Channel 6 Source Select" begin="27" end="24" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH5SEL" description="uDMA Channel 5 Source Select" begin="23" end="20" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH4SEL" description="uDMA Channel 4 Source Select" begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH3SEL" description="uDMA Channel 3 Source Select" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH2SEL" description="uDMA Channel 2 Source Select" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH1SEL" description="uDMA Channel 1 Source Select" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH0SEL" description="uDMA Channel 0 Source Select" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CHMAP1" width="32" offset="0x514" description="">
        <bitfield id="CH15SEL" description="uDMA Channel 15 Source Select" begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH14SEL" description="uDMA Channel 14 Source Select" begin="27" end="24" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH13SEL" description="uDMA Channel 13 Source Select" begin="23" end="20" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH12SEL" description="uDMA Channel 12 Source Select" begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH11SEL" description="uDMA Channel 11 Source Select" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH10SEL" description="uDMA Channel 10 Source Select" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH9SEL" description="uDMA Channel 9 Source Select" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH8SEL" description="uDMA Channel 8 Source Select" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CHMAP2" width="32" offset="0x518" description="">
        <bitfield id="CH23SEL" description="uDMA Channel 23 Source Select" begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH22SEL" description="uDMA Channel 22 Source Select" begin="27" end="24" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH21SEL" description="uDMA Channel 21 Source Select" begin="23" end="20" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH20SEL" description="uDMA Channel 20 Source Select" begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH19SEL" description="uDMA Channel 19 Source Select" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH18SEL" description="uDMA Channel 18 Source Select" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH17SEL" description="uDMA Channel 17 Source Select" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH16SEL" description="uDMA Channel 16 Source Select" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="CHMAP3" width="32" offset="0x51C" description="">
        <bitfield id="CH31SEL" description="uDMA Channel 31 Source Select" begin="31" end="28" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH30SEL" description="uDMA Channel 30 Source Select" begin="27" end="24" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH29SEL" description="uDMA Channel 29 Source Select" begin="23" end="20" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH28SEL" description="uDMA Channel 28 Source Select" begin="19" end="16" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH27SEL" description="uDMA Channel 27 Source Select" begin="15" end="12" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH26SEL" description="uDMA Channel 26 Source Select" begin="11" end="8" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH25SEL" description="uDMA Channel 25 Source Select" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="CH24SEL" description="uDMA Channel 24 Source Select" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="PV" width="32" offset="0xFB0" description="">
        <bitfield id="MAJOR" description="Major Revision" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="MINOR" description="Minor Revision" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
</module>
