// Seed: 2510364002
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout tri0 id_2;
  input wire id_1;
  assign id_2 = -1 + id_2;
  wire id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd27
) (
    output tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wire id_4,
    output wand id_5,
    output tri0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri0 _id_10,
    output wand id_11,
    input wor id_12,
    input tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    input tri id_16,
    output tri1 id_17
);
  wire [1 'b0 : id_10] id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  logic id_20;
  ;
endmodule
