•	Digital Design & FPGA Development – Strengthened proficiency in VHDL for FSM implementation, optimizing state transitions and output generation for accuracy and efficiency.
•	Simulation & Verification – Enhanced ability to develop test benches, analysed waveforms, and apply Boolean algebra for thorough design validation in Xilinx Vivado.
•	Code Optimization & Resource Management – Improved VHDL coding practices to enhance simulation performance, optimizing FPGA resource utilization
