; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple riscv64 -mattr +experimental-v -o - %s \
; RUN:   -verify-machineinstrs | FileCheck %s

; 8 -> 32
define <vscale x 8 x i32> @test_zext_i8_i32_m1(<vscale x 8 x i8> %a) nounwind
; CHECK-LABEL: test_zext_i8_i32_m1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, zero, e8,m1,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v2, v16
; CHECK-NEXT:    vsetvli a0, zero, e16,m2,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v16, v2
; CHECK-NEXT:    ret
{
  %b = zext <vscale x 8 x i8> %a to <vscale x 8 x i32>
  ret <vscale x 8 x i32> %b
}

; 8 -> 64
define <vscale x 8 x i64> @test_zext_i8_i64_m1(<vscale x 8 x i8> %a) nounwind
; CHECK-LABEL: test_zext_i8_i64_m1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, zero, e8,m1,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v2, v16
; CHECK-NEXT:    vsetvli a0, zero, e16,m2,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v4, v2
; CHECK-NEXT:    vsetvli a0, zero, e32,m4,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v16, v4
; CHECK-NEXT:    ret
{
  %b = zext <vscale x 8 x i8> %a to <vscale x 8 x i64>
  ret <vscale x 8 x i64> %b
}

; 16 -> 64
define <vscale x 4 x i64> @test_zext_i16_i64_m1(<vscale x 4 x i16> %a) nounwind
; CHECK-LABEL: test_zext_i16_i64_m1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, zero, e16,m1,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v2, v16
; CHECK-NEXT:    vsetvli a0, zero, e32,m2,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v16, v2
; CHECK-NEXT:    ret
{
  %b = zext <vscale x 4 x i16> %a to <vscale x 4 x i64>
  ret <vscale x 4 x i64> %b
}

define <vscale x 8 x i64> @test_zext_i16_i64_m2(<vscale x 8 x i16> %a) nounwind
; CHECK-LABEL: test_zext_i16_i64_m2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a0, zero, e16,m2,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v4, v16
; CHECK-NEXT:    vsetvli a0, zero, e32,m4,tu,mu
; CHECK-NEXT:    vwcvtu.x.x.v v16, v4
; CHECK-NEXT:    ret
{
  %b = zext <vscale x 8 x i16> %a to <vscale x 8 x i64>
  ret <vscale x 8 x i64> %b
}
