<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/interrupts.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">interrupts.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2interrupts_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *          Andreas Hansson</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_INTERRUPTS_HH__</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define __ARCH_X86_INTERRUPTS_HH__</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="generic_2interrupts_8hh.html">arch/generic/interrupts.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="intmessage_8hh.html">arch/x86/intmessage.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="apic_8hh.html">arch/x86/regs/apic.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="io__device_8hh.html">dev/io_device.hh</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="intdev_8hh.html">dev/x86/intdev.hh</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;params/X86LocalApic.hh&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="eventq_8hh.html">sim/eventq.hh</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">class </span><a class="code" href="classBaseCPU.html">BaseCPU</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">int</span> <a class="code" href="x86_2interrupts_8hh.html#a849c576f20c815c41bcb63318035ab93">divideFromConf</a>(uint32_t conf);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a> {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#afb20451fc8b14011d27c43bea452877d">decodeAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html">   76</a></span>&#160;<span class="keyword">class </span><a class="code" href="classX86ISA_1_1Interrupts.html">Interrupts</a> : <span class="keyword">public</span> <a class="code" href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aca77ff904ea7dbe1a000ecc3bb6967c7">   79</a></span>&#160;    <a class="code" href="classSystem.html">System</a> *<a class="code" href="classX86ISA_1_1Interrupts.html#aca77ff904ea7dbe1a000ecc3bb6967c7">sys</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aa47ac94f9fe354cfdaf48c78e07f8b7d">   80</a></span>&#160;    <a class="code" href="classClockDomain.html">ClockDomain</a> &amp;<a class="code" href="classX86ISA_1_1Interrupts.html#aa47ac94f9fe354cfdaf48c78e07f8b7d">clockDomain</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// Storage for the APIC registers</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ad73e240eef584e473acbbddcacc3fcb2">   83</a></span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1Interrupts.html#ad73e240eef584e473acbbddcacc3fcb2">regs</a>[<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eafc1152225e2b9bca07f59c79b3201e09">NUM_APIC_REGS</a>];</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a2bbc4890b7807946f1145e1b148a349e">BitUnion32</a>(LVTEntry)</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ac2983457bea33845292b6cfdf8edac03">   86</a></span>&#160;        Bitfield&lt;7, 0&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ac2983457bea33845292b6cfdf8edac03">vector</a>;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a8ba6c4ccc2e02ec0f69f03f5f48a650d">   87</a></span>&#160;        Bitfield&lt;10, 8&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#a8ba6c4ccc2e02ec0f69f03f5f48a650d">deliveryMode</a>;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ac8fd18271cd20f4f24993d73c21f91c4">   88</a></span>&#160;        Bitfield&lt;12&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ac8fd18271cd20f4f24993d73c21f91c4">status</a>;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a95c1987961e98b2c1955dcabe948498a">   89</a></span>&#160;        Bitfield&lt;13&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#a95c1987961e98b2c1955dcabe948498a">polarity</a>;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a82bb271ed893c4c849a9c665c32427f0">   90</a></span>&#160;        Bitfield&lt;14&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#a82bb271ed893c4c849a9c665c32427f0">remoteIRR</a>;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ae68efed937fb3014ef147e9c15676735">   91</a></span>&#160;        Bitfield&lt;15&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ae68efed937fb3014ef147e9c15676735">trigger</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ab68ee01fc5fc65871d9e54b63faa7043">   92</a></span>&#160;        Bitfield&lt;16&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ab68ee01fc5fc65871d9e54b63faa7043">masked</a>;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ad0eeebcde145f206c1cf9584c68731f4">   93</a></span>&#160;        Bitfield&lt;17&gt; <a class="code" href="classX86ISA_1_1Interrupts.html#ad0eeebcde145f206c1cf9584c68731f4">periodic</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a45ab6eb00e32e22f73a52da6a8c43e51">EndBitUnion</a>(LVTEntry)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">     * Timing related stuff.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> apicTimerEvent;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#abb16da229235823a2577c4b93233bef5">processApicTimerEvent</a>();</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">     * A set of variables to keep track of interrupts that don&#39;t go through</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">     * the IRR.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a1aa279fade37e99008b77fb18d0ecc5d">  106</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a1aa279fade37e99008b77fb18d0ecc5d">pendingSmi</a>;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#acf51b97a302286553e49d9e5bd025e46">  107</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#acf51b97a302286553e49d9e5bd025e46">smiVector</a>;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#af0d2e8d475ac9d7974722fe82638b0e8">  108</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#af0d2e8d475ac9d7974722fe82638b0e8">pendingNmi</a>;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#acc06790fc184945c2a2b66c8607c733d">  109</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#acc06790fc184945c2a2b66c8607c733d">nmiVector</a>;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a34c1821daff1982477c38ff15b4bfa43">  110</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a34c1821daff1982477c38ff15b4bfa43">pendingExtInt</a>;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a5d97b35675cfdc720880ffeea6f96d80">  111</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a5d97b35675cfdc720880ffeea6f96d80">extIntVector</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a8be34ab8e63d696cec07c4581b5ade74">  112</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a8be34ab8e63d696cec07c4581b5ade74">pendingInit</a>;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a086c78dd1f756c45217620e057648b2d">  113</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a086c78dd1f756c45217620e057648b2d">initVector</a>;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aea0092c34af4fb4dc376357dd0b100a3">  114</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aea0092c34af4fb4dc376357dd0b100a3">pendingStartup</a>;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ace412a638c867c356b1c5070605678f2">  115</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#ace412a638c867c356b1c5070605678f2">startupVector</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#acd615a641c2d5ef05f50828ec2c295f4">  116</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#acd615a641c2d5ef05f50828ec2c295f4">startedUp</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">// This is a quick check whether any of the above (except ExtInt) are set.</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aae43d237e50d958d3187a8071bdbc22b">  119</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aae43d237e50d958d3187a8071bdbc22b">pendingUnmaskableInt</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// A count of how many IPIs are in flight.</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a9a54d4afa85b0242ce9b04ee52fd98ed">  122</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a9a54d4afa85b0242ce9b04ee52fd98ed">pendingIPIs</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">     * IRR and ISR maintenance.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a333569c456cb0b45b5c9fb42f281d362">  127</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a333569c456cb0b45b5c9fb42f281d362">IRRV</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a22f141867d4a753b559c7aa17cec031a">  128</a></span>&#160;    uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a22f141867d4a753b559c7aa17cec031a">ISRV</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordtype">int</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a1cc6d84be44c001229f85031a6edcaf3">  131</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a1cc6d84be44c001229f85031a6edcaf3">findRegArrayMSB</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">offset</a> = 7;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keywordflow">do</span> {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <span class="keywordflow">if</span> (regs[base + offset] != 0) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                <span class="keywordflow">return</span> offset * 32 + <a class="code" href="bitfield_8hh.html#aa8f1ff3b89ba9c337baeef12d161580f">findMsbSet</a>(regs[base + offset]);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        } <span class="keywordflow">while</span> (offset--);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a7e1feecb19333a2d96f2bd52874261e8">  143</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a7e1feecb19333a2d96f2bd52874261e8">updateIRRV</a>()</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <a class="code" href="classX86ISA_1_1Interrupts.html#a333569c456cb0b45b5c9fb42f281d362">IRRV</a> = <a class="code" href="classX86ISA_1_1Interrupts.html#a1cc6d84be44c001229f85031a6edcaf3">findRegArrayMSB</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eaa7c2141bb46699c4a034b3e0a014e453">APIC_INTERRUPT_REQUEST_BASE</a>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a6e412f0fa9223ab4c1a90cfe3cab9dec">  149</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a6e412f0fa9223ab4c1a90cfe3cab9dec">updateISRV</a>()</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="classX86ISA_1_1Interrupts.html#a22f141867d4a753b559c7aa17cec031a">ISRV</a> = <a class="code" href="classX86ISA_1_1Interrupts.html#a1cc6d84be44c001229f85031a6edcaf3">findRegArrayMSB</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea5c7ead3f005827f9efbee3fa29590aaf">APIC_IN_SERVICE_BASE</a>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#abcbcf6762daaf9f1a91c7ab11ec37112">  155</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#abcbcf6762daaf9f1a91c7ab11ec37112">setRegArrayBit</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#ac2983457bea33845292b6cfdf8edac03">vector</a>)</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        regs[base + (vector / 32)] |= (1 &lt;&lt; (vector % 32));</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ac5323cd7ecc80896137a0c089a9f7548">  161</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#ac5323cd7ecc80896137a0c089a9f7548">clearRegArrayBit</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#ac2983457bea33845292b6cfdf8edac03">vector</a>)</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        regs[base + (vector / 32)] &amp;= ~(1 &lt;&lt; (vector % 32));</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a67640c5d23a31172a46e1120384350bd">  167</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a67640c5d23a31172a46e1120384350bd">getRegArrayBit</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#ac2983457bea33845292b6cfdf8edac03">vector</a>)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(regs[base + (vector / 32)], vector % 32);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a0db8009add863253d5e2e2564c4b0bc6">  172</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a0db8009add863253d5e2e2564c4b0bc6">clockPeriod</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> clockDomain.<a class="code" href="classClockDomain.html#a78ffa69ce114b68a81b9ebd509277333">clockPeriod</a>(); }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a57e94688002f869990fa3986084002cf">requestInterrupt</a>(uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#ac2983457bea33845292b6cfdf8edac03">vector</a>, uint8_t <a class="code" href="classX86ISA_1_1Interrupts.html#a8ba6c4ccc2e02ec0f69f03f5f48a650d">deliveryMode</a>, <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#acabdf99084eaf74c35035a9175ec3aee">level</a>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aea7389cfd07ab2b2fe5f178e01ec1ca0">  176</a></span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *<a class="code" href="classX86ISA_1_1Interrupts.html#aea7389cfd07ab2b2fe5f178e01ec1ca0">cpu</a>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aebb6a545c7d407e3b48fdf7421b45d9a">  178</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aebb6a545c7d407e3b48fdf7421b45d9a">initialApicId</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="comment">// Ports for interrupts.</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a098675b33ab73772ba22353c6ed2ed67">  181</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntSlavePort.html">IntSlavePort&lt;Interrupts&gt;</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a098675b33ab73772ba22353c6ed2ed67">intSlavePort</a>;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aa95d424109baa5c5146375835474548b">  182</a></span>&#160;    <a class="code" href="classX86ISA_1_1IntMasterPort.html">IntMasterPort&lt;Interrupts&gt;</a> <a class="code" href="classX86ISA_1_1Interrupts.html#aa95d424109baa5c5146375835474548b">intMasterPort</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// Port for memory mapped register accesses.</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a84afa89aade39195f0ac6e4b29a415d1">  185</a></span>&#160;    <a class="code" href="classPioPort.html">PioPort&lt;Interrupts&gt;</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a84afa89aade39195f0ac6e4b29a415d1">pioPort</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a8a797e3b533259aed5f298d1f5ed5d06">  187</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a8a797e3b533259aed5f298d1f5ed5d06">pioDelay</a>;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aed52e05ef924e9db57788529c43e7107">  188</a></span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1Interrupts.html#aed52e05ef924e9db57788529c43e7107">pioAddr</a> = <a class="code" href="base_2types_8hh.html#a65da65e69ea5fb1119733a22d695b6f9">MaxAddr</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a2891b9092d2151d092c2111f115e6e20">  192</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a2891b9092d2151d092c2111f115e6e20">getInitialApicId</a>() { <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aebb6a545c7d407e3b48fdf7421b45d9a">initialApicId</a>; }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">     * Params stuff.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a6106de2106fee0490afa990eaa97b3fa">  197</a></span>&#160;    <span class="keyword">typedef</span> X86LocalApicParams <a class="code" href="classX86ISA_1_1Interrupts.html#a6106de2106fee0490afa990eaa97b3fa">Params</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a7ec48b9967ecafb24bdbac4a1710bc19">setCPU</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> * newCPU);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">const</span> Params *</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ac32a8f1afd0e02ee443a957d18dad149">  202</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#ac32a8f1afd0e02ee443a957d18dad149">params</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">dynamic_cast&lt;</span><span class="keyword">const </span>Params *<span class="keyword">&gt;</span>(<a class="code" href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">_params</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">     * Initialize this object by registering it with the IO APIC.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#ac0605aedc1377a7247cf6527b02c3875">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">     * Functions to interact with the interrupt port.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#abe820aa3ca75aa2843188b0faa9309be">read</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#ade3df9e41c11bd33bbe378ef3cbce5cb">write</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classX86ISA_1_1Interrupts.html#ad86c573c7eb5a39bcca2f660326f2b66">recvMessage</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#ac40f14d68fe90c5702ff7e14ea466ec4">completeIPI</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#ae45a4ed7bc6ad0eea5208a2a7b8a74ae">  221</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#ae45a4ed7bc6ad0eea5208a2a7b8a74ae">triggerTimerInterrupt</a>()</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        LVTEntry entry = regs[<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea70e676f404469579a28f6df8c12f9413">APIC_LVT_TIMER</a>];</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <span class="keywordflow">if</span> (!entry.masked)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <a class="code" href="classX86ISA_1_1Interrupts.html#a57e94688002f869990fa3986084002cf">requestInterrupt</a>(entry.vector, entry.deliveryMode, entry.trigger);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="keywordflow">return</span> entry.periodic;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a9b135b48cf187a908405ded4faed64fe">getAddrRanges</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a8932fb2cc9705e5b873f3225f156f055">getIntAddrRange</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a40e31beb30922b083d4c20e63ab75fa6">  232</a></span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classX86ISA_1_1Interrupts.html#a40e31beb30922b083d4c20e63ab75fa6">getPort</a>(<span class="keyword">const</span> std::string &amp;if_name,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                  <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;int_master&quot;</span>) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aa95d424109baa5c5146375835474548b">intMasterPort</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;int_slave&quot;</span>) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a098675b33ab73772ba22353c6ed2ed67">intSlavePort</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;pio&quot;</span>) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a84afa89aade39195f0ac6e4b29a415d1">pioPort</a>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">SimObject::getPort</a>(if_name, idx);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">     * Functions to access and manipulate the APIC&#39;s registers.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    uint32_t <a class="code" href="classX86ISA_1_1Interrupts.html#adab2f135b4e65d46fab8188d2a2618dc">readReg</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> miscReg);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#ad4bdff6ffb7b9e0be643bb57992b374f">setReg</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, uint32_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#aabdca125bf554dae37ff60c2ff00f530">  252</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#aabdca125bf554dae37ff60c2ff00f530">setRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">ApicRegIndex</a> reg, uint32_t val)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        regs[<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">     * Constructor.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a077f6dc44df029077b9b7b6c84f47f57">Interrupts</a>(Params * <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">     * Functions for retrieving interrupts for the CPU to handle.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a26bd286b7ba888afa6ce70e95ad70838">checkInterrupts</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) <span class="keyword">const</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a9940d517726db9d92449b2d4602db901">checkInterruptsRaw</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a89ef6097e814a16bc325caf088dc6f8c">  280</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a89ef6097e814a16bc325caf088dc6f8c">hasPendingUnmaskable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1Interrupts.html#aae43d237e50d958d3187a8071bdbc22b">pendingUnmaskableInt</a>; }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classX86ISA_1_1Interrupts.html#a8b3beed75ad4b4e04946c8cb5839300e">getInterrupt</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a50e711de0fd3d01464d40cf69b44667b">updateIntrInfo</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">     * Serialization.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#a0308aaee0317036798be23007c3c1499">serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1Interrupts.html#ad44586cc5b80ea38c21b5bb93e08e0ae">unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;cp) <span class="keyword">override</span>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">     * Old functions needed for compatability but which will be phased out</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">     * eventually.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a0cb743a19be93fb32112d6155312ca56">  295</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a0cb743a19be93fb32112d6155312ca56">post</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupts::post unimplemented!\n&quot;</span>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a2bcbb65ed2c1c9d58bcb9542694d777f">  301</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a2bcbb65ed2c1c9d58bcb9542694d777f">clear</a>(<span class="keywordtype">int</span> int_num, <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">index</a>)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupts::clear unimplemented!\n&quot;</span>);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="classX86ISA_1_1Interrupts.html#a7a0b4b444c2996c94352ec0d80da8654">  307</a></span>&#160;    <a class="code" href="classX86ISA_1_1Interrupts.html#a7a0b4b444c2996c94352ec0d80da8654">clearAll</a>()</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Interrupts::clearAll unimplemented!\n&quot;</span>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;};</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;} <span class="comment">// namespace X86ISA</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#endif // __ARCH_X86_INTERRUPTS_HH__</span></div><div class="ttc" id="classX86ISA_1_1Interrupts_html_a6e412f0fa9223ab4c1a90cfe3cab9dec"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a6e412f0fa9223ab4c1a90cfe3cab9dec">X86ISA::Interrupts::updateISRV</a></div><div class="ttdeci">void updateISRV()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00149">interrupts.hh:149</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a82bb271ed893c4c849a9c665c32427f0"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a82bb271ed893c4c849a9c665c32427f0">X86ISA::Interrupts::remoteIRR</a></div><div class="ttdeci">Bitfield&lt; 14 &gt; remoteIRR</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00090">interrupts.hh:90</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa7ffdfdf3f16527ea967dc9c763a6335"><div class="ttname"><a href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">X86ISA::offset</a></div><div class="ttdeci">offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l01026">misc.hh:1026</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="generic_2interrupts_8hh_html"><div class="ttname"><a href="generic_2interrupts_8hh.html">interrupts.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aed52e05ef924e9db57788529c43e7107"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aed52e05ef924e9db57788529c43e7107">X86ISA::Interrupts::pioAddr</a></div><div class="ttdeci">Addr pioAddr</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00188">interrupts.hh:188</a></div></div>
<div class="ttc" id="classSimObject_html_a3148723eeca4ec74227e39a86833c808"><div class="ttname"><a href="classSimObject.html#a3148723eeca4ec74227e39a86833c808">SimObject::getPort</a></div><div class="ttdeci">virtual Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID)</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00126">sim_object.cc:126</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aae43d237e50d958d3187a8071bdbc22b"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aae43d237e50d958d3187a8071bdbc22b">X86ISA::Interrupts::pendingUnmaskableInt</a></div><div class="ttdeci">bool pendingUnmaskableInt</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00119">interrupts.hh:119</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ac2983457bea33845292b6cfdf8edac03"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ac2983457bea33845292b6cfdf8edac03">X86ISA::Interrupts::vector</a></div><div class="ttdeci">vector</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00086">interrupts.hh:86</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ad0eeebcde145f206c1cf9584c68731f4"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ad0eeebcde145f206c1cf9584c68731f4">X86ISA::Interrupts::periodic</a></div><div class="ttdeci">Bitfield&lt; 17 &gt; periodic</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00093">interrupts.hh:93</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab9d855bdf981520272fd8c2219dbd039"><div class="ttname"><a href="namespaceX86ISA.html#ab9d855bdf981520272fd8c2219dbd039">X86ISA::index</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; index</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00095">types.hh:95</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a0cb743a19be93fb32112d6155312ca56"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a0cb743a19be93fb32112d6155312ca56">X86ISA::Interrupts::post</a></div><div class="ttdeci">void post(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00295">interrupts.hh:295</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a65da65e69ea5fb1119733a22d695b6f9"><div class="ttname"><a href="base_2types_8hh.html#a65da65e69ea5fb1119733a22d695b6f9">MaxAddr</a></div><div class="ttdeci">const Addr MaxAddr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00166">types.hh:166</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a65bf40f138cf863f0c5e2d8ca1144126"><div class="ttname"><a href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></div><div class="ttdeci">const PortID InvalidPortID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00238">types.hh:238</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aa95d424109baa5c5146375835474548b"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aa95d424109baa5c5146375835474548b">X86ISA::Interrupts::intMasterPort</a></div><div class="ttdeci">IntMasterPort&lt; Interrupts &gt; intMasterPort</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00182">interrupts.hh:182</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a1aa279fade37e99008b77fb18d0ecc5d"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a1aa279fade37e99008b77fb18d0ecc5d">X86ISA::Interrupts::pendingSmi</a></div><div class="ttdeci">bool pendingSmi</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00106">interrupts.hh:106</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a8ba6c4ccc2e02ec0f69f03f5f48a650d"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a8ba6c4ccc2e02ec0f69f03f5f48a650d">X86ISA::Interrupts::deliveryMode</a></div><div class="ttdeci">Bitfield&lt; 10, 8 &gt; deliveryMode</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00087">interrupts.hh:87</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ac40f14d68fe90c5702ff7e14ea466ec4"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ac40f14d68fe90c5702ff7e14ea466ec4">X86ISA::Interrupts::completeIPI</a></div><div class="ttdeci">void completeIPI(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00332">interrupts.cc:332</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a7ec48b9967ecafb24bdbac4a1710bc19"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a7ec48b9967ecafb24bdbac4a1710bc19">X86ISA::Interrupts::setCPU</a></div><div class="ttdeci">void setCPU(BaseCPU *newCPU)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00276">interrupts.cc:276</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_adab2f135b4e65d46fab8188d2a2618dc"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#adab2f135b4e65d46fab8188d2a2618dc">X86ISA::Interrupts::readReg</a></div><div class="ttdeci">uint32_t readReg(ApicRegIndex miscReg)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00367">interrupts.cc:367</a></div></div>
<div class="ttc" id="arch_2x86_2faults_8hh_html"><div class="ttname"><a href="arch_2x86_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a1cc6d84be44c001229f85031a6edcaf3"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a1cc6d84be44c001229f85031a6edcaf3">X86ISA::Interrupts::findRegArrayMSB</a></div><div class="ttdeci">int findRegArrayMSB(ApicRegIndex base)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00131">interrupts.hh:131</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aabdca125bf554dae37ff60c2ff00f530"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aabdca125bf554dae37ff60c2ff00f530">X86ISA::Interrupts::setRegNoEffect</a></div><div class="ttdeci">void setRegNoEffect(ApicRegIndex reg, uint32_t val)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00252">interrupts.hh:252</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a2891b9092d2151d092c2111f115e6e20"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a2891b9092d2151d092c2111f115e6e20">X86ISA::Interrupts::getInitialApicId</a></div><div class="ttdeci">int getInitialApicId()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00192">interrupts.hh:192</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ab68ee01fc5fc65871d9e54b63faa7043"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ab68ee01fc5fc65871d9e54b63faa7043">X86ISA::Interrupts::masked</a></div><div class="ttdeci">Bitfield&lt; 16 &gt; masked</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00092">interrupts.hh:92</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a8a797e3b533259aed5f298d1f5ed5d06"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a8a797e3b533259aed5f298d1f5ed5d06">X86ISA::Interrupts::pioDelay</a></div><div class="ttdeci">Tick pioDelay</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00187">interrupts.hh:187</a></div></div>
<div class="ttc" id="intmessage_8hh_html"><div class="ttname"><a href="intmessage_8hh.html">intmessage.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a50e711de0fd3d01464d40cf69b44667b"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a50e711de0fd3d01464d40cf69b44667b">X86ISA::Interrupts::updateIntrInfo</a></div><div class="ttdeci">void updateIntrInfo(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00685">interrupts.cc:685</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ad4bdff6ffb7b9e0be643bb57992b374f"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ad4bdff6ffb7b9e0be643bb57992b374f">X86ISA::Interrupts::setReg</a></div><div class="ttdeci">void setReg(ApicRegIndex reg, uint32_t val)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00405">interrupts.cc:405</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a957031c249f7ea6198c3d97d222bc68ea70e676f404469579a28f6df8c12f9413"><div class="ttname"><a href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea70e676f404469579a28f6df8c12f9413">X86ISA::APIC_LVT_TIMER</a></div><div class="ttdef"><b>Definition:</b> <a href="apic_8hh_source.html#l00059">apic.hh:59</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ace412a638c867c356b1c5070605678f2"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ace412a638c867c356b1c5070605678f2">X86ISA::Interrupts::startupVector</a></div><div class="ttdeci">uint8_t startupVector</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00115">interrupts.hh:115</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a2bcbb65ed2c1c9d58bcb9542694d777f"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a2bcbb65ed2c1c9d58bcb9542694d777f">X86ISA::Interrupts::clear</a></div><div class="ttdeci">void clear(int int_num, int index)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00301">interrupts.hh:301</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a89ef6097e814a16bc325caf088dc6f8c"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a89ef6097e814a16bc325caf088dc6f8c">X86ISA::Interrupts::hasPendingUnmaskable</a></div><div class="ttdeci">bool hasPendingUnmaskable() const</div><div class="ttdoc">Check if there are pending unmaskable interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00280">interrupts.hh:280</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a9b135b48cf187a908405ded4faed64fe"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a9b135b48cf187a908405ded4faed64fe">X86ISA::Interrupts::getAddrRanges</a></div><div class="ttdeci">AddrRangeList getAddrRanges() const</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00346">interrupts.cc:346</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a2bbc4890b7807946f1145e1b148a349e"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a2bbc4890b7807946f1145e1b148a349e">X86ISA::Interrupts::BitUnion32</a></div><div class="ttdeci">BitUnion32(LVTEntry) Bitfield&lt; 7</div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ac0605aedc1377a7247cf6527b02c3875"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ac0605aedc1377a7247cf6527b02c3875">X86ISA::Interrupts::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00291">interrupts.cc:291</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a40e31beb30922b083d4c20e63ab75fa6"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a40e31beb30922b083d4c20e63ab75fa6">X86ISA::Interrupts::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00232">interrupts.hh:232</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a22f141867d4a753b559c7aa17cec031a"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a22f141867d4a753b559c7aa17cec031a">X86ISA::Interrupts::ISRV</a></div><div class="ttdeci">uint8_t ISRV</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00128">interrupts.hh:128</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a957031c249f7ea6198c3d97d222bc68eaa7c2141bb46699c4a034b3e0a014e453"><div class="ttname"><a href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eaa7c2141bb46699c4a034b3e0a014e453">X86ISA::APIC_INTERRUPT_REQUEST_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="apic_8hh_source.html#l00054">apic.hh:54</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_acd615a641c2d5ef05f50828ec2c295f4"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#acd615a641c2d5ef05f50828ec2c295f4">X86ISA::Interrupts::startedUp</a></div><div class="ttdeci">bool startedUp</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00116">interrupts.hh:116</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a9a54d4afa85b0242ce9b04ee52fd98ed"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a9a54d4afa85b0242ce9b04ee52fd98ed">X86ISA::Interrupts::pendingIPIs</a></div><div class="ttdeci">int pendingIPIs</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00122">interrupts.hh:122</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a45ab6eb00e32e22f73a52da6a8c43e51"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a45ab6eb00e32e22f73a52da6a8c43e51">X86ISA::Interrupts::EndBitUnion</a></div><div class="ttdeci">EndBitUnion(LVTEntry) EventFunctionWrapper apicTimerEvent</div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html">X86ISA::Interrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00076">interrupts.hh:76</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_acc06790fc184945c2a2b66c8607c733d"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#acc06790fc184945c2a2b66c8607c733d">X86ISA::Interrupts::nmiVector</a></div><div class="ttdeci">uint8_t nmiVector</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00109">interrupts.hh:109</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a95c1987961e98b2c1955dcabe948498a"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a95c1987961e98b2c1955dcabe948498a">X86ISA::Interrupts::polarity</a></div><div class="ttdeci">Bitfield&lt; 13 &gt; polarity</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00089">interrupts.hh:89</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_af0d2e8d475ac9d7974722fe82638b0e8"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#af0d2e8d475ac9d7974722fe82638b0e8">X86ISA::Interrupts::pendingNmi</a></div><div class="ttdeci">bool pendingNmi</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00108">interrupts.hh:108</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a8b3beed75ad4b4e04946c8cb5839300e"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a8b3beed75ad4b4e04946c8cb5839300e">X86ISA::Interrupts::getInterrupt</a></div><div class="ttdeci">Fault getInterrupt(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00651">interrupts.cc:651</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a077f6dc44df029077b9b7b6c84f47f57"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a077f6dc44df029077b9b7b6c84f47f57">X86ISA::Interrupts::Interrupts</a></div><div class="ttdeci">Interrupts(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00598">interrupts.cc:598</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a6106de2106fee0490afa990eaa97b3fa"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a6106de2106fee0490afa990eaa97b3fa">X86ISA::Interrupts::Params</a></div><div class="ttdeci">X86LocalApicParams Params</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00197">interrupts.hh:197</a></div></div>
<div class="ttc" id="classBaseInterrupts_html"><div class="ttname"><a href="classBaseInterrupts.html">BaseInterrupts</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2interrupts_8hh_source.html#l00039">interrupts.hh:39</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a7a0b4b444c2996c94352ec0d80da8654"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a7a0b4b444c2996c94352ec0d80da8654">X86ISA::Interrupts::clearAll</a></div><div class="ttdeci">void clearAll()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00307">interrupts.hh:307</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_abcbcf6762daaf9f1a91c7ab11ec37112"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#abcbcf6762daaf9f1a91c7ab11ec37112">X86ISA::Interrupts::setRegArrayBit</a></div><div class="ttdeci">void setRegArrayBit(ApicRegIndex base, uint8_t vector)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00155">interrupts.hh:155</a></div></div>
<div class="ttc" id="intdev_8hh_html"><div class="ttname"><a href="intdev_8hh.html">intdev.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a67640c5d23a31172a46e1120384350bd"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a67640c5d23a31172a46e1120384350bd">X86ISA::Interrupts::getRegArrayBit</a></div><div class="ttdeci">bool getRegArrayBit(ApicRegIndex base, uint8_t vector)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00167">interrupts.hh:167</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a84afa89aade39195f0ac6e4b29a415d1"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a84afa89aade39195f0ac6e4b29a415d1">X86ISA::Interrupts::pioPort</a></div><div class="ttdeci">PioPort&lt; Interrupts &gt; pioPort</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00185">interrupts.hh:185</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aea7389cfd07ab2b2fe5f178e01ec1ca0"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aea7389cfd07ab2b2fe5f178e01ec1ca0">X86ISA::Interrupts::cpu</a></div><div class="ttdeci">BaseCPU * cpu</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00176">interrupts.hh:176</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a57e94688002f869990fa3986084002cf"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a57e94688002f869990fa3986084002cf">X86ISA::Interrupts::requestInterrupt</a></div><div class="ttdeci">void requestInterrupt(uint8_t vector, uint8_t deliveryMode, bool level)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00226">interrupts.cc:226</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afb20451fc8b14011d27c43bea452877d"><div class="ttname"><a href="namespaceX86ISA.html#afb20451fc8b14011d27c43bea452877d">X86ISA::decodeAddr</a></div><div class="ttdeci">ApicRegIndex decodeAddr(Addr paddr)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00083">interrupts.cc:83</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntMasterPort_html"><div class="ttname"><a href="classX86ISA_1_1IntMasterPort.html">X86ISA::IntMasterPort</a></div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00098">intdev.hh:98</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ad73e240eef584e473acbbddcacc3fcb2"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ad73e240eef584e473acbbddcacc3fcb2">X86ISA::Interrupts::regs</a></div><div class="ttdeci">uint32_t regs[NUM_APIC_REGS]</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00083">interrupts.hh:83</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aea0092c34af4fb4dc376357dd0b100a3"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aea0092c34af4fb4dc376357dd0b100a3">X86ISA::Interrupts::pendingStartup</a></div><div class="ttdeci">bool pendingStartup</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00114">interrupts.hh:114</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ad86c573c7eb5a39bcca2f660326f2b66"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ad86c573c7eb5a39bcca2f660326f2b66">X86ISA::Interrupts::recvMessage</a></div><div class="ttdeci">Tick recvMessage(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00304">interrupts.cc:304</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aca77ff904ea7dbe1a000ecc3bb6967c7"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aca77ff904ea7dbe1a000ecc3bb6967c7">X86ISA::Interrupts::sys</a></div><div class="ttdeci">System * sys</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00079">interrupts.hh:79</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a086c78dd1f756c45217620e057648b2d"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a086c78dd1f756c45217620e057648b2d">X86ISA::Interrupts::initVector</a></div><div class="ttdeci">uint8_t initVector</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00113">interrupts.hh:113</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a957031c249f7ea6198c3d97d222bc68e"><div class="ttname"><a href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68e">X86ISA::ApicRegIndex</a></div><div class="ttdeci">ApicRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="apic_8hh_source.html#l00038">apic.hh:38</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_abe820aa3ca75aa2843188b0faa9309be"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#abe820aa3ca75aa2843188b0faa9309be">X86ISA::Interrupts::read</a></div><div class="ttdeci">Tick read(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00192">interrupts.cc:192</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acabdf99084eaf74c35035a9175ec3aee"><div class="ttname"><a href="namespaceX86ISA.html#acabdf99084eaf74c35035a9175ec3aee">X86ISA::level</a></div><div class="ttdeci">Bitfield&lt; 20 &gt; level</div><div class="ttdef"><b>Definition:</b> <a href="intmessage_8hh_source.html#l00049">intmessage.hh:49</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a34c1821daff1982477c38ff15b4bfa43"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a34c1821daff1982477c38ff15b4bfa43">X86ISA::Interrupts::pendingExtInt</a></div><div class="ttdeci">bool pendingExtInt</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00110">interrupts.hh:110</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a957031c249f7ea6198c3d97d222bc68eafc1152225e2b9bca07f59c79b3201e09"><div class="ttname"><a href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68eafc1152225e2b9bca07f59c79b3201e09">X86ISA::NUM_APIC_REGS</a></div><div class="ttdef"><b>Definition:</b> <a href="apic_8hh_source.html#l00071">apic.hh:71</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a9940d517726db9d92449b2d4602db901"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a9940d517726db9d92449b2d4602db901">X86ISA::Interrupts::checkInterruptsRaw</a></div><div class="ttdeci">bool checkInterruptsRaw() const</div><div class="ttdoc">Check if there are pending interrupts without ignoring the interrupts disabled flag. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00643">interrupts.cc:643</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="eventq_8hh_html"><div class="ttname"><a href="eventq_8hh.html">eventq.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a0308aaee0317036798be23007c3c1499"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a0308aaee0317036798be23007c3c1499">X86ISA::Interrupts::serialize</a></div><div class="ttdeci">void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00720">interrupts.cc:720</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a333569c456cb0b45b5c9fb42f281d362"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a333569c456cb0b45b5c9fb42f281d362">X86ISA::Interrupts::IRRV</a></div><div class="ttdeci">uint8_t IRRV</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00127">interrupts.hh:127</a></div></div>
<div class="ttc" id="classClockDomain_html"><div class="ttname"><a href="classClockDomain.html">ClockDomain</a></div><div class="ttdoc">The ClockDomain provides clock to group of clocked objects bundled under the same clock domain...</div><div class="ttdef"><b>Definition:</b> <a href="clock__domain_8hh_source.html#l00073">clock_domain.hh:73</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="x86_2interrupts_8hh_html_a849c576f20c815c41bcb63318035ab93"><div class="ttname"><a href="x86_2interrupts_8hh.html#a849c576f20c815c41bcb63318035ab93">divideFromConf</a></div><div class="ttdeci">int divideFromConf(uint32_t conf)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00069">interrupts.cc:69</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ade3df9e41c11bd33bbe378ef3cbce5cb"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ade3df9e41c11bd33bbe378ef3cbce5cb">X86ISA::Interrupts::write</a></div><div class="ttdeci">Tick write(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00209">interrupts.cc:209</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a7e1feecb19333a2d96f2bd52874261e8"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a7e1feecb19333a2d96f2bd52874261e8">X86ISA::Interrupts::updateIRRV</a></div><div class="ttdeci">void updateIRRV()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00143">interrupts.hh:143</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a098675b33ab73772ba22353c6ed2ed67"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a098675b33ab73772ba22353c6ed2ed67">X86ISA::Interrupts::intSlavePort</a></div><div class="ttdeci">IntSlavePort&lt; Interrupts &gt; intSlavePort</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00181">interrupts.hh:181</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_acf51b97a302286553e49d9e5bd025e46"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#acf51b97a302286553e49d9e5bd025e46">X86ISA::Interrupts::smiVector</a></div><div class="ttdeci">uint8_t smiVector</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00107">interrupts.hh:107</a></div></div>
<div class="ttc" id="classSimObject_html_a99880551669bb51d749676f678b1dcc8"><div class="ttname"><a href="classSimObject.html#a99880551669bb51d749676f678b1dcc8">SimObject::_params</a></div><div class="ttdeci">const SimObjectParams * _params</div><div class="ttdoc">Cached copy of the object parameters. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00110">sim_object.hh:110</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ac8fd18271cd20f4f24993d73c21f91c4"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ac8fd18271cd20f4f24993d73c21f91c4">X86ISA::Interrupts::status</a></div><div class="ttdeci">Bitfield&lt; 12 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00088">interrupts.hh:88</a></div></div>
<div class="ttc" id="bitfield_8hh_html_aa8f1ff3b89ba9c337baeef12d161580f"><div class="ttname"><a href="bitfield_8hh.html#aa8f1ff3b89ba9c337baeef12d161580f">findMsbSet</a></div><div class="ttdeci">int findMsbSet(uint64_t val)</div><div class="ttdoc">Returns the bit position of the MSB that is set in the input. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00204">bitfield.hh:204</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a8be34ab8e63d696cec07c4581b5ade74"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a8be34ab8e63d696cec07c4581b5ade74">X86ISA::Interrupts::pendingInit</a></div><div class="ttdeci">bool pendingInit</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00112">interrupts.hh:112</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a5d97b35675cfdc720880ffeea6f96d80"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a5d97b35675cfdc720880ffeea6f96d80">X86ISA::Interrupts::extIntVector</a></div><div class="ttdeci">uint8_t extIntVector</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00111">interrupts.hh:111</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntSlavePort_html"><div class="ttname"><a href="classX86ISA_1_1IntSlavePort.html">X86ISA::IntSlavePort</a></div><div class="ttdef"><b>Definition:</b> <a href="intdev_8hh_source.html#l00057">intdev.hh:57</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ad44586cc5b80ea38c21b5bb93e08e0ae"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ad44586cc5b80ea38c21b5bb93e08e0ae">X86ISA::Interrupts::unserialize</a></div><div class="ttdeci">void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00745">interrupts.cc:745</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ac32a8f1afd0e02ee443a957d18dad149"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ac32a8f1afd0e02ee443a957d18dad149">X86ISA::Interrupts::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00202">interrupts.hh:202</a></div></div>
<div class="ttc" id="apic_8hh_html"><div class="ttname"><a href="apic_8hh.html">apic.hh</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ae45a4ed7bc6ad0eea5208a2a7b8a74ae"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ae45a4ed7bc6ad0eea5208a2a7b8a74ae">X86ISA::Interrupts::triggerTimerInterrupt</a></div><div class="ttdeci">bool triggerTimerInterrupt()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00221">interrupts.hh:221</a></div></div>
<div class="ttc" id="classPioPort_html"><div class="ttname"><a href="classPioPort.html">PioPort</a></div><div class="ttdoc">The PioPort class is a programmed i/o port that all devices that are sensitive to an address range us...</div><div class="ttdef"><b>Definition:</b> <a href="io__device_8hh_source.html#l00063">io_device.hh:63</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a26bd286b7ba888afa6ce70e95ad70838"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a26bd286b7ba888afa6ce70e95ad70838">X86ISA::Interrupts::checkInterrupts</a></div><div class="ttdeci">bool checkInterrupts(ThreadContext *tc) const</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00621">interrupts.cc:621</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a957031c249f7ea6198c3d97d222bc68ea5c7ead3f005827f9efbee3fa29590aaf"><div class="ttname"><a href="namespaceX86ISA.html#a957031c249f7ea6198c3d97d222bc68ea5c7ead3f005827f9efbee3fa29590aaf">X86ISA::APIC_IN_SERVICE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="apic_8hh_source.html#l00050">apic.hh:50</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aebb6a545c7d407e3b48fdf7421b45d9a"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aebb6a545c7d407e3b48fdf7421b45d9a">X86ISA::Interrupts::initialApicId</a></div><div class="ttdeci">int initialApicId</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00178">interrupts.hh:178</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_abb16da229235823a2577c4b93233bef5"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#abb16da229235823a2577c4b93233bef5">X86ISA::Interrupts::processApicTimerEvent</a></div><div class="ttdeci">void processApicTimerEvent()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00783">interrupts.cc:783</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ac5323cd7ecc80896137a0c089a9f7548"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ac5323cd7ecc80896137a0c089a9f7548">X86ISA::Interrupts::clearRegArrayBit</a></div><div class="ttdeci">void clearRegArrayBit(ApicRegIndex base, uint8_t vector)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00161">interrupts.hh:161</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_ae68efed937fb3014ef147e9c15676735"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#ae68efed937fb3014ef147e9c15676735">X86ISA::Interrupts::trigger</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; trigger</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00091">interrupts.hh:91</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a0db8009add863253d5e2e2564c4b0bc6"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a0db8009add863253d5e2e2564c4b0bc6">X86ISA::Interrupts::clockPeriod</a></div><div class="ttdeci">Tick clockPeriod() const</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00172">interrupts.hh:172</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_aa47ac94f9fe354cfdaf48c78e07f8b7d"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#aa47ac94f9fe354cfdaf48c78e07f8b7d">X86ISA::Interrupts::clockDomain</a></div><div class="ttdeci">ClockDomain &amp; clockDomain</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8hh_source.html#l00080">interrupts.hh:80</a></div></div>
<div class="ttc" id="classClockDomain_html_a78ffa69ce114b68a81b9ebd509277333"><div class="ttname"><a href="classClockDomain.html#a78ffa69ce114b68a81b9ebd509277333">ClockDomain::clockPeriod</a></div><div class="ttdeci">Tick clockPeriod() const</div><div class="ttdoc">Get the clock period. </div><div class="ttdef"><b>Definition:</b> <a href="clock__domain_8hh_source.html#l00110">clock_domain.hh:110</a></div></div>
<div class="ttc" id="io__device_8hh_html"><div class="ttname"><a href="io__device_8hh.html">io_device.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1Interrupts_html_a8932fb2cc9705e5b873f3225f156f055"><div class="ttname"><a href="classX86ISA_1_1Interrupts.html#a8932fb2cc9705e5b873f3225f156f055">X86ISA::Interrupts::getIntAddrRange</a></div><div class="ttdeci">AddrRangeList getIntAddrRange() const</div><div class="ttdef"><b>Definition:</b> <a href="x86_2interrupts_8cc_source.html#l00356">interrupts.cc:356</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
