Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 25 16:37:41 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_stopwatch_timing_summary_routed.rpt -pb top_uart_stopwatch_timing_summary_routed.pb -rpx top_uart_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ustopwatch/U_counter/u_clock_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn2/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn3/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn4/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn5/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.455        0.000                      0                  623        0.084        0.000                      0                  623        3.750        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.455        0.000                      0                  623        0.084        0.000                      0                  623        3.750        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.828ns (15.694%)  route 4.448ns (84.306%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.547     5.068    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=53, routed)          2.322     7.847    ustopwatch/dps/u_ti/FSM_sequential_state_reg[0]_2
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.971 f  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8/O
                         net (fo=8, routed)           0.978     8.949    ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.073 r  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     9.651    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.775 r  u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.569    10.344    u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1_n_0
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.828ns (15.694%)  route 4.448ns (84.306%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.547     5.068    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=53, routed)          2.322     7.847    ustopwatch/dps/u_ti/FSM_sequential_state_reg[0]_2
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.971 f  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8/O
                         net (fo=8, routed)           0.978     8.949    ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.073 r  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     9.651    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.775 r  u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.569    10.344    u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1_n_0
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.828ns (15.694%)  route 4.448ns (84.306%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.547     5.068    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=53, routed)          2.322     7.847    ustopwatch/dps/u_ti/FSM_sequential_state_reg[0]_2
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.971 f  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8/O
                         net (fo=8, routed)           0.978     8.949    ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.073 r  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     9.651    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.775 r  u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.569    10.344    u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1_n_0
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.828ns (15.694%)  route 4.448ns (84.306%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.547     5.068    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=53, routed)          2.322     7.847    ustopwatch/dps/u_ti/FSM_sequential_state_reg[0]_2
    SLICE_X42Y16         LUT3 (Prop_lut3_I1_O)        0.124     7.971 f  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8/O
                         net (fo=8, routed)           0.978     8.949    ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_8_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.073 r  ustopwatch/dps/u_ti/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.578     9.651    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[0]_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.775 r  u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.569    10.344    u_uart_clock/uclock_Tx/FSM_sequential_state[3]_i_1_n_0
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X45Y18         FDCE                                         r  u_uart_clock/uclock_Tx/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X45Y18         FDCE (Setup_fdce_C_CE)      -0.205    14.799    u_uart_clock/uclock_Tx/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.293ns (24.402%)  route 4.006ns (75.598%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.547     5.068    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=53, routed)          1.866     7.391    ustopwatch/dps/u_ti2/data_reg_reg[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.117     7.508 r  ustopwatch/dps/u_ti2/data_reg[3]_i_6/O
                         net (fo=5, routed)           0.321     7.828    ustopwatch/dps/u_ti2/data_reg[3]_i_6_n_0
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.348     8.176 r  ustopwatch/dps/u_ti2/data_reg[2]_i_7/O
                         net (fo=2, routed)           0.877     9.053    ustopwatch/dps/u_ti3/data_reg[2]_i_3
    SLICE_X42Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.177 r  ustopwatch/dps/u_ti3/data_reg[2]_i_6/O
                         net (fo=1, routed)           0.378     9.555    ustopwatch/dps/u_ti4/data_reg_reg[2]_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.679 r  ustopwatch/dps/u_ti4/data_reg[2]_i_3/O
                         net (fo=1, routed)           0.564    10.243    u_uart_clock/uclock_Tx/data_reg_reg[2]_1
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.124    10.367 r  u_uart_clock/uclock_Tx/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.367    u_uart_clock/uclock_Tx/data_reg[2]_i_1_n_0
    SLICE_X44Y18         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X44Y18         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDCE (Setup_fdce_C_D)        0.029    15.033    u_uart_clock/uclock_Tx/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.367    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.293ns (24.830%)  route 3.914ns (75.170%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.547     5.068    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=53, routed)          1.866     7.391    ustopwatch/dps/u_ti2/data_reg_reg[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.117     7.508 r  ustopwatch/dps/u_ti2/data_reg[3]_i_6/O
                         net (fo=5, routed)           0.847     8.354    ustopwatch/dps/u_ti2/data_reg[3]_i_6_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I2_O)        0.348     8.702 r  ustopwatch/dps/u_ti2/data_reg[1]_i_7/O
                         net (fo=4, routed)           0.623     9.325    ustopwatch/dps/u_ti3/data_reg[0]_i_2
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.124     9.449 r  ustopwatch/dps/u_ti3/data_reg[0]_i_5/O
                         net (fo=1, routed)           0.154     9.603    ustopwatch/dps/u_ti4/data_reg_reg[0]
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.727 r  ustopwatch/dps/u_ti4/data_reg[0]_i_2/O
                         net (fo=1, routed)           0.425    10.152    ustopwatch/dps/u_ti2/data_reg_reg[0]_1
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    10.276 r  ustopwatch/dps/u_ti2/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.276    u_uart_clock/uclock_Tx/D[0]
    SLICE_X45Y19         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.437    14.778    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X45Y19         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y19         FDCE (Setup_fdce_C_D)        0.031    15.034    u_uart_clock/uclock_Tx/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/uclock_Tx/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.273ns (26.492%)  route 3.532ns (73.508%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.547     5.068    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X37Y23         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=53, routed)          1.866     7.391    ustopwatch/dps/u_ti2/data_reg_reg[0]
    SLICE_X46Y19         LUT3 (Prop_lut3_I1_O)        0.117     7.508 r  ustopwatch/dps/u_ti2/data_reg[3]_i_6/O
                         net (fo=5, routed)           0.847     8.354    ustopwatch/dps/u_ti2/data_reg[3]_i_6_n_0
    SLICE_X46Y18         LUT5 (Prop_lut5_I2_O)        0.372     8.726 r  ustopwatch/dps/u_ti2/data_reg[3]_i_2/O
                         net (fo=2, routed)           0.819     9.546    u_uart_clock/uclock_Tx/data_reg_reg[3]_0
    SLICE_X44Y18         LUT4 (Prop_lut4_I2_O)        0.328     9.874 r  u_uart_clock/uclock_Tx/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.874    u_uart_clock/uclock_Tx/data_reg[3]_i_1_n_0
    SLICE_X44Y18         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.438    14.779    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X44Y18         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDCE (Setup_fdce_C_D)        0.031    15.035    u_uart_clock/uclock_Tx/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 uuart/urxa/ufifo_cu/r_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/utrans/btn_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.257ns (27.903%)  route 3.248ns (72.097%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.550     5.071    uuart/urxa/ufifo_cu/clk_IBUF_BUFG
    SLICE_X34Y21         FDCE                                         r  uuart/urxa/ufifo_cu/r_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDCE (Prop_fdce_C_Q)         0.478     5.549 r  uuart/urxa/ufifo_cu/r_ptr_reg[1]/Q
                         net (fo=18, routed)          1.461     7.010    uuart/urxa/uregister/ram_reg_0_15_0_5/ADDRC1
    SLICE_X38Y23         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     7.334 f  uuart/urxa/uregister/ram_reg_0_15_0_5/RAMC/O
                         net (fo=6, routed)           0.674     8.008    uuart/urxa/uregister/rx_data[4]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.331     8.339 f  uuart/urxa/uregister/btn_reg[4]_i_2/O
                         net (fo=1, routed)           0.407     8.746    uuart/urxa/uregister/btn_reg[4]_i_2_n_0
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.870 r  uuart/urxa/uregister/btn_reg[4]_i_1/O
                         net (fo=1, routed)           0.706     9.576    ustopwatch/utrans/btn_reg_reg[4]_0[4]
    SLICE_X39Y20         FDCE                                         r  ustopwatch/utrans/btn_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.434    14.775    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  ustopwatch/utrans/btn_reg_reg[4]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X39Y20         FDCE (Setup_fdce_C_D)       -0.108    14.820    ustopwatch/utrans/btn_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 uuart/urx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.221ns (29.381%)  route 2.935ns (70.619%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.548     5.069    uuart/urx/clk_IBUF_BUFG
    SLICE_X32Y22         FDCE                                         r  uuart/urx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  uuart/urx/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.697     6.185    uuart/urx/tick_count_reg_n_0_[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.324     6.509 r  uuart/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.483     6.992    uuart/urx/tick_count[4]_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.326     7.318 f  uuart/urx/data[7]_i_2/O
                         net (fo=12, routed)          1.282     8.600    uuart/urx/data[7]_i_2_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.752 r  uuart/urx/data[1]_i_1/O
                         net (fo=1, routed)           0.473     9.225    uuart/urx/data_next[1]
    SLICE_X39Y22         FDCE                                         r  uuart/urx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.431    14.772    uuart/urx/clk_IBUF_BUFG
    SLICE_X39Y22         FDCE                                         r  uuart/urx/data_reg[1]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.413    14.512    uuart/urx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 uuart/urx/tick_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urx/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.219ns (30.349%)  route 2.798ns (69.651%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.548     5.069    uuart/urx/clk_IBUF_BUFG
    SLICE_X32Y22         FDCE                                         r  uuart/urx/tick_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  uuart/urx/tick_count_reg[2]/Q
                         net (fo=3, routed)           0.697     6.185    uuart/urx/tick_count_reg_n_0_[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.324     6.509 r  uuart/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.483     6.992    uuart/urx/tick_count[4]_i_3_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I3_O)        0.326     7.318 f  uuart/urx/data[7]_i_2/O
                         net (fo=12, routed)          1.129     8.447    uuart/urx/data[7]_i_2_n_0
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.150     8.597 r  uuart/urx/data[2]_i_1/O
                         net (fo=1, routed)           0.489     9.086    uuart/urx/data_next[2]
    SLICE_X41Y22         FDCE                                         r  uuart/urx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.433    14.774    uuart/urx/clk_IBUF_BUFG
    SLICE_X41Y22         FDCE                                         r  uuart/urx/data_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X41Y22         FDCE (Setup_fdce_C_CE)      -0.407    14.520    uuart/urx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uuart/urx/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.553     1.436    uuart/urx/clk_IBUF_BUFG
    SLICE_X36Y21         FDCE                                         r  uuart/urx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  uuart/urx/data_reg[6]/Q
                         net (fo=1, routed)           0.103     1.680    uuart/urxa/uregister/ram_reg_0_15_6_7/DIA0
    SLICE_X38Y22         RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.819     1.946    uuart/urxa/uregister/ram_reg_0_15_6_7/WCLK
    SLICE_X38Y22         RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.497     1.449    
    SLICE_X38Y22         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.596    uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_uart_clock/uclock_Tx/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.557     1.440    u_uart_clock/uclock_Tx/clk_IBUF_BUFG
    SLICE_X44Y18         FDCE                                         r  u_uart_clock/uclock_Tx/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  u_uart_clock/uclock_Tx/data_reg_reg[3]/Q
                         net (fo=1, routed)           0.101     1.682    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/DIB1
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.579    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.857%)  route 0.231ns (62.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.558     1.441    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[2]/Q
                         net (fo=13, routed)          0.231     1.814    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD2
    SLICE_X46Y17         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.826     1.953    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y17         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.708    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y17   u_uart_clock/d_save2/data_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y17   u_uart_clock/d_save2/data_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y17   u_uart_clock/d_save2/data_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y17   u_uart_clock/d_save2/data_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y17   u_uart_clock/d_save2/data_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y17   u_uart_clock/d_save2/data_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X46Y12   u_uart_clock/utick9600hz2/tick_reg_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X48Y17   u_uart_clock/utx2/ufifo_cu/empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X48Y17   u_uart_clock/utx2/ufifo_cu/full_reg_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y23   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y23   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y23   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y23   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y23   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y22   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y17   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y17   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y17   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y17   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y17   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK



