

{"ADD", "Add", "register1 to register2", "0000000w:11reg1reg2"}, 
{"ADD", "Add", "register2 to register1", "0000001w:11reg1reg2"}, 
{"ADD", "Add", "memory to register", "0000001w:modregr/m"}, 
{"ADD", "Add", "register to memory", "0000000w:modregr/m"}, 
{"ADD", "Add", "immediate to register", "100000sw:11000reg:immediatedata"}, 
{"ADD", "Add", "immediate to AL, AX, or EAX", "0000010w:immediatedata"}, 
{"ADD", "Add", "immediate to memory", "100000sw:mod000r/m:immediatedata"}, 


