
*** Running vivado
    with args -log VendingMachine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source VendingMachine.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VendingMachine.tcl -notrace
Command: synth_design -top VendingMachine -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'VendingMachine' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:24]
INFO: [Synth 8-6157] synthesizing module 'ClockEnableGen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCDcnt_cas' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/BCDcnt_cas.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCDcnt_cas' (1#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/BCDcnt_cas.v:3]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u0' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:10]
WARNING: [Synth 8-7023] instance 'u0' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:10]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u1' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:11]
WARNING: [Synth 8-7023] instance 'u1' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:11]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u2' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:12]
WARNING: [Synth 8-7023] instance 'u2' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:12]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u3' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:13]
WARNING: [Synth 8-7023] instance 'u3' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:13]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u4' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:14]
WARNING: [Synth 8-7023] instance 'u4' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:14]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u5' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:15]
WARNING: [Synth 8-7023] instance 'u5' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:15]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u6' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:16]
WARNING: [Synth 8-7023] instance 'u6' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:16]
INFO: [Synth 8-6155] done synthesizing module 'ClockEnableGen' (2#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ClockEnableGen.v:3]
WARNING: [Synth 8-7071] port 'eo_1Hz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7071] port 'eo_100Hz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7071] port 'eo_1kHz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7071] port 'eo_10kHz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7071] port 'eo_100kHz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7071] port 'eo_1MHz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7071] port 'eo_10MHz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7071] port 'eo_100MHz' of module 'ClockEnableGen' is unconnected for instance 'clk_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
WARNING: [Synth 8-7023] instance 'clk_gen' of module 'ClockEnableGen' has 11 connections declared, but only 3 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:38]
INFO: [Synth 8-6157] synthesizing module 'debounce_pulse_gen' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/debounce_pulse_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_pulse_gen' (3#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/debounce_pulse_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/Datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (4#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'controller_mealy' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/Controller.v:3]
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'controller_mealy' (5#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_Converter' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/BCD_Converter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCD_Converter' (6#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/BCD_Converter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ss_drive' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ss_drive.v:3]
INFO: [Synth 8-6157] synthesizing module 'ss_decoder' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ss_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ss_decoder' (7#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ss_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ss_drive' (8#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ss_drive.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VendingMachine' (9#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/VendingMachine.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1019.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.484 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1019.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VendingMachine_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VendingMachine_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1064.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cst_reg' in module 'controller_mealy'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cst_reg' using encoding 'sequential' in module 'controller_mealy'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.srcs/sources_1/new/ss_drive.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 15    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 6     
	  16 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1064.574 ; gain = 45.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.719 ; gain = 52.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.719 ; gain = 52.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.719 ; gain = 52.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.719 ; gain = 52.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.719 ; gain = 52.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.719 ; gain = 52.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |    11|
|4     |LUT2   |    19|
|5     |LUT3   |    15|
|6     |LUT4   |    29|
|7     |LUT5   |    18|
|8     |LUT6   |    24|
|9     |FDCE   |    32|
|10    |FDRE   |    59|
|11    |IBUF   |     4|
|12    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1071.719 ; gain = 52.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1071.719 ; gain = 7.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1071.719 ; gain = 52.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1083.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1083.805 ; gain = 64.320
INFO: [Common 17-1381] The checkpoint 'C:/Users/ddoihyun/24-2/DigitalSystemDesign/VendingMachine_Mealy_7seg/VendingMachine_Mealy_7seg.runs/synth_1/VendingMachine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VendingMachine_utilization_synth.rpt -pb VendingMachine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 17:10:30 2024...
