*************************************************************

Copyright (c) 2014 by PANGO MICROSYSTEMS, INC
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_DRM18K]

  Author    []

  Abstract  []

  Revision History:

***************************************************************************/

implementation impl of GTP_DRM18K
{
// GTP_DRM18K parameters
//      RESET_TYPE : SYNC_RESET
//                   ASYNC_RESET
//                   ASYNC_RESET_SYNC_RELEASE
//      DOA_REG : 1'b0 disabled
//                1'b1 enabled
    string drm_mode = (RAM_MODE == "ROM") ? "ROM" : (
                      (RAM_MODE == "SINGLE_PORT") ? "SPR" : (
                      (RAM_MODE == "SIMPLE_DUAL_PORT") ? "SDP" : "TDP"));

    operator gopDRM iGopDrm
    parameter map
    (
        CP_DRM_EN_0   => "TRUE",
        CP_DRM_EN_1   => "TRUE",
        CP_MASK       =>   RAM_MODE == "ROM" ? 2'b00 : 2'b11,
        CP_RESET_TYPE_0 => RST_TYPE == "SYNC" ? "SYNC_RESET" : (RST_TYPE == "ASYNC" ? "ASYNC_RESET" : "ASYNC_RESET_SYNC_RELEASE"),
        CP_RESET_TYPE_1 => RST_TYPE == "SYNC" ? "SYNC_RESET" : (RST_TYPE == "ASYNC" ? "ASYNC_RESET" : "ASYNC_RESET_SYNC_RELEASE"),
        CP_GRS_DIS_0  => GRS_EN == "TRUE" ? "FALSE" : "TRUE",
        CP_GRS_DIS_1  => GRS_EN == "TRUE" ? "FALSE" : "TRUE",
        CP_CSA_POL    => { CSA_MASK[2] ? 1'b0 : 1'b1, CSA_MASK[1] ? 1'b0 : 1'b1, CSA_MASK[0] ? 1'b0 : 1'b1},
        CP_CSB_POL    => { CSB_MASK[2] ? 1'b0 : 1'b1, CSB_MASK[1] ? 1'b0 : 1'b1, CSB_MASK[0] ? 1'b0 : 1'b1},
        CP_DATA_WIDTH_A_0 => DATA_WIDTH_A,
        CP_DATA_WIDTH_A_1 => DATA_WIDTH_A,
        CP_DATA_WIDTH_B_0 => DATA_WIDTH_B,
        CP_DATA_WIDTH_B_1 => DATA_WIDTH_B,
        CP_OUTPUT_REG_A_0 => DOA_REG ? "ENABLE" : "DISABLE",
        CP_OUTPUT_REG_A_1 => DOA_REG ? "ENABLE" : "DISABLE",
        CP_OUTPUT_REG_B_0 => DOB_REG ? "ENABLE" : "DISABLE",
        CP_OUTPUT_REG_B_1 => DOB_REG ? "ENABLE" : "DISABLE",
        CP_CLKA_OR_POL_INV_0 => DOA_REG_CLKINV ? "TRUE" : "FALSE",
        CP_CLKA_OR_POL_INV_1 => DOA_REG_CLKINV ? "TRUE" : "FALSE",
        CP_CLKB_OR_POL_INV_0 => DOB_REG_CLKINV ? "TRUE" : "FALSE",
        CP_CLKB_OR_POL_INV_1 => DOB_REG_CLKINV ? "TRUE" : "FALSE",
        CP_WRITE_MODE_A_0 => WRITE_MODE_A,
        CP_WRITE_MODE_A_1 => WRITE_MODE_A,
        CP_WRITE_MODE_B_0 => WRITE_MODE_B,
        CP_WRITE_MODE_B_1 => WRITE_MODE_B,
        CP_INIT_00 => INIT_00,
        CP_INIT_01 => INIT_01,
        CP_INIT_02 => INIT_02,
        CP_INIT_03 => INIT_03,
        CP_INIT_04 => INIT_04,
        CP_INIT_05 => INIT_05,
        CP_INIT_06 => INIT_06,
        CP_INIT_07 => INIT_07,
        CP_INIT_08 => INIT_08,
        CP_INIT_09 => INIT_09,
        CP_INIT_0A => INIT_0A,
        CP_INIT_0B => INIT_0B,
        CP_INIT_0C => INIT_0C,
        CP_INIT_0D => INIT_0D,
        CP_INIT_0E => INIT_0E,
        CP_INIT_0F => INIT_0F,
        CP_INIT_10 => INIT_10,
        CP_INIT_11 => INIT_11,
        CP_INIT_12 => INIT_12,
        CP_INIT_13 => INIT_13,
        CP_INIT_14 => INIT_14,
        CP_INIT_15 => INIT_15,
        CP_INIT_16 => INIT_16,
        CP_INIT_17 => INIT_17,
        CP_INIT_18 => INIT_18,
        CP_INIT_19 => INIT_19,
        CP_INIT_1A => INIT_1A,
        CP_INIT_1B => INIT_1B,
        CP_INIT_1C => INIT_1C,
        CP_INIT_1D => INIT_1D,
        CP_INIT_1E => INIT_1E,
        CP_INIT_1F => INIT_1F,
        CP_INIT_20 => INIT_20,
        CP_INIT_21 => INIT_21,
        CP_INIT_22 => INIT_22,
        CP_INIT_23 => INIT_23,
        CP_INIT_24 => INIT_24,
        CP_INIT_25 => INIT_25,
        CP_INIT_26 => INIT_26,
        CP_INIT_27 => INIT_27,
        CP_INIT_28 => INIT_28,
        CP_INIT_29 => INIT_29,
        CP_INIT_2A => INIT_2A,
        CP_INIT_2B => INIT_2B,
        CP_INIT_2C => INIT_2C,
        CP_INIT_2D => INIT_2D,
        CP_INIT_2E => INIT_2E,
        CP_INIT_2F => INIT_2F,
        CP_INIT_30 => INIT_30,
        CP_INIT_31 => INIT_31,
        CP_INIT_32 => INIT_32,
        CP_INIT_33 => INIT_33,
        CP_INIT_34 => INIT_34,
        CP_INIT_35 => INIT_35,
        CP_INIT_36 => INIT_36,
        CP_INIT_37 => INIT_37,
        CP_INIT_38 => INIT_38,
        CP_INIT_39 => INIT_39,
        CP_INIT_3A => INIT_3A,
        CP_INIT_3B => INIT_3B,
        CP_INIT_3C => INIT_3C,
        CP_INIT_3D => INIT_3D,
        CP_INIT_3E => INIT_3E,
        CP_INIT_3F => INIT_3F,
        CP_DRM_18K => "TRUE"
    )
    port map
    (
        CLKA[0]  => CLKA,
        CEA[0]   => CEA,
        CSA      => CSA,
        ADA0     => ADDRA[12:0],
        ADA_CAS  => ADDRA[13],
        ADSA[0]  => ADDRA_HOLD,
        DA0      => DIA,
        WEA[0]   => WEA,
        OCEA[0]  => ORCEA,
        RSTA[0]  => RSTA,

        CLKB[0]  => CLKB,
        CEB[0]   => CEB,
        CSB      => CSB,
        ADB0     => ADDRB[12:0],
        ADB_CAS  => ADDRB[13],
        ADSB[0]  => ADDRB_HOLD,
        DB0      => DIB,
        WEB[0]   => WEB,
        OCEB[0]  => ORCEB,
        RSTB[0]  => RSTB,

        QA0      => DOA,
        QB0      => DOB
    );
};

