// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "01/19/2023 19:02:31"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC_task1 (
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	SW,
	CLOCK_50);
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
input 	[9:0] SW;
input 	CLOCK_50;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \CLOCK_50~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \ram32x4|data_out[3]~0_combout ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \ram32x4|Decoder0~16_combout ;
wire \ram32x4|memory_array[8][0]~16_combout ;
wire \ram32x4|memory_array[8][3]~q ;
wire \ram32x4|memory_array[9][3]~feeder_combout ;
wire \ram32x4|Decoder0~17_combout ;
wire \ram32x4|memory_array[9][2]~17_combout ;
wire \ram32x4|memory_array[9][3]~q ;
wire \ram32x4|memory_array[11][3]~feeder_combout ;
wire \ram32x4|Decoder0~19_combout ;
wire \ram32x4|memory_array[11][1]~19_combout ;
wire \ram32x4|memory_array[11][3]~q ;
wire \ram32x4|memory_array[10][3]~feeder_combout ;
wire \ram32x4|Decoder0~18_combout ;
wire \ram32x4|memory_array[10][3]~18_combout ;
wire \ram32x4|memory_array[10][3]~q ;
wire \ram32x4|Mux0~5_combout ;
wire \ram32x4|Decoder0~26_combout ;
wire \ram32x4|memory_array[6][0]~26_combout ;
wire \ram32x4|memory_array[6][3]~q ;
wire \ram32x4|Decoder0~27_combout ;
wire \ram32x4|memory_array[7][0]~27_combout ;
wire \ram32x4|memory_array[7][3]~q ;
wire \ram32x4|memory_array[4][3]~feeder_combout ;
wire \ram32x4|Decoder0~24_combout ;
wire \ram32x4|memory_array[4][0]~24_combout ;
wire \ram32x4|memory_array[4][3]~q ;
wire \ram32x4|Decoder0~25_combout ;
wire \ram32x4|memory_array[5][0]~25_combout ;
wire \ram32x4|memory_array[5][3]~q ;
wire \ram32x4|Mux0~7_combout ;
wire \ram32x4|memory_array[13][3]~feeder_combout ;
wire \ram32x4|Decoder0~21_combout ;
wire \ram32x4|memory_array[13][1]~21_combout ;
wire \ram32x4|memory_array[13][3]~q ;
wire \ram32x4|memory_array[14][3]~feeder_combout ;
wire \ram32x4|Decoder0~22_combout ;
wire \ram32x4|memory_array[14][1]~22_combout ;
wire \ram32x4|memory_array[14][3]~q ;
wire \ram32x4|memory_array[15][3]~feeder_combout ;
wire \ram32x4|Decoder0~23_combout ;
wire \ram32x4|memory_array[15][3]~23_combout ;
wire \ram32x4|memory_array[15][3]~q ;
wire \ram32x4|Decoder0~20_combout ;
wire \ram32x4|memory_array[12][1]~20_combout ;
wire \ram32x4|memory_array[12][3]~q ;
wire \ram32x4|Mux0~6_combout ;
wire \ram32x4|Decoder0~28_combout ;
wire \ram32x4|memory_array[0][0]~28_combout ;
wire \ram32x4|memory_array[0][3]~q ;
wire \ram32x4|memory_array[3][3]~feeder_combout ;
wire \ram32x4|Decoder0~31_combout ;
wire \ram32x4|memory_array[3][0]~31_combout ;
wire \ram32x4|memory_array[3][3]~q ;
wire \ram32x4|Decoder0~29_combout ;
wire \ram32x4|memory_array[1][1]~29_combout ;
wire \ram32x4|memory_array[1][3]~q ;
wire \ram32x4|memory_array[2][3]~feeder_combout ;
wire \ram32x4|Decoder0~30_combout ;
wire \ram32x4|memory_array[2][3]~30_combout ;
wire \ram32x4|memory_array[2][3]~q ;
wire \ram32x4|Mux0~8_combout ;
wire \ram32x4|Mux0~9_combout ;
wire \ram32x4|memory_array[27][3]~feeder_combout ;
wire \ram32x4|Decoder0~14_combout ;
wire \ram32x4|memory_array[27][1]~14_combout ;
wire \ram32x4|memory_array[27][3]~q ;
wire \ram32x4|Decoder0~15_combout ;
wire \ram32x4|memory_array[31][2]~15_combout ;
wire \ram32x4|memory_array[31][3]~q ;
wire \ram32x4|Decoder0~13_combout ;
wire \ram32x4|memory_array[23][2]~13_combout ;
wire \ram32x4|memory_array[23][3]~q ;
wire \ram32x4|Decoder0~12_combout ;
wire \ram32x4|memory_array[19][1]~12_combout ;
wire \ram32x4|memory_array[19][3]~q ;
wire \ram32x4|Mux0~3_combout ;
wire \ram32x4|memory_array[22][3]~feeder_combout ;
wire \ram32x4|Decoder0~9_combout ;
wire \ram32x4|memory_array[22][1]~9_combout ;
wire \ram32x4|memory_array[22][3]~q ;
wire \ram32x4|Decoder0~8_combout ;
wire \ram32x4|memory_array[18][3]~8_combout ;
wire \ram32x4|memory_array[18][3]~q ;
wire \ram32x4|Decoder0~11_combout ;
wire \ram32x4|memory_array[30][0]~11_combout ;
wire \ram32x4|memory_array[30][3]~q ;
wire \ram32x4|Decoder0~10_combout ;
wire \ram32x4|memory_array[26][0]~10_combout ;
wire \ram32x4|memory_array[26][3]~q ;
wire \ram32x4|Mux0~2_combout ;
wire \ram32x4|Decoder0~7_combout ;
wire \ram32x4|memory_array[29][2]~7_combout ;
wire \ram32x4|memory_array[29][3]~q ;
wire \ram32x4|Decoder0~4_combout ;
wire \ram32x4|memory_array[17][0]~4_combout ;
wire \ram32x4|memory_array[17][3]~q ;
wire \ram32x4|Decoder0~6_combout ;
wire \ram32x4|memory_array[25][1]~6_combout ;
wire \ram32x4|memory_array[25][3]~q ;
wire \ram32x4|Decoder0~5_combout ;
wire \ram32x4|memory_array[21][0]~5_combout ;
wire \ram32x4|memory_array[21][3]~q ;
wire \ram32x4|Mux0~1_combout ;
wire \ram32x4|Decoder0~0_combout ;
wire \ram32x4|memory_array[16][1]~0_combout ;
wire \ram32x4|memory_array[16][3]~q ;
wire \ram32x4|Decoder0~3_combout ;
wire \ram32x4|memory_array[28][0]~3_combout ;
wire \ram32x4|memory_array[28][3]~q ;
wire \ram32x4|Decoder0~1_combout ;
wire \ram32x4|memory_array[20][1]~1_combout ;
wire \ram32x4|memory_array[20][3]~q ;
wire \ram32x4|Decoder0~2_combout ;
wire \ram32x4|memory_array[24][1]~2_combout ;
wire \ram32x4|memory_array[24][3]~q ;
wire \ram32x4|Mux0~0_combout ;
wire \ram32x4|Mux0~4_combout ;
wire \ram32x4|Mux0~10_combout ;
wire \SW[1]~input_o ;
wire \ram32x4|memory_array[0][1]~q ;
wire \ram32x4|memory_array[1][1]~feeder_combout ;
wire \ram32x4|memory_array[1][1]~q ;
wire \ram32x4|memory_array[2][1]~q ;
wire \ram32x4|memory_array[3][1]~q ;
wire \ram32x4|Mux2~8_combout ;
wire \ram32x4|memory_array[5][1]~q ;
wire \ram32x4|memory_array[4][1]~feeder_combout ;
wire \ram32x4|memory_array[4][1]~q ;
wire \ram32x4|memory_array[7][1]~q ;
wire \ram32x4|memory_array[6][1]~q ;
wire \ram32x4|Mux2~7_combout ;
wire \ram32x4|memory_array[13][1]~feeder_combout ;
wire \ram32x4|memory_array[13][1]~q ;
wire \ram32x4|memory_array[15][1]~feeder_combout ;
wire \ram32x4|memory_array[15][1]~q ;
wire \ram32x4|memory_array[14][1]~feeder_combout ;
wire \ram32x4|memory_array[14][1]~q ;
wire \ram32x4|memory_array[12][1]~q ;
wire \ram32x4|Mux2~6_combout ;
wire \ram32x4|Mux2~9_combout ;
wire \ram32x4|memory_array[11][1]~q ;
wire \ram32x4|memory_array[10][1]~q ;
wire \ram32x4|memory_array[9][1]~q ;
wire \ram32x4|memory_array[8][1]~feeder_combout ;
wire \ram32x4|memory_array[8][1]~q ;
wire \ram32x4|Mux2~5_combout ;
wire \ram32x4|memory_array[22][1]~q ;
wire \ram32x4|memory_array[30][1]~q ;
wire \ram32x4|memory_array[26][1]~q ;
wire \ram32x4|memory_array[18][1]~q ;
wire \ram32x4|Mux2~2_combout ;
wire \ram32x4|memory_array[19][1]~q ;
wire \ram32x4|memory_array[31][1]~q ;
wire \ram32x4|memory_array[23][1]~q ;
wire \ram32x4|memory_array[27][1]~q ;
wire \ram32x4|Mux2~3_combout ;
wire \ram32x4|memory_array[20][1]~q ;
wire \ram32x4|memory_array[16][1]~q ;
wire \ram32x4|memory_array[28][1]~q ;
wire \ram32x4|memory_array[24][1]~q ;
wire \ram32x4|Mux2~0_combout ;
wire \ram32x4|memory_array[25][1]~q ;
wire \ram32x4|memory_array[29][1]~q ;
wire \ram32x4|memory_array[21][1]~q ;
wire \ram32x4|memory_array[17][1]~q ;
wire \ram32x4|Mux2~1_combout ;
wire \ram32x4|Mux2~4_combout ;
wire \ram32x4|Mux2~10_combout ;
wire \SW[0]~input_o ;
wire \ram32x4|memory_array[9][0]~q ;
wire \ram32x4|memory_array[10][0]~q ;
wire \ram32x4|memory_array[11][0]~q ;
wire \ram32x4|memory_array[8][0]~q ;
wire \ram32x4|Mux3~5_combout ;
wire \ram32x4|memory_array[6][0]~q ;
wire \ram32x4|memory_array[7][0]~q ;
wire \ram32x4|memory_array[4][0]~q ;
wire \ram32x4|memory_array[5][0]~q ;
wire \ram32x4|Mux3~7_combout ;
wire \ram32x4|memory_array[13][0]~feeder_combout ;
wire \ram32x4|memory_array[13][0]~q ;
wire \ram32x4|memory_array[12][0]~q ;
wire \ram32x4|memory_array[15][0]~feeder_combout ;
wire \ram32x4|memory_array[15][0]~q ;
wire \ram32x4|memory_array[14][0]~feeder_combout ;
wire \ram32x4|memory_array[14][0]~q ;
wire \ram32x4|Mux3~6_combout ;
wire \ram32x4|memory_array[3][0]~q ;
wire \ram32x4|memory_array[0][0]~q ;
wire \ram32x4|memory_array[1][0]~feeder_combout ;
wire \ram32x4|memory_array[1][0]~q ;
wire \ram32x4|memory_array[2][0]~feeder_combout ;
wire \ram32x4|memory_array[2][0]~q ;
wire \ram32x4|Mux3~8_combout ;
wire \ram32x4|Mux3~9_combout ;
wire \ram32x4|memory_array[31][0]~q ;
wire \ram32x4|memory_array[19][0]~feeder_combout ;
wire \ram32x4|memory_array[19][0]~q ;
wire \ram32x4|memory_array[27][0]~q ;
wire \ram32x4|memory_array[23][0]~q ;
wire \ram32x4|Mux3~3_combout ;
wire \ram32x4|memory_array[30][0]~q ;
wire \ram32x4|memory_array[26][0]~q ;
wire \ram32x4|memory_array[22][0]~q ;
wire \ram32x4|memory_array[18][0]~q ;
wire \ram32x4|Mux3~2_combout ;
wire \ram32x4|memory_array[25][0]~feeder_combout ;
wire \ram32x4|memory_array[25][0]~q ;
wire \ram32x4|memory_array[17][0]~feeder_combout ;
wire \ram32x4|memory_array[17][0]~q ;
wire \ram32x4|memory_array[29][0]~q ;
wire \ram32x4|memory_array[21][0]~feeder_combout ;
wire \ram32x4|memory_array[21][0]~q ;
wire \ram32x4|Mux3~1_combout ;
wire \ram32x4|memory_array[28][0]~q ;
wire \ram32x4|memory_array[16][0]~q ;
wire \ram32x4|memory_array[20][0]~q ;
wire \ram32x4|memory_array[24][0]~q ;
wire \ram32x4|Mux3~0_combout ;
wire \ram32x4|Mux3~4_combout ;
wire \ram32x4|Mux3~10_combout ;
wire \SW[2]~input_o ;
wire \ram32x4|memory_array[11][2]~feeder_combout ;
wire \ram32x4|memory_array[11][2]~q ;
wire \ram32x4|memory_array[10][2]~q ;
wire \ram32x4|memory_array[8][2]~feeder_combout ;
wire \ram32x4|memory_array[8][2]~q ;
wire \ram32x4|memory_array[9][2]~feeder_combout ;
wire \ram32x4|memory_array[9][2]~q ;
wire \ram32x4|Mux1~5_combout ;
wire \ram32x4|memory_array[30][2]~q ;
wire \ram32x4|memory_array[22][2]~q ;
wire \ram32x4|memory_array[26][2]~q ;
wire \ram32x4|memory_array[18][2]~q ;
wire \ram32x4|Mux1~2_combout ;
wire \ram32x4|memory_array[20][2]~q ;
wire \ram32x4|memory_array[16][2]~q ;
wire \ram32x4|memory_array[28][2]~q ;
wire \ram32x4|memory_array[24][2]~q ;
wire \ram32x4|Mux1~0_combout ;
wire \ram32x4|memory_array[23][2]~q ;
wire \ram32x4|memory_array[27][2]~feeder_combout ;
wire \ram32x4|memory_array[27][2]~q ;
wire \ram32x4|memory_array[31][2]~feeder_combout ;
wire \ram32x4|memory_array[31][2]~q ;
wire \ram32x4|memory_array[19][2]~feeder_combout ;
wire \ram32x4|memory_array[19][2]~q ;
wire \ram32x4|Mux1~3_combout ;
wire \ram32x4|memory_array[29][2]~q ;
wire \ram32x4|memory_array[21][2]~feeder_combout ;
wire \ram32x4|memory_array[21][2]~q ;
wire \ram32x4|memory_array[17][2]~feeder_combout ;
wire \ram32x4|memory_array[17][2]~q ;
wire \ram32x4|memory_array[25][2]~q ;
wire \ram32x4|Mux1~1_combout ;
wire \ram32x4|Mux1~4_combout ;
wire \ram32x4|memory_array[0][2]~q ;
wire \ram32x4|memory_array[3][2]~feeder_combout ;
wire \ram32x4|memory_array[3][2]~q ;
wire \ram32x4|memory_array[1][2]~feeder_combout ;
wire \ram32x4|memory_array[1][2]~q ;
wire \ram32x4|memory_array[2][2]~feeder_combout ;
wire \ram32x4|memory_array[2][2]~q ;
wire \ram32x4|Mux1~8_combout ;
wire \ram32x4|memory_array[6][2]~q ;
wire \ram32x4|memory_array[5][2]~q ;
wire \ram32x4|memory_array[4][2]~feeder_combout ;
wire \ram32x4|memory_array[4][2]~q ;
wire \ram32x4|memory_array[7][2]~q ;
wire \ram32x4|Mux1~7_combout ;
wire \ram32x4|memory_array[13][2]~q ;
wire \ram32x4|memory_array[12][2]~q ;
wire \ram32x4|memory_array[15][2]~q ;
wire \ram32x4|memory_array[14][2]~q ;
wire \ram32x4|Mux1~6_combout ;
wire \ram32x4|Mux1~9_combout ;
wire \ram32x4|Mux1~10_combout ;
wire \display|Mux20~0_combout ;
wire \display|Mux19~0_combout ;
wire \display|Mux18~0_combout ;
wire \display|Mux17~0_combout ;
wire \display|Mux16~0_combout ;
wire \display|Mux15~0_combout ;
wire \display|Mux14~0_combout ;
wire \display|Mux13~0_combout ;
wire \display|Mux12~0_combout ;
wire \display|Mux11~0_combout ;
wire \display|Mux10~0_combout ;
wire \display|Mux9~0_combout ;
wire \display|Mux8~0_combout ;
wire \display|Mux7~0_combout ;
wire \display|Mux6~0_combout ;
wire \display|Mux5~0_combout ;
wire \display|Mux4~0_combout ;
wire \display|Mux3~0_combout ;
wire \display|Mux2~0_combout ;
wire \display|Mux1~0_combout ;
wire \display|Mux0~0_combout ;
wire [3:0] \ram32x4|data_out ;


// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX0[0]~output (
	.i(\display|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX0[1]~output (
	.i(\display|Mux19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX0[2]~output (
	.i(\display|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX0[3]~output (
	.i(\display|Mux17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX0[4]~output (
	.i(\display|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \HEX0[5]~output (
	.i(\display|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\display|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N59
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[0]~output (
	.i(\display|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\display|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX2[2]~output (
	.i(\display|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \HEX2[3]~output (
	.i(\display|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\display|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX2[5]~output (
	.i(\display|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\display|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N2
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\display|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\display|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(\display|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX4[3]~output (
	.i(\display|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(\display|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \HEX4[5]~output (
	.i(\display|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\display|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \HEX5[0]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX5[3]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX5[4]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \HEX5[5]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \ram32x4|data_out[3]~0 (
// Equation(s):
// \ram32x4|data_out[3]~0_combout  = ( !\SW[6]~input_o  & ( \SW[7]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|data_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|data_out[3]~0 .extended_lut = "off";
defparam \ram32x4|data_out[3]~0 .lut_mask = 64'h3333333300000000;
defparam \ram32x4|data_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N21
cyclonev_lcell_comb \ram32x4|Decoder0~16 (
// Equation(s):
// \ram32x4|Decoder0~16_combout  = ( !\SW[6]~input_o  & ( !\SW[5]~input_o  & ( (\SW[9]~input_o  & (\SW[7]~input_o  & (!\SW[4]~input_o  & !\SW[8]~input_o ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[6]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~16 .extended_lut = "off";
defparam \ram32x4|Decoder0~16 .lut_mask = 64'h1000000000000000;
defparam \ram32x4|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N21
cyclonev_lcell_comb \ram32x4|memory_array[8][0]~16 (
// Equation(s):
// \ram32x4|memory_array[8][0]~16_combout  = (!\KEY[3]~input_o ) # (\ram32x4|Decoder0~16_combout )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\ram32x4|Decoder0~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[8][0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[8][0]~16 .extended_lut = "off";
defparam \ram32x4|memory_array[8][0]~16 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \ram32x4|memory_array[8][0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N40
dffeas \ram32x4|memory_array[8][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[8][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[8][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \ram32x4|memory_array[9][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[9][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[9][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \ram32x4|Decoder0~17 (
// Equation(s):
// \ram32x4|Decoder0~17_combout  = ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[8]~input_o  & (\SW[9]~input_o  & (\SW[7]~input_o  & !\SW[6]~input_o ))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~17 .extended_lut = "off";
defparam \ram32x4|Decoder0~17 .lut_mask = 64'h0000020000000000;
defparam \ram32x4|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N24
cyclonev_lcell_comb \ram32x4|memory_array[9][2]~17 (
// Equation(s):
// \ram32x4|memory_array[9][2]~17_combout  = ( \KEY[3]~input_o  & ( \ram32x4|Decoder0~17_combout  ) ) # ( !\KEY[3]~input_o  & ( \ram32x4|Decoder0~17_combout  ) ) # ( !\KEY[3]~input_o  & ( !\ram32x4|Decoder0~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\ram32x4|Decoder0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[9][2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[9][2]~17 .extended_lut = "off";
defparam \ram32x4|memory_array[9][2]~17 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \ram32x4|memory_array[9][2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \ram32x4|memory_array[9][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[9][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[9][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \ram32x4|memory_array[11][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[11][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[11][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[11][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[11][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[11][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \ram32x4|Decoder0~19 (
// Equation(s):
// \ram32x4|Decoder0~19_combout  = ( \SW[5]~input_o  & ( !\SW[8]~input_o  & ( (\SW[7]~input_o  & (!\SW[6]~input_o  & (\SW[9]~input_o  & \SW[4]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~19 .extended_lut = "off";
defparam \ram32x4|Decoder0~19 .lut_mask = 64'h0000000400000000;
defparam \ram32x4|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \ram32x4|memory_array[11][1]~19 (
// Equation(s):
// \ram32x4|memory_array[11][1]~19_combout  = ( \ram32x4|Decoder0~19_combout  ) # ( !\ram32x4|Decoder0~19_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram32x4|Decoder0~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[11][1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[11][1]~19 .extended_lut = "off";
defparam \ram32x4|memory_array[11][1]~19 .lut_mask = 64'hAAAAFFFFAAAAFFFF;
defparam \ram32x4|memory_array[11][1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N23
dffeas \ram32x4|memory_array[11][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[11][1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[11][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \ram32x4|memory_array[10][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[10][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[10][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \ram32x4|Decoder0~18 (
// Equation(s):
// \ram32x4|Decoder0~18_combout  = ( \SW[5]~input_o  & ( !\SW[4]~input_o  & ( (!\SW[8]~input_o  & (\SW[9]~input_o  & (!\SW[6]~input_o  & \SW[7]~input_o ))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~18 .extended_lut = "off";
defparam \ram32x4|Decoder0~18 .lut_mask = 64'h0000002000000000;
defparam \ram32x4|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N48
cyclonev_lcell_comb \ram32x4|memory_array[10][3]~18 (
// Equation(s):
// \ram32x4|memory_array[10][3]~18_combout  = ( \KEY[3]~input_o  & ( \ram32x4|Decoder0~18_combout  ) ) # ( !\KEY[3]~input_o  & ( \ram32x4|Decoder0~18_combout  ) ) # ( !\KEY[3]~input_o  & ( !\ram32x4|Decoder0~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\ram32x4|Decoder0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[10][3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[10][3]~18 .extended_lut = "off";
defparam \ram32x4|memory_array[10][3]~18 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \ram32x4|memory_array[10][3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \ram32x4|memory_array[10][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[10][3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[10][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N33
cyclonev_lcell_comb \ram32x4|Mux0~5 (
// Equation(s):
// \ram32x4|Mux0~5_combout  = ( \ram32x4|memory_array[11][3]~q  & ( \ram32x4|memory_array[10][3]~q  & ( ((!\SW[4]~input_o  & (\ram32x4|memory_array[8][3]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[9][3]~q )))) # (\SW[5]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[11][3]~q  & ( \ram32x4|memory_array[10][3]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[8][3]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[9][3]~q ))))) # (\SW[5]~input_o  & (!\SW[4]~input_o )) ) ) ) # 
// ( \ram32x4|memory_array[11][3]~q  & ( !\ram32x4|memory_array[10][3]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[8][3]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[9][3]~q ))))) # (\SW[5]~input_o  & (\SW[4]~input_o )) ) ) ) 
// # ( !\ram32x4|memory_array[11][3]~q  & ( !\ram32x4|memory_array[10][3]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[8][3]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[9][3]~q ))))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[8][3]~q ),
	.datad(!\ram32x4|memory_array[9][3]~q ),
	.datae(!\ram32x4|memory_array[11][3]~q ),
	.dataf(!\ram32x4|memory_array[10][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~5 .extended_lut = "off";
defparam \ram32x4|Mux0~5 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ram32x4|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \ram32x4|Decoder0~26 (
// Equation(s):
// \ram32x4|Decoder0~26_combout  = ( \SW[6]~input_o  & ( !\SW[4]~input_o  & ( (\SW[9]~input_o  & (\SW[5]~input_o  & (!\SW[8]~input_o  & !\SW[7]~input_o ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[6]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~26 .extended_lut = "off";
defparam \ram32x4|Decoder0~26 .lut_mask = 64'h0000100000000000;
defparam \ram32x4|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \ram32x4|memory_array[6][0]~26 (
// Equation(s):
// \ram32x4|memory_array[6][0]~26_combout  = ( \ram32x4|Decoder0~26_combout  ) # ( !\ram32x4|Decoder0~26_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[6][0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[6][0]~26 .extended_lut = "off";
defparam \ram32x4|memory_array[6][0]~26 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \ram32x4|memory_array[6][0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \ram32x4|memory_array[6][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[6][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \ram32x4|Decoder0~27 (
// Equation(s):
// \ram32x4|Decoder0~27_combout  = ( \SW[6]~input_o  & ( !\SW[8]~input_o  & ( (!\SW[7]~input_o  & (\SW[4]~input_o  & (\SW[5]~input_o  & \SW[9]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(!\SW[6]~input_o ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~27 .extended_lut = "off";
defparam \ram32x4|Decoder0~27 .lut_mask = 64'h0000000200000000;
defparam \ram32x4|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N51
cyclonev_lcell_comb \ram32x4|memory_array[7][0]~27 (
// Equation(s):
// \ram32x4|memory_array[7][0]~27_combout  = ( \KEY[3]~input_o  & ( \ram32x4|Decoder0~27_combout  ) ) # ( !\KEY[3]~input_o  )

	.dataa(!\ram32x4|Decoder0~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[7][0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[7][0]~27 .extended_lut = "off";
defparam \ram32x4|memory_array[7][0]~27 .lut_mask = 64'hFFFFFFFF55555555;
defparam \ram32x4|memory_array[7][0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N20
dffeas \ram32x4|memory_array[7][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[7][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[7][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \ram32x4|memory_array[4][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[4][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[4][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \ram32x4|Decoder0~24 (
// Equation(s):
// \ram32x4|Decoder0~24_combout  = ( !\SW[4]~input_o  & ( !\SW[8]~input_o  & ( (!\SW[7]~input_o  & (\SW[6]~input_o  & (\SW[9]~input_o  & !\SW[5]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~24 .extended_lut = "off";
defparam \ram32x4|Decoder0~24 .lut_mask = 64'h0200000000000000;
defparam \ram32x4|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \ram32x4|memory_array[4][0]~24 (
// Equation(s):
// \ram32x4|memory_array[4][0]~24_combout  = (!\KEY[3]~input_o ) # (\ram32x4|Decoder0~24_combout )

	.dataa(!\ram32x4|Decoder0~24_combout ),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[4][0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[4][0]~24 .extended_lut = "off";
defparam \ram32x4|memory_array[4][0]~24 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \ram32x4|memory_array[4][0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N34
dffeas \ram32x4|memory_array[4][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[4][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \ram32x4|Decoder0~25 (
// Equation(s):
// \ram32x4|Decoder0~25_combout  = ( \SW[9]~input_o  & ( !\SW[5]~input_o  & ( (\SW[6]~input_o  & (!\SW[7]~input_o  & (!\SW[8]~input_o  & \SW[4]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~25 .extended_lut = "off";
defparam \ram32x4|Decoder0~25 .lut_mask = 64'h0000004000000000;
defparam \ram32x4|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N27
cyclonev_lcell_comb \ram32x4|memory_array[5][0]~25 (
// Equation(s):
// \ram32x4|memory_array[5][0]~25_combout  = ( \ram32x4|Decoder0~25_combout  ) # ( !\ram32x4|Decoder0~25_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[5][0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[5][0]~25 .extended_lut = "off";
defparam \ram32x4|memory_array[5][0]~25 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \ram32x4|memory_array[5][0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N41
dffeas \ram32x4|memory_array[5][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[5][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N21
cyclonev_lcell_comb \ram32x4|Mux0~7 (
// Equation(s):
// \ram32x4|Mux0~7_combout  = ( \ram32x4|memory_array[4][3]~q  & ( \ram32x4|memory_array[5][3]~q  & ( (!\SW[5]~input_o ) # ((!\SW[4]~input_o  & (\ram32x4|memory_array[6][3]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[7][3]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[4][3]~q  & ( \ram32x4|memory_array[5][3]~q  & ( (!\SW[4]~input_o  & (\SW[5]~input_o  & (\ram32x4|memory_array[6][3]~q ))) # (\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|memory_array[7][3]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[4][3]~q  & ( !\ram32x4|memory_array[5][3]~q  & ( (!\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|memory_array[6][3]~q )))) # (\SW[4]~input_o  & (\SW[5]~input_o  & ((\ram32x4|memory_array[7][3]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[4][3]~q  & ( !\ram32x4|memory_array[5][3]~q  & ( (\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[6][3]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[7][3]~q ))))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\ram32x4|memory_array[6][3]~q ),
	.datad(!\ram32x4|memory_array[7][3]~q ),
	.datae(!\ram32x4|memory_array[4][3]~q ),
	.dataf(!\ram32x4|memory_array[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~7 .extended_lut = "off";
defparam \ram32x4|Mux0~7 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ram32x4|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N45
cyclonev_lcell_comb \ram32x4|memory_array[13][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[13][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[13][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \ram32x4|Decoder0~21 (
// Equation(s):
// \ram32x4|Decoder0~21_combout  = ( \SW[4]~input_o  & ( !\SW[8]~input_o  & ( (\SW[7]~input_o  & (\SW[6]~input_o  & (\SW[9]~input_o  & !\SW[5]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~21 .extended_lut = "off";
defparam \ram32x4|Decoder0~21 .lut_mask = 64'h0000010000000000;
defparam \ram32x4|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \ram32x4|memory_array[13][1]~21 (
// Equation(s):
// \ram32x4|memory_array[13][1]~21_combout  = ( \ram32x4|Decoder0~21_combout  ) # ( !\ram32x4|Decoder0~21_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram32x4|Decoder0~21_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[13][1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[13][1]~21 .extended_lut = "off";
defparam \ram32x4|memory_array[13][1]~21 .lut_mask = 64'hAAAAFFFFAAAAFFFF;
defparam \ram32x4|memory_array[13][1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N47
dffeas \ram32x4|memory_array[13][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[13][1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[13][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N21
cyclonev_lcell_comb \ram32x4|memory_array[14][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[14][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[14][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[14][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \ram32x4|Decoder0~22 (
// Equation(s):
// \ram32x4|Decoder0~22_combout  = ( \SW[9]~input_o  & ( \SW[5]~input_o  & ( (!\SW[4]~input_o  & (\SW[7]~input_o  & (\SW[6]~input_o  & !\SW[8]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~22 .extended_lut = "off";
defparam \ram32x4|Decoder0~22 .lut_mask = 64'h0000000000000200;
defparam \ram32x4|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \ram32x4|memory_array[14][1]~22 (
// Equation(s):
// \ram32x4|memory_array[14][1]~22_combout  = ( \ram32x4|Decoder0~22_combout  ) # ( !\ram32x4|Decoder0~22_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[14][1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[14][1]~22 .extended_lut = "off";
defparam \ram32x4|memory_array[14][1]~22 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ram32x4|memory_array[14][1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N23
dffeas \ram32x4|memory_array[14][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[14][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[14][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \ram32x4|memory_array[15][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[15][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[15][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \ram32x4|Decoder0~23 (
// Equation(s):
// \ram32x4|Decoder0~23_combout  = ( \SW[9]~input_o  & ( \SW[5]~input_o  & ( (\SW[4]~input_o  & (\SW[7]~input_o  & (\SW[6]~input_o  & !\SW[8]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~23 .extended_lut = "off";
defparam \ram32x4|Decoder0~23 .lut_mask = 64'h0000000000000100;
defparam \ram32x4|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \ram32x4|memory_array[15][3]~23 (
// Equation(s):
// \ram32x4|memory_array[15][3]~23_combout  = ( \ram32x4|Decoder0~23_combout  ) # ( !\ram32x4|Decoder0~23_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[15][3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[15][3]~23 .extended_lut = "off";
defparam \ram32x4|memory_array[15][3]~23 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ram32x4|memory_array[15][3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N2
dffeas \ram32x4|memory_array[15][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[15][3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[15][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \ram32x4|Decoder0~20 (
// Equation(s):
// \ram32x4|Decoder0~20_combout  = ( \SW[9]~input_o  & ( !\SW[4]~input_o  & ( (\SW[6]~input_o  & (\SW[7]~input_o  & (!\SW[5]~input_o  & !\SW[8]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~20 .extended_lut = "off";
defparam \ram32x4|Decoder0~20 .lut_mask = 64'h0000100000000000;
defparam \ram32x4|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N39
cyclonev_lcell_comb \ram32x4|memory_array[12][1]~20 (
// Equation(s):
// \ram32x4|memory_array[12][1]~20_combout  = ( \ram32x4|Decoder0~20_combout  ) # ( !\ram32x4|Decoder0~20_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[12][1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[12][1]~20 .extended_lut = "off";
defparam \ram32x4|memory_array[12][1]~20 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \ram32x4|memory_array[12][1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N10
dffeas \ram32x4|memory_array[12][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[12][1]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[12][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N15
cyclonev_lcell_comb \ram32x4|Mux0~6 (
// Equation(s):
// \ram32x4|Mux0~6_combout  = ( \ram32x4|memory_array[15][3]~q  & ( \ram32x4|memory_array[12][3]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o ) # ((\ram32x4|memory_array[13][3]~q )))) # (\SW[5]~input_o  & (((\ram32x4|memory_array[14][3]~q )) # 
// (\SW[4]~input_o ))) ) ) ) # ( !\ram32x4|memory_array[15][3]~q  & ( \ram32x4|memory_array[12][3]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o ) # ((\ram32x4|memory_array[13][3]~q )))) # (\SW[5]~input_o  & (!\SW[4]~input_o  & 
// ((\ram32x4|memory_array[14][3]~q )))) ) ) ) # ( \ram32x4|memory_array[15][3]~q  & ( !\ram32x4|memory_array[12][3]~q  & ( (!\SW[5]~input_o  & (\SW[4]~input_o  & (\ram32x4|memory_array[13][3]~q ))) # (\SW[5]~input_o  & (((\ram32x4|memory_array[14][3]~q )) # 
// (\SW[4]~input_o ))) ) ) ) # ( !\ram32x4|memory_array[15][3]~q  & ( !\ram32x4|memory_array[12][3]~q  & ( (!\SW[5]~input_o  & (\SW[4]~input_o  & (\ram32x4|memory_array[13][3]~q ))) # (\SW[5]~input_o  & (!\SW[4]~input_o  & ((\ram32x4|memory_array[14][3]~q 
// )))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[13][3]~q ),
	.datad(!\ram32x4|memory_array[14][3]~q ),
	.datae(!\ram32x4|memory_array[15][3]~q ),
	.dataf(!\ram32x4|memory_array[12][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~6 .extended_lut = "off";
defparam \ram32x4|Mux0~6 .lut_mask = 64'h024613578ACE9BDF;
defparam \ram32x4|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \ram32x4|Decoder0~28 (
// Equation(s):
// \ram32x4|Decoder0~28_combout  = ( !\SW[4]~input_o  & ( !\SW[6]~input_o  & ( (!\SW[5]~input_o  & (\SW[9]~input_o  & (!\SW[7]~input_o  & !\SW[8]~input_o ))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~28 .extended_lut = "off";
defparam \ram32x4|Decoder0~28 .lut_mask = 64'h2000000000000000;
defparam \ram32x4|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N33
cyclonev_lcell_comb \ram32x4|memory_array[0][0]~28 (
// Equation(s):
// \ram32x4|memory_array[0][0]~28_combout  = ( \KEY[3]~input_o  & ( \ram32x4|Decoder0~28_combout  ) ) # ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram32x4|Decoder0~28_combout ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[0][0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[0][0]~28 .extended_lut = "off";
defparam \ram32x4|memory_array[0][0]~28 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \ram32x4|memory_array[0][0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N17
dffeas \ram32x4|memory_array[0][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[0][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \ram32x4|memory_array[3][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[3][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[3][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \ram32x4|Decoder0~31 (
// Equation(s):
// \ram32x4|Decoder0~31_combout  = ( \SW[4]~input_o  & ( !\SW[6]~input_o  & ( (\SW[9]~input_o  & (\SW[5]~input_o  & (!\SW[7]~input_o  & !\SW[8]~input_o ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~31 .extended_lut = "off";
defparam \ram32x4|Decoder0~31 .lut_mask = 64'h0000100000000000;
defparam \ram32x4|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N18
cyclonev_lcell_comb \ram32x4|memory_array[3][0]~31 (
// Equation(s):
// \ram32x4|memory_array[3][0]~31_combout  = ( \KEY[3]~input_o  & ( \ram32x4|Decoder0~31_combout  ) ) # ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram32x4|Decoder0~31_combout ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[3][0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[3][0]~31 .extended_lut = "off";
defparam \ram32x4|memory_array[3][0]~31 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \ram32x4|memory_array[3][0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N8
dffeas \ram32x4|memory_array[3][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[3][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \ram32x4|Decoder0~29 (
// Equation(s):
// \ram32x4|Decoder0~29_combout  = ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[6]~input_o  & (\SW[9]~input_o  & (!\SW[8]~input_o  & !\SW[7]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~29 .extended_lut = "off";
defparam \ram32x4|Decoder0~29 .lut_mask = 64'h0000200000000000;
defparam \ram32x4|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \ram32x4|memory_array[1][1]~29 (
// Equation(s):
// \ram32x4|memory_array[1][1]~29_combout  = ( \ram32x4|Decoder0~29_combout  ) # ( !\ram32x4|Decoder0~29_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram32x4|Decoder0~29_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[1][1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[1][1]~29 .extended_lut = "off";
defparam \ram32x4|memory_array[1][1]~29 .lut_mask = 64'hCCCCFFFFCCCCFFFF;
defparam \ram32x4|memory_array[1][1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N47
dffeas \ram32x4|memory_array[1][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[1][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[1][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N39
cyclonev_lcell_comb \ram32x4|memory_array[2][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[2][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[2][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N51
cyclonev_lcell_comb \ram32x4|Decoder0~30 (
// Equation(s):
// \ram32x4|Decoder0~30_combout  = ( \SW[5]~input_o  & ( !\SW[4]~input_o  & ( (!\SW[6]~input_o  & (\SW[9]~input_o  & (!\SW[7]~input_o  & !\SW[8]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~30 .extended_lut = "off";
defparam \ram32x4|Decoder0~30 .lut_mask = 64'h0000200000000000;
defparam \ram32x4|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N51
cyclonev_lcell_comb \ram32x4|memory_array[2][3]~30 (
// Equation(s):
// \ram32x4|memory_array[2][3]~30_combout  = ( \ram32x4|Decoder0~30_combout  ) # ( !\ram32x4|Decoder0~30_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(!\ram32x4|Decoder0~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[2][3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[2][3]~30 .extended_lut = "off";
defparam \ram32x4|memory_array[2][3]~30 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \ram32x4|memory_array[2][3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N41
dffeas \ram32x4|memory_array[2][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[2][3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[2][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N51
cyclonev_lcell_comb \ram32x4|Mux0~8 (
// Equation(s):
// \ram32x4|Mux0~8_combout  = ( \ram32x4|memory_array[1][3]~q  & ( \ram32x4|memory_array[2][3]~q  & ( (!\SW[5]~input_o  & (((\SW[4]~input_o )) # (\ram32x4|memory_array[0][3]~q ))) # (\SW[5]~input_o  & (((!\SW[4]~input_o ) # (\ram32x4|memory_array[3][3]~q 
// )))) ) ) ) # ( !\ram32x4|memory_array[1][3]~q  & ( \ram32x4|memory_array[2][3]~q  & ( (!\SW[5]~input_o  & (\ram32x4|memory_array[0][3]~q  & ((!\SW[4]~input_o )))) # (\SW[5]~input_o  & (((!\SW[4]~input_o ) # (\ram32x4|memory_array[3][3]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[1][3]~q  & ( !\ram32x4|memory_array[2][3]~q  & ( (!\SW[5]~input_o  & (((\SW[4]~input_o )) # (\ram32x4|memory_array[0][3]~q ))) # (\SW[5]~input_o  & (((\ram32x4|memory_array[3][3]~q  & \SW[4]~input_o )))) ) ) ) # ( 
// !\ram32x4|memory_array[1][3]~q  & ( !\ram32x4|memory_array[2][3]~q  & ( (!\SW[5]~input_o  & (\ram32x4|memory_array[0][3]~q  & ((!\SW[4]~input_o )))) # (\SW[5]~input_o  & (((\ram32x4|memory_array[3][3]~q  & \SW[4]~input_o )))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\ram32x4|memory_array[0][3]~q ),
	.datac(!\ram32x4|memory_array[3][3]~q ),
	.datad(!\SW[4]~input_o ),
	.datae(!\ram32x4|memory_array[1][3]~q ),
	.dataf(!\ram32x4|memory_array[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~8 .extended_lut = "off";
defparam \ram32x4|Mux0~8 .lut_mask = 64'h220522AF770577AF;
defparam \ram32x4|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \ram32x4|Mux0~9 (
// Equation(s):
// \ram32x4|Mux0~9_combout  = ( \ram32x4|Mux0~6_combout  & ( \ram32x4|Mux0~8_combout  & ( ((!\SW[6]~input_o ) # (\ram32x4|Mux0~7_combout )) # (\SW[7]~input_o ) ) ) ) # ( !\ram32x4|Mux0~6_combout  & ( \ram32x4|Mux0~8_combout  & ( (!\SW[7]~input_o  & 
// ((!\SW[6]~input_o ) # (\ram32x4|Mux0~7_combout ))) ) ) ) # ( \ram32x4|Mux0~6_combout  & ( !\ram32x4|Mux0~8_combout  & ( ((\SW[6]~input_o  & \ram32x4|Mux0~7_combout )) # (\SW[7]~input_o ) ) ) ) # ( !\ram32x4|Mux0~6_combout  & ( !\ram32x4|Mux0~8_combout  & 
// ( (!\SW[7]~input_o  & (\SW[6]~input_o  & \ram32x4|Mux0~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\ram32x4|Mux0~7_combout ),
	.datae(!\ram32x4|Mux0~6_combout ),
	.dataf(!\ram32x4|Mux0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~9 .extended_lut = "off";
defparam \ram32x4|Mux0~9 .lut_mask = 64'h000C333FC0CCF3FF;
defparam \ram32x4|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \ram32x4|memory_array[27][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[27][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[27][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[27][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[27][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[27][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \ram32x4|Decoder0~14 (
// Equation(s):
// \ram32x4|Decoder0~14_combout  = ( \SW[5]~input_o  & ( \SW[9]~input_o  & ( (\SW[7]~input_o  & (\SW[8]~input_o  & (\SW[4]~input_o  & !\SW[6]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[8]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~14 .extended_lut = "off";
defparam \ram32x4|Decoder0~14 .lut_mask = 64'h0000000000000100;
defparam \ram32x4|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \ram32x4|memory_array[27][1]~14 (
// Equation(s):
// \ram32x4|memory_array[27][1]~14_combout  = ( \ram32x4|Decoder0~14_combout  ) # ( !\ram32x4|Decoder0~14_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[27][1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[27][1]~14 .extended_lut = "off";
defparam \ram32x4|memory_array[27][1]~14 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ram32x4|memory_array[27][1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N40
dffeas \ram32x4|memory_array[27][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[27][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[27][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[27][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \ram32x4|Decoder0~15 (
// Equation(s):
// \ram32x4|Decoder0~15_combout  = ( \SW[4]~input_o  & ( \SW[9]~input_o  & ( (\SW[7]~input_o  & (\SW[5]~input_o  & (\SW[8]~input_o  & \SW[6]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~15 .extended_lut = "off";
defparam \ram32x4|Decoder0~15 .lut_mask = 64'h0000000000000001;
defparam \ram32x4|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \ram32x4|memory_array[31][2]~15 (
// Equation(s):
// \ram32x4|memory_array[31][2]~15_combout  = ( \ram32x4|Decoder0~15_combout  ) # ( !\ram32x4|Decoder0~15_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(!\ram32x4|Decoder0~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[31][2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[31][2]~15 .extended_lut = "off";
defparam \ram32x4|memory_array[31][2]~15 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \ram32x4|memory_array[31][2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N7
dffeas \ram32x4|memory_array[31][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[31][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[31][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[31][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \ram32x4|Decoder0~13 (
// Equation(s):
// \ram32x4|Decoder0~13_combout  = ( \SW[5]~input_o  & ( \SW[9]~input_o  & ( (!\SW[7]~input_o  & (\SW[6]~input_o  & (\SW[8]~input_o  & \SW[4]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~13 .extended_lut = "off";
defparam \ram32x4|Decoder0~13 .lut_mask = 64'h0000000000000002;
defparam \ram32x4|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N6
cyclonev_lcell_comb \ram32x4|memory_array[23][2]~13 (
// Equation(s):
// \ram32x4|memory_array[23][2]~13_combout  = ( \ram32x4|Decoder0~13_combout  ) # ( !\ram32x4|Decoder0~13_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[23][2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[23][2]~13 .extended_lut = "off";
defparam \ram32x4|memory_array[23][2]~13 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ram32x4|memory_array[23][2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \ram32x4|memory_array[23][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[23][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[23][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N39
cyclonev_lcell_comb \ram32x4|Decoder0~12 (
// Equation(s):
// \ram32x4|Decoder0~12_combout  = ( \SW[8]~input_o  & ( !\SW[6]~input_o  & ( (!\SW[7]~input_o  & (\SW[4]~input_o  & (\SW[9]~input_o  & \SW[5]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~12 .extended_lut = "off";
defparam \ram32x4|Decoder0~12 .lut_mask = 64'h0000000200000000;
defparam \ram32x4|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \ram32x4|memory_array[19][1]~12 (
// Equation(s):
// \ram32x4|memory_array[19][1]~12_combout  = ( \ram32x4|Decoder0~12_combout  ) # ( !\ram32x4|Decoder0~12_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[19][1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[19][1]~12 .extended_lut = "off";
defparam \ram32x4|memory_array[19][1]~12 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \ram32x4|memory_array[19][1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N16
dffeas \ram32x4|memory_array[19][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[19][1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[19][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N21
cyclonev_lcell_comb \ram32x4|Mux0~3 (
// Equation(s):
// \ram32x4|Mux0~3_combout  = ( \ram32x4|memory_array[23][3]~q  & ( \ram32x4|memory_array[19][3]~q  & ( (!\SW[7]~input_o ) # ((!\SW[6]~input_o  & (\ram32x4|memory_array[27][3]~q )) # (\SW[6]~input_o  & ((\ram32x4|memory_array[31][3]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[23][3]~q  & ( \ram32x4|memory_array[19][3]~q  & ( (!\SW[6]~input_o  & ((!\SW[7]~input_o ) # ((\ram32x4|memory_array[27][3]~q )))) # (\SW[6]~input_o  & (\SW[7]~input_o  & ((\ram32x4|memory_array[31][3]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[23][3]~q  & ( !\ram32x4|memory_array[19][3]~q  & ( (!\SW[6]~input_o  & (\SW[7]~input_o  & (\ram32x4|memory_array[27][3]~q ))) # (\SW[6]~input_o  & ((!\SW[7]~input_o ) # ((\ram32x4|memory_array[31][3]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[23][3]~q  & ( !\ram32x4|memory_array[19][3]~q  & ( (\SW[7]~input_o  & ((!\SW[6]~input_o  & (\ram32x4|memory_array[27][3]~q )) # (\SW[6]~input_o  & ((\ram32x4|memory_array[31][3]~q ))))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\ram32x4|memory_array[27][3]~q ),
	.datad(!\ram32x4|memory_array[31][3]~q ),
	.datae(!\ram32x4|memory_array[23][3]~q ),
	.dataf(!\ram32x4|memory_array[19][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~3 .extended_lut = "off";
defparam \ram32x4|Mux0~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \ram32x4|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \ram32x4|memory_array[22][3]~feeder (
// Equation(s):
// \ram32x4|memory_array[22][3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[22][3]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \ram32x4|Decoder0~9 (
// Equation(s):
// \ram32x4|Decoder0~9_combout  = ( !\SW[4]~input_o  & ( \SW[5]~input_o  & ( (\SW[6]~input_o  & (\SW[9]~input_o  & (\SW[8]~input_o  & !\SW[7]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~9 .extended_lut = "off";
defparam \ram32x4|Decoder0~9 .lut_mask = 64'h0000000001000000;
defparam \ram32x4|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \ram32x4|memory_array[22][1]~9 (
// Equation(s):
// \ram32x4|memory_array[22][1]~9_combout  = ( \ram32x4|Decoder0~9_combout  ) # ( !\ram32x4|Decoder0~9_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[22][1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[22][1]~9 .extended_lut = "off";
defparam \ram32x4|memory_array[22][1]~9 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ram32x4|memory_array[22][1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N16
dffeas \ram32x4|memory_array[22][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[22][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[22][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[22][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \ram32x4|Decoder0~8 (
// Equation(s):
// \ram32x4|Decoder0~8_combout  = ( \SW[5]~input_o  & ( !\SW[4]~input_o  & ( (!\SW[6]~input_o  & (\SW[9]~input_o  & (!\SW[7]~input_o  & \SW[8]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~8 .extended_lut = "off";
defparam \ram32x4|Decoder0~8 .lut_mask = 64'h0000002000000000;
defparam \ram32x4|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \ram32x4|memory_array[18][3]~8 (
// Equation(s):
// \ram32x4|memory_array[18][3]~8_combout  = ( \ram32x4|Decoder0~8_combout  ) # ( !\ram32x4|Decoder0~8_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[18][3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[18][3]~8 .extended_lut = "off";
defparam \ram32x4|memory_array[18][3]~8 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ram32x4|memory_array[18][3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N7
dffeas \ram32x4|memory_array[18][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[18][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[18][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[18][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N51
cyclonev_lcell_comb \ram32x4|Decoder0~11 (
// Equation(s):
// \ram32x4|Decoder0~11_combout  = ( \SW[5]~input_o  & ( !\SW[4]~input_o  & ( (\SW[8]~input_o  & (\SW[6]~input_o  & (\SW[9]~input_o  & \SW[7]~input_o ))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~11 .extended_lut = "off";
defparam \ram32x4|Decoder0~11 .lut_mask = 64'h0000000100000000;
defparam \ram32x4|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N57
cyclonev_lcell_comb \ram32x4|memory_array[30][0]~11 (
// Equation(s):
// \ram32x4|memory_array[30][0]~11_combout  = ( \ram32x4|Decoder0~11_combout  ) # ( !\ram32x4|Decoder0~11_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[30][0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[30][0]~11 .extended_lut = "off";
defparam \ram32x4|memory_array[30][0]~11 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \ram32x4|memory_array[30][0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N17
dffeas \ram32x4|memory_array[30][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[30][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[30][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[30][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N3
cyclonev_lcell_comb \ram32x4|Decoder0~10 (
// Equation(s):
// \ram32x4|Decoder0~10_combout  = ( !\SW[6]~input_o  & ( \SW[5]~input_o  & ( (\SW[9]~input_o  & (\SW[7]~input_o  & (!\SW[4]~input_o  & \SW[8]~input_o ))) ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[6]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~10 .extended_lut = "off";
defparam \ram32x4|Decoder0~10 .lut_mask = 64'h0000000000100000;
defparam \ram32x4|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \ram32x4|memory_array[26][0]~10 (
// Equation(s):
// \ram32x4|memory_array[26][0]~10_combout  = ( \ram32x4|Decoder0~10_combout  & ( \KEY[3]~input_o  ) ) # ( \ram32x4|Decoder0~10_combout  & ( !\KEY[3]~input_o  ) ) # ( !\ram32x4|Decoder0~10_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram32x4|Decoder0~10_combout ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[26][0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[26][0]~10 .extended_lut = "off";
defparam \ram32x4|memory_array[26][0]~10 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \ram32x4|memory_array[26][0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N19
dffeas \ram32x4|memory_array[26][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[26][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[26][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \ram32x4|Mux0~2 (
// Equation(s):
// \ram32x4|Mux0~2_combout  = ( \ram32x4|memory_array[30][3]~q  & ( \ram32x4|memory_array[26][3]~q  & ( ((!\SW[6]~input_o  & ((\ram32x4|memory_array[18][3]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[22][3]~q ))) # (\SW[7]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[30][3]~q  & ( \ram32x4|memory_array[26][3]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[18][3]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[22][3]~q )))) # (\SW[7]~input_o  & (((!\SW[6]~input_o )))) ) 
// ) ) # ( \ram32x4|memory_array[30][3]~q  & ( !\ram32x4|memory_array[26][3]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[18][3]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[22][3]~q )))) # (\SW[7]~input_o  & (((\SW[6]~input_o 
// )))) ) ) ) # ( !\ram32x4|memory_array[30][3]~q  & ( !\ram32x4|memory_array[26][3]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[18][3]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[22][3]~q )))) ) ) )

	.dataa(!\ram32x4|memory_array[22][3]~q ),
	.datab(!\SW[7]~input_o ),
	.datac(!\ram32x4|memory_array[18][3]~q ),
	.datad(!\SW[6]~input_o ),
	.datae(!\ram32x4|memory_array[30][3]~q ),
	.dataf(!\ram32x4|memory_array[26][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~2 .extended_lut = "off";
defparam \ram32x4|Mux0~2 .lut_mask = 64'h0C440C773F443F77;
defparam \ram32x4|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \ram32x4|Decoder0~7 (
// Equation(s):
// \ram32x4|Decoder0~7_combout  = ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( (\SW[8]~input_o  & (\SW[6]~input_o  & (\SW[7]~input_o  & \SW[9]~input_o ))) ) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~7 .extended_lut = "off";
defparam \ram32x4|Decoder0~7 .lut_mask = 64'h0000000100000000;
defparam \ram32x4|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N3
cyclonev_lcell_comb \ram32x4|memory_array[29][2]~7 (
// Equation(s):
// \ram32x4|memory_array[29][2]~7_combout  = ( \ram32x4|Decoder0~7_combout  ) # ( !\ram32x4|Decoder0~7_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[29][2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[29][2]~7 .extended_lut = "off";
defparam \ram32x4|memory_array[29][2]~7 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ram32x4|memory_array[29][2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N56
dffeas \ram32x4|memory_array[29][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[29][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[29][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \ram32x4|Decoder0~4 (
// Equation(s):
// \ram32x4|Decoder0~4_combout  = ( \SW[4]~input_o  & ( !\SW[5]~input_o  & ( (!\SW[6]~input_o  & (\SW[9]~input_o  & (\SW[8]~input_o  & !\SW[7]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[7]~input_o ),
	.datae(!\SW[4]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~4 .extended_lut = "off";
defparam \ram32x4|Decoder0~4 .lut_mask = 64'h0000020000000000;
defparam \ram32x4|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \ram32x4|memory_array[17][0]~4 (
// Equation(s):
// \ram32x4|memory_array[17][0]~4_combout  = ( \ram32x4|Decoder0~4_combout  ) # ( !\ram32x4|Decoder0~4_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(!\ram32x4|Decoder0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[17][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[17][0]~4 .extended_lut = "off";
defparam \ram32x4|memory_array[17][0]~4 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \ram32x4|memory_array[17][0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N17
dffeas \ram32x4|memory_array[17][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[17][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[17][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \ram32x4|Decoder0~6 (
// Equation(s):
// \ram32x4|Decoder0~6_combout  = ( \SW[8]~input_o  & ( !\SW[5]~input_o  & ( (\SW[7]~input_o  & (!\SW[6]~input_o  & (\SW[4]~input_o  & \SW[9]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~6 .extended_lut = "off";
defparam \ram32x4|Decoder0~6 .lut_mask = 64'h0000000400000000;
defparam \ram32x4|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \ram32x4|memory_array[25][1]~6 (
// Equation(s):
// \ram32x4|memory_array[25][1]~6_combout  = (!\KEY[3]~input_o ) # (\ram32x4|Decoder0~6_combout )

	.dataa(!\ram32x4|Decoder0~6_combout ),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[25][1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[25][1]~6 .extended_lut = "off";
defparam \ram32x4|memory_array[25][1]~6 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \ram32x4|memory_array[25][1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N22
dffeas \ram32x4|memory_array[25][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[25][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[25][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \ram32x4|Decoder0~5 (
// Equation(s):
// \ram32x4|Decoder0~5_combout  = ( !\SW[5]~input_o  & ( \SW[4]~input_o  & ( (\SW[6]~input_o  & (\SW[9]~input_o  & (!\SW[7]~input_o  & \SW[8]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~5 .extended_lut = "off";
defparam \ram32x4|Decoder0~5 .lut_mask = 64'h0000000000100000;
defparam \ram32x4|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \ram32x4|memory_array[21][0]~5 (
// Equation(s):
// \ram32x4|memory_array[21][0]~5_combout  = ( \ram32x4|Decoder0~5_combout  ) # ( !\ram32x4|Decoder0~5_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[21][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[21][0]~5 .extended_lut = "off";
defparam \ram32x4|memory_array[21][0]~5 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \ram32x4|memory_array[21][0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N26
dffeas \ram32x4|memory_array[21][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[21][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[21][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N45
cyclonev_lcell_comb \ram32x4|Mux0~1 (
// Equation(s):
// \ram32x4|Mux0~1_combout  = ( \ram32x4|memory_array[25][3]~q  & ( \ram32x4|memory_array[21][3]~q  & ( (!\SW[6]~input_o  & (((\SW[7]~input_o ) # (\ram32x4|memory_array[17][3]~q )))) # (\SW[6]~input_o  & (((!\SW[7]~input_o )) # 
// (\ram32x4|memory_array[29][3]~q ))) ) ) ) # ( !\ram32x4|memory_array[25][3]~q  & ( \ram32x4|memory_array[21][3]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[17][3]~q  & !\SW[7]~input_o )))) # (\SW[6]~input_o  & (((!\SW[7]~input_o )) # 
// (\ram32x4|memory_array[29][3]~q ))) ) ) ) # ( \ram32x4|memory_array[25][3]~q  & ( !\ram32x4|memory_array[21][3]~q  & ( (!\SW[6]~input_o  & (((\SW[7]~input_o ) # (\ram32x4|memory_array[17][3]~q )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[29][3]~q  & 
// ((\SW[7]~input_o )))) ) ) ) # ( !\ram32x4|memory_array[25][3]~q  & ( !\ram32x4|memory_array[21][3]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[17][3]~q  & !\SW[7]~input_o )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[29][3]~q  & 
// ((\SW[7]~input_o )))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\ram32x4|memory_array[29][3]~q ),
	.datac(!\ram32x4|memory_array[17][3]~q ),
	.datad(!\SW[7]~input_o ),
	.datae(!\ram32x4|memory_array[25][3]~q ),
	.dataf(!\ram32x4|memory_array[21][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~1 .extended_lut = "off";
defparam \ram32x4|Mux0~1 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \ram32x4|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \ram32x4|Decoder0~0 (
// Equation(s):
// \ram32x4|Decoder0~0_combout  = ( !\SW[7]~input_o  & ( \SW[9]~input_o  & ( (!\SW[4]~input_o  & (!\SW[6]~input_o  & (!\SW[5]~input_o  & \SW[8]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~0 .extended_lut = "off";
defparam \ram32x4|Decoder0~0 .lut_mask = 64'h0000000000800000;
defparam \ram32x4|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N21
cyclonev_lcell_comb \ram32x4|memory_array[16][1]~0 (
// Equation(s):
// \ram32x4|memory_array[16][1]~0_combout  = (!\KEY[3]~input_o ) # (\ram32x4|Decoder0~0_combout )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ram32x4|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[16][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[16][1]~0 .extended_lut = "off";
defparam \ram32x4|memory_array[16][1]~0 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \ram32x4|memory_array[16][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N29
dffeas \ram32x4|memory_array[16][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[16][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[16][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[16][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \ram32x4|Decoder0~3 (
// Equation(s):
// \ram32x4|Decoder0~3_combout  = ( \SW[8]~input_o  & ( !\SW[4]~input_o  & ( (\SW[7]~input_o  & (\SW[6]~input_o  & (!\SW[5]~input_o  & \SW[9]~input_o ))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~3 .extended_lut = "off";
defparam \ram32x4|Decoder0~3 .lut_mask = 64'h0000001000000000;
defparam \ram32x4|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \ram32x4|memory_array[28][0]~3 (
// Equation(s):
// \ram32x4|memory_array[28][0]~3_combout  = (!\KEY[3]~input_o ) # (\ram32x4|Decoder0~3_combout )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\ram32x4|Decoder0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[28][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[28][0]~3 .extended_lut = "off";
defparam \ram32x4|memory_array[28][0]~3 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \ram32x4|memory_array[28][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N8
dffeas \ram32x4|memory_array[28][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[28][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[28][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \ram32x4|Decoder0~1 (
// Equation(s):
// \ram32x4|Decoder0~1_combout  = ( \SW[9]~input_o  & ( !\SW[4]~input_o  & ( (\SW[6]~input_o  & (!\SW[7]~input_o  & (\SW[8]~input_o  & !\SW[5]~input_o ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~1 .extended_lut = "off";
defparam \ram32x4|Decoder0~1 .lut_mask = 64'h0000040000000000;
defparam \ram32x4|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \ram32x4|memory_array[20][1]~1 (
// Equation(s):
// \ram32x4|memory_array[20][1]~1_combout  = (!\KEY[3]~input_o ) # (\ram32x4|Decoder0~1_combout )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(!\ram32x4|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[20][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[20][1]~1 .extended_lut = "off";
defparam \ram32x4|memory_array[20][1]~1 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \ram32x4|memory_array[20][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N59
dffeas \ram32x4|memory_array[20][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[20][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[20][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \ram32x4|Decoder0~2 (
// Equation(s):
// \ram32x4|Decoder0~2_combout  = ( \SW[7]~input_o  & ( \SW[9]~input_o  & ( (!\SW[4]~input_o  & (!\SW[6]~input_o  & (!\SW[5]~input_o  & \SW[8]~input_o ))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Decoder0~2 .extended_lut = "off";
defparam \ram32x4|Decoder0~2 .lut_mask = 64'h0000000000000080;
defparam \ram32x4|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \ram32x4|memory_array[24][1]~2 (
// Equation(s):
// \ram32x4|memory_array[24][1]~2_combout  = ( \ram32x4|Decoder0~2_combout  ) # ( !\ram32x4|Decoder0~2_combout  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[24][1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[24][1]~2 .extended_lut = "off";
defparam \ram32x4|memory_array[24][1]~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \ram32x4|memory_array[24][1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N35
dffeas \ram32x4|memory_array[24][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[24][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[24][3] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \ram32x4|Mux0~0 (
// Equation(s):
// \ram32x4|Mux0~0_combout  = ( \ram32x4|memory_array[20][3]~q  & ( \ram32x4|memory_array[24][3]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[16][3]~q )) # (\SW[7]~input_o ))) # (\SW[6]~input_o  & ((!\SW[7]~input_o ) # ((\ram32x4|memory_array[28][3]~q 
// )))) ) ) ) # ( !\ram32x4|memory_array[20][3]~q  & ( \ram32x4|memory_array[24][3]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[16][3]~q )) # (\SW[7]~input_o ))) # (\SW[6]~input_o  & (\SW[7]~input_o  & ((\ram32x4|memory_array[28][3]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[20][3]~q  & ( !\ram32x4|memory_array[24][3]~q  & ( (!\SW[6]~input_o  & (!\SW[7]~input_o  & (\ram32x4|memory_array[16][3]~q ))) # (\SW[6]~input_o  & ((!\SW[7]~input_o ) # ((\ram32x4|memory_array[28][3]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[20][3]~q  & ( !\ram32x4|memory_array[24][3]~q  & ( (!\SW[6]~input_o  & (!\SW[7]~input_o  & (\ram32x4|memory_array[16][3]~q ))) # (\SW[6]~input_o  & (\SW[7]~input_o  & ((\ram32x4|memory_array[28][3]~q )))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\ram32x4|memory_array[16][3]~q ),
	.datad(!\ram32x4|memory_array[28][3]~q ),
	.datae(!\ram32x4|memory_array[20][3]~q ),
	.dataf(!\ram32x4|memory_array[24][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~0 .extended_lut = "off";
defparam \ram32x4|Mux0~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ram32x4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \ram32x4|Mux0~4 (
// Equation(s):
// \ram32x4|Mux0~4_combout  = ( \ram32x4|Mux0~1_combout  & ( \ram32x4|Mux0~0_combout  & ( (!\SW[5]~input_o ) # ((!\SW[4]~input_o  & ((\ram32x4|Mux0~2_combout ))) # (\SW[4]~input_o  & (\ram32x4|Mux0~3_combout ))) ) ) ) # ( !\ram32x4|Mux0~1_combout  & ( 
// \ram32x4|Mux0~0_combout  & ( (!\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|Mux0~2_combout )))) # (\SW[4]~input_o  & (\SW[5]~input_o  & (\ram32x4|Mux0~3_combout ))) ) ) ) # ( \ram32x4|Mux0~1_combout  & ( !\ram32x4|Mux0~0_combout  & ( 
// (!\SW[4]~input_o  & (\SW[5]~input_o  & ((\ram32x4|Mux0~2_combout )))) # (\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|Mux0~3_combout )))) ) ) ) # ( !\ram32x4|Mux0~1_combout  & ( !\ram32x4|Mux0~0_combout  & ( (\SW[5]~input_o  & ((!\SW[4]~input_o  & 
// ((\ram32x4|Mux0~2_combout ))) # (\SW[4]~input_o  & (\ram32x4|Mux0~3_combout )))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\ram32x4|Mux0~3_combout ),
	.datad(!\ram32x4|Mux0~2_combout ),
	.datae(!\ram32x4|Mux0~1_combout ),
	.dataf(!\ram32x4|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~4 .extended_lut = "off";
defparam \ram32x4|Mux0~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \ram32x4|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \ram32x4|Mux0~10 (
// Equation(s):
// \ram32x4|Mux0~10_combout  = ( \ram32x4|Mux0~9_combout  & ( \ram32x4|Mux0~4_combout  & ( (!\ram32x4|data_out[3]~0_combout ) # ((\SW[8]~input_o ) # (\ram32x4|Mux0~5_combout )) ) ) ) # ( !\ram32x4|Mux0~9_combout  & ( \ram32x4|Mux0~4_combout  & ( 
// ((\ram32x4|data_out[3]~0_combout  & \ram32x4|Mux0~5_combout )) # (\SW[8]~input_o ) ) ) ) # ( \ram32x4|Mux0~9_combout  & ( !\ram32x4|Mux0~4_combout  & ( (!\SW[8]~input_o  & ((!\ram32x4|data_out[3]~0_combout ) # (\ram32x4|Mux0~5_combout ))) ) ) ) # ( 
// !\ram32x4|Mux0~9_combout  & ( !\ram32x4|Mux0~4_combout  & ( (\ram32x4|data_out[3]~0_combout  & (\ram32x4|Mux0~5_combout  & !\SW[8]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\ram32x4|data_out[3]~0_combout ),
	.datac(!\ram32x4|Mux0~5_combout ),
	.datad(!\SW[8]~input_o ),
	.datae(!\ram32x4|Mux0~9_combout ),
	.dataf(!\ram32x4|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux0~10 .extended_lut = "off";
defparam \ram32x4|Mux0~10 .lut_mask = 64'h0300CF0003FFCFFF;
defparam \ram32x4|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N50
dffeas \ram32x4|data_out[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|Mux0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|data_out[3] .is_wysiwyg = "true";
defparam \ram32x4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y6_N35
dffeas \ram32x4|memory_array[0][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[0][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \ram32x4|memory_array[1][1]~feeder (
// Equation(s):
// \ram32x4|memory_array[1][1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[1][1]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N44
dffeas \ram32x4|memory_array[1][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[1][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[1][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \ram32x4|memory_array[2][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[2][3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[2][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N50
dffeas \ram32x4|memory_array[3][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[3][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N24
cyclonev_lcell_comb \ram32x4|Mux2~8 (
// Equation(s):
// \ram32x4|Mux2~8_combout  = ( \ram32x4|memory_array[2][1]~q  & ( \ram32x4|memory_array[3][1]~q  & ( ((!\SW[4]~input_o  & (\ram32x4|memory_array[0][1]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[1][1]~q )))) # (\SW[5]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[2][1]~q  & ( \ram32x4|memory_array[3][1]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[0][1]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[1][1]~q ))))) # (\SW[5]~input_o  & (\SW[4]~input_o )) ) ) ) # ( 
// \ram32x4|memory_array[2][1]~q  & ( !\ram32x4|memory_array[3][1]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[0][1]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[1][1]~q ))))) # (\SW[5]~input_o  & (!\SW[4]~input_o )) ) ) ) # ( 
// !\ram32x4|memory_array[2][1]~q  & ( !\ram32x4|memory_array[3][1]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[0][1]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[1][1]~q ))))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[0][1]~q ),
	.datad(!\ram32x4|memory_array[1][1]~q ),
	.datae(!\ram32x4|memory_array[2][1]~q ),
	.dataf(!\ram32x4|memory_array[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~8 .extended_lut = "off";
defparam \ram32x4|Mux2~8 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ram32x4|Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N56
dffeas \ram32x4|memory_array[5][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[5][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \ram32x4|memory_array[4][1]~feeder (
// Equation(s):
// \ram32x4|memory_array[4][1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[4][1]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N7
dffeas \ram32x4|memory_array[4][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[4][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N43
dffeas \ram32x4|memory_array[7][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[7][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[7][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N26
dffeas \ram32x4|memory_array[6][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[6][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \ram32x4|Mux2~7 (
// Equation(s):
// \ram32x4|Mux2~7_combout  = ( \ram32x4|memory_array[7][1]~q  & ( \ram32x4|memory_array[6][1]~q  & ( ((!\SW[4]~input_o  & ((\ram32x4|memory_array[4][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[5][1]~q ))) # (\SW[5]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[7][1]~q  & ( \ram32x4|memory_array[6][1]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[4][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[5][1]~q )))) # (\SW[5]~input_o  & (((!\SW[4]~input_o )))) ) ) ) 
// # ( \ram32x4|memory_array[7][1]~q  & ( !\ram32x4|memory_array[6][1]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[4][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[5][1]~q )))) # (\SW[5]~input_o  & (((\SW[4]~input_o )))) ) 
// ) ) # ( !\ram32x4|memory_array[7][1]~q  & ( !\ram32x4|memory_array[6][1]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[4][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[5][1]~q )))) ) ) )

	.dataa(!\ram32x4|memory_array[5][1]~q ),
	.datab(!\SW[5]~input_o ),
	.datac(!\ram32x4|memory_array[4][1]~q ),
	.datad(!\SW[4]~input_o ),
	.datae(!\ram32x4|memory_array[7][1]~q ),
	.dataf(!\ram32x4|memory_array[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~7 .extended_lut = "off";
defparam \ram32x4|Mux2~7 .lut_mask = 64'h0C440C773F443F77;
defparam \ram32x4|Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N54
cyclonev_lcell_comb \ram32x4|memory_array[13][1]~feeder (
// Equation(s):
// \ram32x4|memory_array[13][1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[13][1]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N56
dffeas \ram32x4|memory_array[13][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[13][1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[13][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N24
cyclonev_lcell_comb \ram32x4|memory_array[15][1]~feeder (
// Equation(s):
// \ram32x4|memory_array[15][1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[15][1]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N26
dffeas \ram32x4|memory_array[15][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[15][3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[15][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[15][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N36
cyclonev_lcell_comb \ram32x4|memory_array[14][1]~feeder (
// Equation(s):
// \ram32x4|memory_array[14][1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[14][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[14][1]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[14][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[14][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N38
dffeas \ram32x4|memory_array[14][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[14][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[14][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N37
dffeas \ram32x4|memory_array[12][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[12][1]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[12][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N33
cyclonev_lcell_comb \ram32x4|Mux2~6 (
// Equation(s):
// \ram32x4|Mux2~6_combout  = ( \ram32x4|memory_array[14][1]~q  & ( \ram32x4|memory_array[12][1]~q  & ( (!\SW[4]~input_o ) # ((!\SW[5]~input_o  & (\ram32x4|memory_array[13][1]~q )) # (\SW[5]~input_o  & ((\ram32x4|memory_array[15][1]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[14][1]~q  & ( \ram32x4|memory_array[12][1]~q  & ( (!\SW[4]~input_o  & (((!\SW[5]~input_o )))) # (\SW[4]~input_o  & ((!\SW[5]~input_o  & (\ram32x4|memory_array[13][1]~q )) # (\SW[5]~input_o  & ((\ram32x4|memory_array[15][1]~q ))))) ) 
// ) ) # ( \ram32x4|memory_array[14][1]~q  & ( !\ram32x4|memory_array[12][1]~q  & ( (!\SW[4]~input_o  & (((\SW[5]~input_o )))) # (\SW[4]~input_o  & ((!\SW[5]~input_o  & (\ram32x4|memory_array[13][1]~q )) # (\SW[5]~input_o  & ((\ram32x4|memory_array[15][1]~q 
// ))))) ) ) ) # ( !\ram32x4|memory_array[14][1]~q  & ( !\ram32x4|memory_array[12][1]~q  & ( (\SW[4]~input_o  & ((!\SW[5]~input_o  & (\ram32x4|memory_array[13][1]~q )) # (\SW[5]~input_o  & ((\ram32x4|memory_array[15][1]~q ))))) ) ) )

	.dataa(!\ram32x4|memory_array[13][1]~q ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(!\ram32x4|memory_array[15][1]~q ),
	.datae(!\ram32x4|memory_array[14][1]~q ),
	.dataf(!\ram32x4|memory_array[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~6 .extended_lut = "off";
defparam \ram32x4|Mux2~6 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \ram32x4|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \ram32x4|Mux2~9 (
// Equation(s):
// \ram32x4|Mux2~9_combout  = ( \ram32x4|Mux2~7_combout  & ( \ram32x4|Mux2~6_combout  & ( ((\ram32x4|Mux2~8_combout ) # (\SW[7]~input_o )) # (\SW[6]~input_o ) ) ) ) # ( !\ram32x4|Mux2~7_combout  & ( \ram32x4|Mux2~6_combout  & ( ((!\SW[6]~input_o  & 
// \ram32x4|Mux2~8_combout )) # (\SW[7]~input_o ) ) ) ) # ( \ram32x4|Mux2~7_combout  & ( !\ram32x4|Mux2~6_combout  & ( (!\SW[7]~input_o  & ((\ram32x4|Mux2~8_combout ) # (\SW[6]~input_o ))) ) ) ) # ( !\ram32x4|Mux2~7_combout  & ( !\ram32x4|Mux2~6_combout  & ( 
// (!\SW[6]~input_o  & (!\SW[7]~input_o  & \ram32x4|Mux2~8_combout )) ) ) )

	.dataa(gnd),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\ram32x4|Mux2~8_combout ),
	.datae(!\ram32x4|Mux2~7_combout ),
	.dataf(!\ram32x4|Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~9 .extended_lut = "off";
defparam \ram32x4|Mux2~9 .lut_mask = 64'h00C030F00FCF3FFF;
defparam \ram32x4|Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \ram32x4|memory_array[11][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[11][1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[11][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N29
dffeas \ram32x4|memory_array[10][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[10][3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[10][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N7
dffeas \ram32x4|memory_array[9][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[9][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[9][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \ram32x4|memory_array[8][1]~feeder (
// Equation(s):
// \ram32x4|memory_array[8][1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[8][1]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N47
dffeas \ram32x4|memory_array[8][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[8][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[8][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N45
cyclonev_lcell_comb \ram32x4|Mux2~5 (
// Equation(s):
// \ram32x4|Mux2~5_combout  = ( \ram32x4|memory_array[9][1]~q  & ( \ram32x4|memory_array[8][1]~q  & ( (!\SW[5]~input_o ) # ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][1]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[9][1]~q  & ( \ram32x4|memory_array[8][1]~q  & ( (!\SW[5]~input_o  & (!\SW[4]~input_o )) # (\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][1]~q )))) ) ) ) # 
// ( \ram32x4|memory_array[9][1]~q  & ( !\ram32x4|memory_array[8][1]~q  & ( (!\SW[5]~input_o  & (\SW[4]~input_o )) # (\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][1]~q )))) ) ) ) 
// # ( !\ram32x4|memory_array[9][1]~q  & ( !\ram32x4|memory_array[8][1]~q  & ( (\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][1]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][1]~q )))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[11][1]~q ),
	.datad(!\ram32x4|memory_array[10][1]~q ),
	.datae(!\ram32x4|memory_array[9][1]~q ),
	.dataf(!\ram32x4|memory_array[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~5 .extended_lut = "off";
defparam \ram32x4|Mux2~5 .lut_mask = 64'h0145236789CDABEF;
defparam \ram32x4|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N19
dffeas \ram32x4|memory_array[22][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[22][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[22][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N52
dffeas \ram32x4|memory_array[30][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[30][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[30][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N52
dffeas \ram32x4|memory_array[26][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[26][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[26][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N25
dffeas \ram32x4|memory_array[18][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[18][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[18][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[18][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \ram32x4|Mux2~2 (
// Equation(s):
// \ram32x4|Mux2~2_combout  = ( \ram32x4|memory_array[26][1]~q  & ( \ram32x4|memory_array[18][1]~q  & ( (!\SW[6]~input_o ) # ((!\SW[7]~input_o  & (\ram32x4|memory_array[22][1]~q )) # (\SW[7]~input_o  & ((\ram32x4|memory_array[30][1]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[26][1]~q  & ( \ram32x4|memory_array[18][1]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o ) # ((\ram32x4|memory_array[22][1]~q )))) # (\SW[7]~input_o  & (\SW[6]~input_o  & ((\ram32x4|memory_array[30][1]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[26][1]~q  & ( !\ram32x4|memory_array[18][1]~q  & ( (!\SW[7]~input_o  & (\SW[6]~input_o  & (\ram32x4|memory_array[22][1]~q ))) # (\SW[7]~input_o  & ((!\SW[6]~input_o ) # ((\ram32x4|memory_array[30][1]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[26][1]~q  & ( !\ram32x4|memory_array[18][1]~q  & ( (\SW[6]~input_o  & ((!\SW[7]~input_o  & (\ram32x4|memory_array[22][1]~q )) # (\SW[7]~input_o  & ((\ram32x4|memory_array[30][1]~q ))))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\ram32x4|memory_array[22][1]~q ),
	.datad(!\ram32x4|memory_array[30][1]~q ),
	.datae(!\ram32x4|memory_array[26][1]~q ),
	.dataf(!\ram32x4|memory_array[18][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~2 .extended_lut = "off";
defparam \ram32x4|Mux2~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \ram32x4|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \ram32x4|memory_array[19][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[19][1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[19][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N29
dffeas \ram32x4|memory_array[31][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[31][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[31][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N49
dffeas \ram32x4|memory_array[23][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[23][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[23][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N31
dffeas \ram32x4|memory_array[27][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[27][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[27][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[27][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \ram32x4|Mux2~3 (
// Equation(s):
// \ram32x4|Mux2~3_combout  = ( \ram32x4|memory_array[23][1]~q  & ( \ram32x4|memory_array[27][1]~q  & ( (!\SW[7]~input_o  & (((\SW[6]~input_o )) # (\ram32x4|memory_array[19][1]~q ))) # (\SW[7]~input_o  & (((!\SW[6]~input_o ) # (\ram32x4|memory_array[31][1]~q 
// )))) ) ) ) # ( !\ram32x4|memory_array[23][1]~q  & ( \ram32x4|memory_array[27][1]~q  & ( (!\SW[7]~input_o  & (\ram32x4|memory_array[19][1]~q  & (!\SW[6]~input_o ))) # (\SW[7]~input_o  & (((!\SW[6]~input_o ) # (\ram32x4|memory_array[31][1]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[23][1]~q  & ( !\ram32x4|memory_array[27][1]~q  & ( (!\SW[7]~input_o  & (((\SW[6]~input_o )) # (\ram32x4|memory_array[19][1]~q ))) # (\SW[7]~input_o  & (((\SW[6]~input_o  & \ram32x4|memory_array[31][1]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[23][1]~q  & ( !\ram32x4|memory_array[27][1]~q  & ( (!\SW[7]~input_o  & (\ram32x4|memory_array[19][1]~q  & (!\SW[6]~input_o ))) # (\SW[7]~input_o  & (((\SW[6]~input_o  & \ram32x4|memory_array[31][1]~q )))) ) ) )

	.dataa(!\ram32x4|memory_array[19][1]~q ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\ram32x4|memory_array[31][1]~q ),
	.datae(!\ram32x4|memory_array[23][1]~q ),
	.dataf(!\ram32x4|memory_array[27][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~3 .extended_lut = "off";
defparam \ram32x4|Mux2~3 .lut_mask = 64'h40434C4F70737C7F;
defparam \ram32x4|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N53
dffeas \ram32x4|memory_array[20][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[20][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[20][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N17
dffeas \ram32x4|memory_array[16][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[16][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[16][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N40
dffeas \ram32x4|memory_array[28][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[28][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[28][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N20
dffeas \ram32x4|memory_array[24][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[24][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[24][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N36
cyclonev_lcell_comb \ram32x4|Mux2~0 (
// Equation(s):
// \ram32x4|Mux2~0_combout  = ( \ram32x4|memory_array[28][1]~q  & ( \ram32x4|memory_array[24][1]~q  & ( ((!\SW[6]~input_o  & ((\ram32x4|memory_array[16][1]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[20][1]~q ))) # (\SW[7]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[28][1]~q  & ( \ram32x4|memory_array[24][1]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[16][1]~q )) # (\SW[7]~input_o ))) # (\SW[6]~input_o  & (!\SW[7]~input_o  & (\ram32x4|memory_array[20][1]~q ))) ) ) ) # ( 
// \ram32x4|memory_array[28][1]~q  & ( !\ram32x4|memory_array[24][1]~q  & ( (!\SW[6]~input_o  & (!\SW[7]~input_o  & ((\ram32x4|memory_array[16][1]~q )))) # (\SW[6]~input_o  & (((\ram32x4|memory_array[20][1]~q )) # (\SW[7]~input_o ))) ) ) ) # ( 
// !\ram32x4|memory_array[28][1]~q  & ( !\ram32x4|memory_array[24][1]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[16][1]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[20][1]~q )))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\ram32x4|memory_array[20][1]~q ),
	.datad(!\ram32x4|memory_array[16][1]~q ),
	.datae(!\ram32x4|memory_array[28][1]~q ),
	.dataf(!\ram32x4|memory_array[24][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~0 .extended_lut = "off";
defparam \ram32x4|Mux2~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \ram32x4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N29
dffeas \ram32x4|memory_array[25][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[25][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[25][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N32
dffeas \ram32x4|memory_array[29][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[29][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[29][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N17
dffeas \ram32x4|memory_array[21][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[21][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[21][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N41
dffeas \ram32x4|memory_array[17][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[17][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[17][1] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \ram32x4|Mux2~1 (
// Equation(s):
// \ram32x4|Mux2~1_combout  = ( \ram32x4|memory_array[21][1]~q  & ( \ram32x4|memory_array[17][1]~q  & ( (!\SW[7]~input_o ) # ((!\SW[6]~input_o  & (\ram32x4|memory_array[25][1]~q )) # (\SW[6]~input_o  & ((\ram32x4|memory_array[29][1]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[21][1]~q  & ( \ram32x4|memory_array[17][1]~q  & ( (!\SW[7]~input_o  & (((!\SW[6]~input_o )))) # (\SW[7]~input_o  & ((!\SW[6]~input_o  & (\ram32x4|memory_array[25][1]~q )) # (\SW[6]~input_o  & ((\ram32x4|memory_array[29][1]~q ))))) ) 
// ) ) # ( \ram32x4|memory_array[21][1]~q  & ( !\ram32x4|memory_array[17][1]~q  & ( (!\SW[7]~input_o  & (((\SW[6]~input_o )))) # (\SW[7]~input_o  & ((!\SW[6]~input_o  & (\ram32x4|memory_array[25][1]~q )) # (\SW[6]~input_o  & ((\ram32x4|memory_array[29][1]~q 
// ))))) ) ) ) # ( !\ram32x4|memory_array[21][1]~q  & ( !\ram32x4|memory_array[17][1]~q  & ( (\SW[7]~input_o  & ((!\SW[6]~input_o  & (\ram32x4|memory_array[25][1]~q )) # (\SW[6]~input_o  & ((\ram32x4|memory_array[29][1]~q ))))) ) ) )

	.dataa(!\ram32x4|memory_array[25][1]~q ),
	.datab(!\ram32x4|memory_array[29][1]~q ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(!\ram32x4|memory_array[21][1]~q ),
	.dataf(!\ram32x4|memory_array[17][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~1 .extended_lut = "off";
defparam \ram32x4|Mux2~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \ram32x4|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \ram32x4|Mux2~4 (
// Equation(s):
// \ram32x4|Mux2~4_combout  = ( \ram32x4|Mux2~0_combout  & ( \ram32x4|Mux2~1_combout  & ( (!\SW[5]~input_o ) # ((!\SW[4]~input_o  & (\ram32x4|Mux2~2_combout )) # (\SW[4]~input_o  & ((\ram32x4|Mux2~3_combout )))) ) ) ) # ( !\ram32x4|Mux2~0_combout  & ( 
// \ram32x4|Mux2~1_combout  & ( (!\SW[5]~input_o  & (\SW[4]~input_o )) # (\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|Mux2~2_combout )) # (\SW[4]~input_o  & ((\ram32x4|Mux2~3_combout ))))) ) ) ) # ( \ram32x4|Mux2~0_combout  & ( !\ram32x4|Mux2~1_combout  
// & ( (!\SW[5]~input_o  & (!\SW[4]~input_o )) # (\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|Mux2~2_combout )) # (\SW[4]~input_o  & ((\ram32x4|Mux2~3_combout ))))) ) ) ) # ( !\ram32x4|Mux2~0_combout  & ( !\ram32x4|Mux2~1_combout  & ( (\SW[5]~input_o  & 
// ((!\SW[4]~input_o  & (\ram32x4|Mux2~2_combout )) # (\SW[4]~input_o  & ((\ram32x4|Mux2~3_combout ))))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|Mux2~2_combout ),
	.datad(!\ram32x4|Mux2~3_combout ),
	.datae(!\ram32x4|Mux2~0_combout ),
	.dataf(!\ram32x4|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~4 .extended_lut = "off";
defparam \ram32x4|Mux2~4 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ram32x4|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \ram32x4|Mux2~10 (
// Equation(s):
// \ram32x4|Mux2~10_combout  = ( \ram32x4|Mux2~4_combout  & ( ((!\ram32x4|data_out[3]~0_combout  & (\ram32x4|Mux2~9_combout )) # (\ram32x4|data_out[3]~0_combout  & ((\ram32x4|Mux2~5_combout )))) # (\SW[8]~input_o ) ) ) # ( !\ram32x4|Mux2~4_combout  & ( 
// (!\SW[8]~input_o  & ((!\ram32x4|data_out[3]~0_combout  & (\ram32x4|Mux2~9_combout )) # (\ram32x4|data_out[3]~0_combout  & ((\ram32x4|Mux2~5_combout ))))) ) )

	.dataa(!\ram32x4|data_out[3]~0_combout ),
	.datab(!\SW[8]~input_o ),
	.datac(!\ram32x4|Mux2~9_combout ),
	.datad(!\ram32x4|Mux2~5_combout ),
	.datae(gnd),
	.dataf(!\ram32x4|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux2~10 .extended_lut = "off";
defparam \ram32x4|Mux2~10 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \ram32x4|Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N2
dffeas \ram32x4|data_out[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|Mux2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|data_out[1] .is_wysiwyg = "true";
defparam \ram32x4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y5_N17
dffeas \ram32x4|memory_array[9][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[9][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[9][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N23
dffeas \ram32x4|memory_array[10][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[10][3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[10][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \ram32x4|memory_array[11][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[11][1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[11][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N26
dffeas \ram32x4|memory_array[8][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[8][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[8][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N3
cyclonev_lcell_comb \ram32x4|Mux3~5 (
// Equation(s):
// \ram32x4|Mux3~5_combout  = ( \ram32x4|memory_array[11][0]~q  & ( \ram32x4|memory_array[8][0]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o ) # ((\ram32x4|memory_array[9][0]~q )))) # (\SW[5]~input_o  & (((\ram32x4|memory_array[10][0]~q )) # (\SW[4]~input_o 
// ))) ) ) ) # ( !\ram32x4|memory_array[11][0]~q  & ( \ram32x4|memory_array[8][0]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o ) # ((\ram32x4|memory_array[9][0]~q )))) # (\SW[5]~input_o  & (!\SW[4]~input_o  & ((\ram32x4|memory_array[10][0]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[11][0]~q  & ( !\ram32x4|memory_array[8][0]~q  & ( (!\SW[5]~input_o  & (\SW[4]~input_o  & (\ram32x4|memory_array[9][0]~q ))) # (\SW[5]~input_o  & (((\ram32x4|memory_array[10][0]~q )) # (\SW[4]~input_o ))) ) ) ) # ( 
// !\ram32x4|memory_array[11][0]~q  & ( !\ram32x4|memory_array[8][0]~q  & ( (!\SW[5]~input_o  & (\SW[4]~input_o  & (\ram32x4|memory_array[9][0]~q ))) # (\SW[5]~input_o  & (!\SW[4]~input_o  & ((\ram32x4|memory_array[10][0]~q )))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[9][0]~q ),
	.datad(!\ram32x4|memory_array[10][0]~q ),
	.datae(!\ram32x4|memory_array[11][0]~q ),
	.dataf(!\ram32x4|memory_array[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~5 .extended_lut = "off";
defparam \ram32x4|Mux3~5 .lut_mask = 64'h024613578ACE9BDF;
defparam \ram32x4|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N11
dffeas \ram32x4|memory_array[6][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[6][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N2
dffeas \ram32x4|memory_array[7][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[7][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[7][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N49
dffeas \ram32x4|memory_array[4][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[4][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N53
dffeas \ram32x4|memory_array[5][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[5][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N3
cyclonev_lcell_comb \ram32x4|Mux3~7 (
// Equation(s):
// \ram32x4|Mux3~7_combout  = ( \ram32x4|memory_array[4][0]~q  & ( \ram32x4|memory_array[5][0]~q  & ( (!\SW[5]~input_o ) # ((!\SW[4]~input_o  & (\ram32x4|memory_array[6][0]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[7][0]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[4][0]~q  & ( \ram32x4|memory_array[5][0]~q  & ( (!\SW[4]~input_o  & (\SW[5]~input_o  & (\ram32x4|memory_array[6][0]~q ))) # (\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|memory_array[7][0]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[4][0]~q  & ( !\ram32x4|memory_array[5][0]~q  & ( (!\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|memory_array[6][0]~q )))) # (\SW[4]~input_o  & (\SW[5]~input_o  & ((\ram32x4|memory_array[7][0]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[4][0]~q  & ( !\ram32x4|memory_array[5][0]~q  & ( (\SW[5]~input_o  & ((!\SW[4]~input_o  & (\ram32x4|memory_array[6][0]~q )) # (\SW[4]~input_o  & ((\ram32x4|memory_array[7][0]~q ))))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\ram32x4|memory_array[6][0]~q ),
	.datad(!\ram32x4|memory_array[7][0]~q ),
	.datae(!\ram32x4|memory_array[4][0]~q ),
	.dataf(!\ram32x4|memory_array[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~7 .extended_lut = "off";
defparam \ram32x4|Mux3~7 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ram32x4|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \ram32x4|memory_array[13][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[13][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[13][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N17
dffeas \ram32x4|memory_array[13][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[13][1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[13][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N14
dffeas \ram32x4|memory_array[12][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[12][1]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[12][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \ram32x4|memory_array[15][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[15][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[15][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[15][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[15][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[15][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \ram32x4|memory_array[15][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[15][3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[15][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N45
cyclonev_lcell_comb \ram32x4|memory_array[14][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[14][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[14][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[14][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N47
dffeas \ram32x4|memory_array[14][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[14][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[14][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \ram32x4|Mux3~6 (
// Equation(s):
// \ram32x4|Mux3~6_combout  = ( \ram32x4|memory_array[15][0]~q  & ( \ram32x4|memory_array[14][0]~q  & ( ((!\SW[4]~input_o  & ((\ram32x4|memory_array[12][0]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[13][0]~q ))) # (\SW[5]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[15][0]~q  & ( \ram32x4|memory_array[14][0]~q  & ( (!\SW[4]~input_o  & (((\SW[5]~input_o ) # (\ram32x4|memory_array[12][0]~q )))) # (\SW[4]~input_o  & (\ram32x4|memory_array[13][0]~q  & ((!\SW[5]~input_o )))) ) ) ) # ( 
// \ram32x4|memory_array[15][0]~q  & ( !\ram32x4|memory_array[14][0]~q  & ( (!\SW[4]~input_o  & (((\ram32x4|memory_array[12][0]~q  & !\SW[5]~input_o )))) # (\SW[4]~input_o  & (((\SW[5]~input_o )) # (\ram32x4|memory_array[13][0]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[15][0]~q  & ( !\ram32x4|memory_array[14][0]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[12][0]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[13][0]~q )))) ) ) )

	.dataa(!\ram32x4|memory_array[13][0]~q ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[12][0]~q ),
	.datad(!\SW[5]~input_o ),
	.datae(!\ram32x4|memory_array[15][0]~q ),
	.dataf(!\ram32x4|memory_array[14][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~6 .extended_lut = "off";
defparam \ram32x4|Mux3~6 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \ram32x4|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N20
dffeas \ram32x4|memory_array[3][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[3][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N32
dffeas \ram32x4|memory_array[0][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[0][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \ram32x4|memory_array[1][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[1][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[1][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N2
dffeas \ram32x4|memory_array[1][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[1][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[1][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \ram32x4|memory_array[2][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[2][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[2][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N20
dffeas \ram32x4|memory_array[2][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[2][3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[2][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \ram32x4|Mux3~8 (
// Equation(s):
// \ram32x4|Mux3~8_combout  = ( \ram32x4|memory_array[1][0]~q  & ( \ram32x4|memory_array[2][0]~q  & ( (!\SW[5]~input_o  & (((\ram32x4|memory_array[0][0]~q )) # (\SW[4]~input_o ))) # (\SW[5]~input_o  & ((!\SW[4]~input_o ) # ((\ram32x4|memory_array[3][0]~q 
// )))) ) ) ) # ( !\ram32x4|memory_array[1][0]~q  & ( \ram32x4|memory_array[2][0]~q  & ( (!\SW[5]~input_o  & (!\SW[4]~input_o  & ((\ram32x4|memory_array[0][0]~q )))) # (\SW[5]~input_o  & ((!\SW[4]~input_o ) # ((\ram32x4|memory_array[3][0]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[1][0]~q  & ( !\ram32x4|memory_array[2][0]~q  & ( (!\SW[5]~input_o  & (((\ram32x4|memory_array[0][0]~q )) # (\SW[4]~input_o ))) # (\SW[5]~input_o  & (\SW[4]~input_o  & (\ram32x4|memory_array[3][0]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[1][0]~q  & ( !\ram32x4|memory_array[2][0]~q  & ( (!\SW[5]~input_o  & (!\SW[4]~input_o  & ((\ram32x4|memory_array[0][0]~q )))) # (\SW[5]~input_o  & (\SW[4]~input_o  & (\ram32x4|memory_array[3][0]~q ))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[3][0]~q ),
	.datad(!\ram32x4|memory_array[0][0]~q ),
	.datae(!\ram32x4|memory_array[1][0]~q ),
	.dataf(!\ram32x4|memory_array[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~8 .extended_lut = "off";
defparam \ram32x4|Mux3~8 .lut_mask = 64'h018923AB45CD67EF;
defparam \ram32x4|Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \ram32x4|Mux3~9 (
// Equation(s):
// \ram32x4|Mux3~9_combout  = ( \ram32x4|Mux3~6_combout  & ( \ram32x4|Mux3~8_combout  & ( (!\SW[6]~input_o ) # ((\ram32x4|Mux3~7_combout ) # (\SW[7]~input_o )) ) ) ) # ( !\ram32x4|Mux3~6_combout  & ( \ram32x4|Mux3~8_combout  & ( (!\SW[7]~input_o  & 
// ((!\SW[6]~input_o ) # (\ram32x4|Mux3~7_combout ))) ) ) ) # ( \ram32x4|Mux3~6_combout  & ( !\ram32x4|Mux3~8_combout  & ( ((\SW[6]~input_o  & \ram32x4|Mux3~7_combout )) # (\SW[7]~input_o ) ) ) ) # ( !\ram32x4|Mux3~6_combout  & ( !\ram32x4|Mux3~8_combout  & 
// ( (\SW[6]~input_o  & (!\SW[7]~input_o  & \ram32x4|Mux3~7_combout )) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\ram32x4|Mux3~7_combout ),
	.datad(gnd),
	.datae(!\ram32x4|Mux3~6_combout ),
	.dataf(!\ram32x4|Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~9 .extended_lut = "off";
defparam \ram32x4|Mux3~9 .lut_mask = 64'h040437378C8CBFBF;
defparam \ram32x4|Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N56
dffeas \ram32x4|memory_array[31][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[31][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[31][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \ram32x4|memory_array[19][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[19][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[19][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \ram32x4|memory_array[19][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[19][1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[19][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N58
dffeas \ram32x4|memory_array[27][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[27][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[27][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N4
dffeas \ram32x4|memory_array[23][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[23][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[23][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \ram32x4|Mux3~3 (
// Equation(s):
// \ram32x4|Mux3~3_combout  = ( \ram32x4|memory_array[27][0]~q  & ( \ram32x4|memory_array[23][0]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[19][0]~q ) # (\SW[7]~input_o )))) # (\SW[6]~input_o  & (((!\SW[7]~input_o )) # 
// (\ram32x4|memory_array[31][0]~q ))) ) ) ) # ( !\ram32x4|memory_array[27][0]~q  & ( \ram32x4|memory_array[23][0]~q  & ( (!\SW[6]~input_o  & (((!\SW[7]~input_o  & \ram32x4|memory_array[19][0]~q )))) # (\SW[6]~input_o  & (((!\SW[7]~input_o )) # 
// (\ram32x4|memory_array[31][0]~q ))) ) ) ) # ( \ram32x4|memory_array[27][0]~q  & ( !\ram32x4|memory_array[23][0]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[19][0]~q ) # (\SW[7]~input_o )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[31][0]~q  & 
// (\SW[7]~input_o ))) ) ) ) # ( !\ram32x4|memory_array[27][0]~q  & ( !\ram32x4|memory_array[23][0]~q  & ( (!\SW[6]~input_o  & (((!\SW[7]~input_o  & \ram32x4|memory_array[19][0]~q )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[31][0]~q  & (\SW[7]~input_o 
// ))) ) ) )

	.dataa(!\ram32x4|memory_array[31][0]~q ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\ram32x4|memory_array[19][0]~q ),
	.datae(!\ram32x4|memory_array[27][0]~q ),
	.dataf(!\ram32x4|memory_array[23][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~3 .extended_lut = "off";
defparam \ram32x4|Mux3~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ram32x4|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N58
dffeas \ram32x4|memory_array[30][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[30][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[30][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \ram32x4|memory_array[26][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[26][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[26][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N59
dffeas \ram32x4|memory_array[22][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[22][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[22][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N46
dffeas \ram32x4|memory_array[18][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[18][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[18][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \ram32x4|Mux3~2 (
// Equation(s):
// \ram32x4|Mux3~2_combout  = ( \ram32x4|memory_array[22][0]~q  & ( \ram32x4|memory_array[18][0]~q  & ( (!\SW[7]~input_o ) # ((!\SW[6]~input_o  & ((\ram32x4|memory_array[26][0]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[30][0]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[22][0]~q  & ( \ram32x4|memory_array[18][0]~q  & ( (!\SW[6]~input_o  & ((!\SW[7]~input_o ) # ((\ram32x4|memory_array[26][0]~q )))) # (\SW[6]~input_o  & (\SW[7]~input_o  & (\ram32x4|memory_array[30][0]~q ))) ) ) ) # ( 
// \ram32x4|memory_array[22][0]~q  & ( !\ram32x4|memory_array[18][0]~q  & ( (!\SW[6]~input_o  & (\SW[7]~input_o  & ((\ram32x4|memory_array[26][0]~q )))) # (\SW[6]~input_o  & ((!\SW[7]~input_o ) # ((\ram32x4|memory_array[30][0]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[22][0]~q  & ( !\ram32x4|memory_array[18][0]~q  & ( (\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[26][0]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[30][0]~q )))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\ram32x4|memory_array[30][0]~q ),
	.datad(!\ram32x4|memory_array[26][0]~q ),
	.datae(!\ram32x4|memory_array[22][0]~q ),
	.dataf(!\ram32x4|memory_array[18][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~2 .extended_lut = "off";
defparam \ram32x4|Mux3~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \ram32x4|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \ram32x4|memory_array[25][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[25][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[25][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N26
dffeas \ram32x4|memory_array[25][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[25][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[25][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[25][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \ram32x4|memory_array[17][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[17][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[17][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[17][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N56
dffeas \ram32x4|memory_array[17][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[17][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[17][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N7
dffeas \ram32x4|memory_array[29][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[29][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[29][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \ram32x4|memory_array[21][0]~feeder (
// Equation(s):
// \ram32x4|memory_array[21][0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[21][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[21][0]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[21][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[21][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N44
dffeas \ram32x4|memory_array[21][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[21][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[21][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \ram32x4|Mux3~1 (
// Equation(s):
// \ram32x4|Mux3~1_combout  = ( \ram32x4|memory_array[29][0]~q  & ( \ram32x4|memory_array[21][0]~q  & ( ((!\SW[7]~input_o  & ((\ram32x4|memory_array[17][0]~q ))) # (\SW[7]~input_o  & (\ram32x4|memory_array[25][0]~q ))) # (\SW[6]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[29][0]~q  & ( \ram32x4|memory_array[21][0]~q  & ( (!\SW[7]~input_o  & (((\ram32x4|memory_array[17][0]~q ) # (\SW[6]~input_o )))) # (\SW[7]~input_o  & (\ram32x4|memory_array[25][0]~q  & (!\SW[6]~input_o ))) ) ) ) # ( 
// \ram32x4|memory_array[29][0]~q  & ( !\ram32x4|memory_array[21][0]~q  & ( (!\SW[7]~input_o  & (((!\SW[6]~input_o  & \ram32x4|memory_array[17][0]~q )))) # (\SW[7]~input_o  & (((\SW[6]~input_o )) # (\ram32x4|memory_array[25][0]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[29][0]~q  & ( !\ram32x4|memory_array[21][0]~q  & ( (!\SW[6]~input_o  & ((!\SW[7]~input_o  & ((\ram32x4|memory_array[17][0]~q ))) # (\SW[7]~input_o  & (\ram32x4|memory_array[25][0]~q )))) ) ) )

	.dataa(!\ram32x4|memory_array[25][0]~q ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\ram32x4|memory_array[17][0]~q ),
	.datae(!\ram32x4|memory_array[29][0]~q ),
	.dataf(!\ram32x4|memory_array[21][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~1 .extended_lut = "off";
defparam \ram32x4|Mux3~1 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ram32x4|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N44
dffeas \ram32x4|memory_array[28][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[28][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[28][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N14
dffeas \ram32x4|memory_array[16][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[16][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[16][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N56
dffeas \ram32x4|memory_array[20][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[20][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[20][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N53
dffeas \ram32x4|memory_array[24][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[24][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[24][0] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N3
cyclonev_lcell_comb \ram32x4|Mux3~0 (
// Equation(s):
// \ram32x4|Mux3~0_combout  = ( \ram32x4|memory_array[20][0]~q  & ( \ram32x4|memory_array[24][0]~q  & ( (!\SW[6]~input_o  & (((\SW[7]~input_o ) # (\ram32x4|memory_array[16][0]~q )))) # (\SW[6]~input_o  & (((!\SW[7]~input_o )) # 
// (\ram32x4|memory_array[28][0]~q ))) ) ) ) # ( !\ram32x4|memory_array[20][0]~q  & ( \ram32x4|memory_array[24][0]~q  & ( (!\SW[6]~input_o  & (((\SW[7]~input_o ) # (\ram32x4|memory_array[16][0]~q )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[28][0]~q  & 
// ((\SW[7]~input_o )))) ) ) ) # ( \ram32x4|memory_array[20][0]~q  & ( !\ram32x4|memory_array[24][0]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[16][0]~q  & !\SW[7]~input_o )))) # (\SW[6]~input_o  & (((!\SW[7]~input_o )) # 
// (\ram32x4|memory_array[28][0]~q ))) ) ) ) # ( !\ram32x4|memory_array[20][0]~q  & ( !\ram32x4|memory_array[24][0]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[16][0]~q  & !\SW[7]~input_o )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[28][0]~q  & 
// ((\SW[7]~input_o )))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\ram32x4|memory_array[28][0]~q ),
	.datac(!\ram32x4|memory_array[16][0]~q ),
	.datad(!\SW[7]~input_o ),
	.datae(!\ram32x4|memory_array[20][0]~q ),
	.dataf(!\ram32x4|memory_array[24][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~0 .extended_lut = "off";
defparam \ram32x4|Mux3~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \ram32x4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \ram32x4|Mux3~4 (
// Equation(s):
// \ram32x4|Mux3~4_combout  = ( \ram32x4|Mux3~1_combout  & ( \ram32x4|Mux3~0_combout  & ( (!\SW[5]~input_o ) # ((!\SW[4]~input_o  & ((\ram32x4|Mux3~2_combout ))) # (\SW[4]~input_o  & (\ram32x4|Mux3~3_combout ))) ) ) ) # ( !\ram32x4|Mux3~1_combout  & ( 
// \ram32x4|Mux3~0_combout  & ( (!\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|Mux3~2_combout )))) # (\SW[4]~input_o  & (\SW[5]~input_o  & (\ram32x4|Mux3~3_combout ))) ) ) ) # ( \ram32x4|Mux3~1_combout  & ( !\ram32x4|Mux3~0_combout  & ( 
// (!\SW[4]~input_o  & (\SW[5]~input_o  & ((\ram32x4|Mux3~2_combout )))) # (\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|Mux3~3_combout )))) ) ) ) # ( !\ram32x4|Mux3~1_combout  & ( !\ram32x4|Mux3~0_combout  & ( (\SW[5]~input_o  & ((!\SW[4]~input_o  & 
// ((\ram32x4|Mux3~2_combout ))) # (\SW[4]~input_o  & (\ram32x4|Mux3~3_combout )))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\ram32x4|Mux3~3_combout ),
	.datad(!\ram32x4|Mux3~2_combout ),
	.datae(!\ram32x4|Mux3~1_combout ),
	.dataf(!\ram32x4|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~4 .extended_lut = "off";
defparam \ram32x4|Mux3~4 .lut_mask = 64'h0123456789ABCDEF;
defparam \ram32x4|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \ram32x4|Mux3~10 (
// Equation(s):
// \ram32x4|Mux3~10_combout  = ( \ram32x4|Mux3~9_combout  & ( \ram32x4|Mux3~4_combout  & ( (!\ram32x4|data_out[3]~0_combout ) # ((\ram32x4|Mux3~5_combout ) # (\SW[8]~input_o )) ) ) ) # ( !\ram32x4|Mux3~9_combout  & ( \ram32x4|Mux3~4_combout  & ( 
// ((\ram32x4|data_out[3]~0_combout  & \ram32x4|Mux3~5_combout )) # (\SW[8]~input_o ) ) ) ) # ( \ram32x4|Mux3~9_combout  & ( !\ram32x4|Mux3~4_combout  & ( (!\SW[8]~input_o  & ((!\ram32x4|data_out[3]~0_combout ) # (\ram32x4|Mux3~5_combout ))) ) ) ) # ( 
// !\ram32x4|Mux3~9_combout  & ( !\ram32x4|Mux3~4_combout  & ( (\ram32x4|data_out[3]~0_combout  & (!\SW[8]~input_o  & \ram32x4|Mux3~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ram32x4|data_out[3]~0_combout ),
	.datac(!\SW[8]~input_o ),
	.datad(!\ram32x4|Mux3~5_combout ),
	.datae(!\ram32x4|Mux3~9_combout ),
	.dataf(!\ram32x4|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux3~10 .extended_lut = "off";
defparam \ram32x4|Mux3~10 .lut_mask = 64'h0030C0F00F3FCFFF;
defparam \ram32x4|Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \ram32x4|data_out[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|Mux3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|data_out[0] .is_wysiwyg = "true";
defparam \ram32x4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \ram32x4|memory_array[11][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[11][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[11][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N52
dffeas \ram32x4|memory_array[11][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[11][1]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[11][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N53
dffeas \ram32x4|memory_array[10][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[10][3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[10][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[10][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \ram32x4|memory_array[8][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[8][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[8][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N13
dffeas \ram32x4|memory_array[8][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[8][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[8][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \ram32x4|memory_array[9][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[9][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[9][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N55
dffeas \ram32x4|memory_array[9][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[9][2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[9][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[9][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \ram32x4|Mux1~5 (
// Equation(s):
// \ram32x4|Mux1~5_combout  = ( \ram32x4|memory_array[8][2]~q  & ( \ram32x4|memory_array[9][2]~q  & ( (!\SW[5]~input_o ) # ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][2]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[8][2]~q  & ( \ram32x4|memory_array[9][2]~q  & ( (!\SW[5]~input_o  & (\SW[4]~input_o )) # (\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][2]~q )))) ) ) ) # 
// ( \ram32x4|memory_array[8][2]~q  & ( !\ram32x4|memory_array[9][2]~q  & ( (!\SW[5]~input_o  & (!\SW[4]~input_o )) # (\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][2]~q )))) ) ) ) 
// # ( !\ram32x4|memory_array[8][2]~q  & ( !\ram32x4|memory_array[9][2]~q  & ( (\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[10][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[11][2]~q )))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\ram32x4|memory_array[11][2]~q ),
	.datad(!\ram32x4|memory_array[10][2]~q ),
	.datae(!\ram32x4|memory_array[8][2]~q ),
	.dataf(!\ram32x4|memory_array[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~5 .extended_lut = "off";
defparam \ram32x4|Mux1~5 .lut_mask = 64'h014589CD2367ABEF;
defparam \ram32x4|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N14
dffeas \ram32x4|memory_array[30][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[30][0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[30][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N35
dffeas \ram32x4|memory_array[22][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[22][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[22][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \ram32x4|memory_array[26][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[26][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[26][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N20
dffeas \ram32x4|memory_array[18][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[18][3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[18][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N15
cyclonev_lcell_comb \ram32x4|Mux1~2 (
// Equation(s):
// \ram32x4|Mux1~2_combout  = ( \ram32x4|memory_array[26][2]~q  & ( \ram32x4|memory_array[18][2]~q  & ( (!\SW[6]~input_o ) # ((!\SW[7]~input_o  & ((\ram32x4|memory_array[22][2]~q ))) # (\SW[7]~input_o  & (\ram32x4|memory_array[30][2]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[26][2]~q  & ( \ram32x4|memory_array[18][2]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o ) # ((\ram32x4|memory_array[22][2]~q )))) # (\SW[7]~input_o  & (\SW[6]~input_o  & (\ram32x4|memory_array[30][2]~q ))) ) ) ) # ( 
// \ram32x4|memory_array[26][2]~q  & ( !\ram32x4|memory_array[18][2]~q  & ( (!\SW[7]~input_o  & (\SW[6]~input_o  & ((\ram32x4|memory_array[22][2]~q )))) # (\SW[7]~input_o  & ((!\SW[6]~input_o ) # ((\ram32x4|memory_array[30][2]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[26][2]~q  & ( !\ram32x4|memory_array[18][2]~q  & ( (\SW[6]~input_o  & ((!\SW[7]~input_o  & ((\ram32x4|memory_array[22][2]~q ))) # (\SW[7]~input_o  & (\ram32x4|memory_array[30][2]~q )))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\ram32x4|memory_array[30][2]~q ),
	.datad(!\ram32x4|memory_array[22][2]~q ),
	.datae(!\ram32x4|memory_array[26][2]~q ),
	.dataf(!\ram32x4|memory_array[18][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~2 .extended_lut = "off";
defparam \ram32x4|Mux1~2 .lut_mask = 64'h0123456789ABCDEF;
defparam \ram32x4|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N20
dffeas \ram32x4|memory_array[20][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[20][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[20][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N26
dffeas \ram32x4|memory_array[16][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[16][1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[16][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N47
dffeas \ram32x4|memory_array[28][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[28][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[28][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N26
dffeas \ram32x4|memory_array[24][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[24][1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[24][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N33
cyclonev_lcell_comb \ram32x4|Mux1~0 (
// Equation(s):
// \ram32x4|Mux1~0_combout  = ( \ram32x4|memory_array[28][2]~q  & ( \ram32x4|memory_array[24][2]~q  & ( ((!\SW[6]~input_o  & ((\ram32x4|memory_array[16][2]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[20][2]~q ))) # (\SW[7]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[28][2]~q  & ( \ram32x4|memory_array[24][2]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[16][2]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[20][2]~q )))) # (\SW[7]~input_o  & (((!\SW[6]~input_o )))) ) 
// ) ) # ( \ram32x4|memory_array[28][2]~q  & ( !\ram32x4|memory_array[24][2]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[16][2]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[20][2]~q )))) # (\SW[7]~input_o  & (((\SW[6]~input_o 
// )))) ) ) ) # ( !\ram32x4|memory_array[28][2]~q  & ( !\ram32x4|memory_array[24][2]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  & ((\ram32x4|memory_array[16][2]~q ))) # (\SW[6]~input_o  & (\ram32x4|memory_array[20][2]~q )))) ) ) )

	.dataa(!\ram32x4|memory_array[20][2]~q ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(!\ram32x4|memory_array[16][2]~q ),
	.datae(!\ram32x4|memory_array[28][2]~q ),
	.dataf(!\ram32x4|memory_array[24][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~0 .extended_lut = "off";
defparam \ram32x4|Mux1~0 .lut_mask = 64'h04C407C734F437F7;
defparam \ram32x4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N28
dffeas \ram32x4|memory_array[23][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[23][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[23][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[23][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \ram32x4|memory_array[27][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[27][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[27][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[27][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[27][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[27][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \ram32x4|memory_array[27][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[27][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[27][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[27][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \ram32x4|memory_array[31][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[31][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[31][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[31][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[31][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[31][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \ram32x4|memory_array[31][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[31][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[31][2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[31][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[31][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \ram32x4|memory_array[19][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[19][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[19][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[19][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[19][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[19][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N41
dffeas \ram32x4|memory_array[19][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[19][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[19][1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[19][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[19][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \ram32x4|Mux1~3 (
// Equation(s):
// \ram32x4|Mux1~3_combout  = ( \ram32x4|memory_array[31][2]~q  & ( \ram32x4|memory_array[19][2]~q  & ( (!\SW[6]~input_o  & (((!\SW[7]~input_o ) # (\ram32x4|memory_array[27][2]~q )))) # (\SW[6]~input_o  & (((\SW[7]~input_o )) # 
// (\ram32x4|memory_array[23][2]~q ))) ) ) ) # ( !\ram32x4|memory_array[31][2]~q  & ( \ram32x4|memory_array[19][2]~q  & ( (!\SW[6]~input_o  & (((!\SW[7]~input_o ) # (\ram32x4|memory_array[27][2]~q )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[23][2]~q  & 
// ((!\SW[7]~input_o )))) ) ) ) # ( \ram32x4|memory_array[31][2]~q  & ( !\ram32x4|memory_array[19][2]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[27][2]~q  & \SW[7]~input_o )))) # (\SW[6]~input_o  & (((\SW[7]~input_o )) # 
// (\ram32x4|memory_array[23][2]~q ))) ) ) ) # ( !\ram32x4|memory_array[31][2]~q  & ( !\ram32x4|memory_array[19][2]~q  & ( (!\SW[6]~input_o  & (((\ram32x4|memory_array[27][2]~q  & \SW[7]~input_o )))) # (\SW[6]~input_o  & (\ram32x4|memory_array[23][2]~q  & 
// ((!\SW[7]~input_o )))) ) ) )

	.dataa(!\ram32x4|memory_array[23][2]~q ),
	.datab(!\SW[6]~input_o ),
	.datac(!\ram32x4|memory_array[27][2]~q ),
	.datad(!\SW[7]~input_o ),
	.datae(!\ram32x4|memory_array[31][2]~q ),
	.dataf(!\ram32x4|memory_array[19][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~3 .extended_lut = "off";
defparam \ram32x4|Mux1~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ram32x4|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N59
dffeas \ram32x4|memory_array[29][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[29][2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[29][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \ram32x4|memory_array[21][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[21][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[21][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[21][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[21][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[21][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \ram32x4|memory_array[21][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[21][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[21][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \ram32x4|memory_array[17][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[17][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[17][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N8
dffeas \ram32x4|memory_array[17][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[17][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[17][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N53
dffeas \ram32x4|memory_array[25][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[25][1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[25][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \ram32x4|Mux1~1 (
// Equation(s):
// \ram32x4|Mux1~1_combout  = ( \ram32x4|memory_array[17][2]~q  & ( \ram32x4|memory_array[25][2]~q  & ( (!\SW[6]~input_o ) # ((!\SW[7]~input_o  & ((\ram32x4|memory_array[21][2]~q ))) # (\SW[7]~input_o  & (\ram32x4|memory_array[29][2]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[17][2]~q  & ( \ram32x4|memory_array[25][2]~q  & ( (!\SW[7]~input_o  & (\SW[6]~input_o  & ((\ram32x4|memory_array[21][2]~q )))) # (\SW[7]~input_o  & ((!\SW[6]~input_o ) # ((\ram32x4|memory_array[29][2]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[17][2]~q  & ( !\ram32x4|memory_array[25][2]~q  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o ) # ((\ram32x4|memory_array[21][2]~q )))) # (\SW[7]~input_o  & (\SW[6]~input_o  & (\ram32x4|memory_array[29][2]~q ))) ) ) ) # ( 
// !\ram32x4|memory_array[17][2]~q  & ( !\ram32x4|memory_array[25][2]~q  & ( (\SW[6]~input_o  & ((!\SW[7]~input_o  & ((\ram32x4|memory_array[21][2]~q ))) # (\SW[7]~input_o  & (\ram32x4|memory_array[29][2]~q )))) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\ram32x4|memory_array[29][2]~q ),
	.datad(!\ram32x4|memory_array[21][2]~q ),
	.datae(!\ram32x4|memory_array[17][2]~q ),
	.dataf(!\ram32x4|memory_array[25][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~1 .extended_lut = "off";
defparam \ram32x4|Mux1~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \ram32x4|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \ram32x4|Mux1~4 (
// Equation(s):
// \ram32x4|Mux1~4_combout  = ( \ram32x4|Mux1~3_combout  & ( \ram32x4|Mux1~1_combout  & ( ((!\SW[5]~input_o  & ((\ram32x4|Mux1~0_combout ))) # (\SW[5]~input_o  & (\ram32x4|Mux1~2_combout ))) # (\SW[4]~input_o ) ) ) ) # ( !\ram32x4|Mux1~3_combout  & ( 
// \ram32x4|Mux1~1_combout  & ( (!\SW[5]~input_o  & (((\ram32x4|Mux1~0_combout ) # (\SW[4]~input_o )))) # (\SW[5]~input_o  & (\ram32x4|Mux1~2_combout  & (!\SW[4]~input_o ))) ) ) ) # ( \ram32x4|Mux1~3_combout  & ( !\ram32x4|Mux1~1_combout  & ( 
// (!\SW[5]~input_o  & (((!\SW[4]~input_o  & \ram32x4|Mux1~0_combout )))) # (\SW[5]~input_o  & (((\SW[4]~input_o )) # (\ram32x4|Mux1~2_combout ))) ) ) ) # ( !\ram32x4|Mux1~3_combout  & ( !\ram32x4|Mux1~1_combout  & ( (!\SW[4]~input_o  & ((!\SW[5]~input_o  & 
// ((\ram32x4|Mux1~0_combout ))) # (\SW[5]~input_o  & (\ram32x4|Mux1~2_combout )))) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\ram32x4|Mux1~2_combout ),
	.datac(!\SW[4]~input_o ),
	.datad(!\ram32x4|Mux1~0_combout ),
	.datae(!\ram32x4|Mux1~3_combout ),
	.dataf(!\ram32x4|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~4 .extended_lut = "off";
defparam \ram32x4|Mux1~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ram32x4|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N41
dffeas \ram32x4|memory_array[0][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[0][0]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[0][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N9
cyclonev_lcell_comb \ram32x4|memory_array[3][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[3][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[3][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N11
dffeas \ram32x4|memory_array[3][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[3][0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[3][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \ram32x4|memory_array[1][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[1][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[1][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N56
dffeas \ram32x4|memory_array[1][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[1][1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[1][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N33
cyclonev_lcell_comb \ram32x4|memory_array[2][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[2][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[2][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N35
dffeas \ram32x4|memory_array[2][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[2][3]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[2][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N12
cyclonev_lcell_comb \ram32x4|Mux1~8 (
// Equation(s):
// \ram32x4|Mux1~8_combout  = ( \ram32x4|memory_array[1][2]~q  & ( \ram32x4|memory_array[2][2]~q  & ( (!\SW[4]~input_o  & (((\SW[5]~input_o )) # (\ram32x4|memory_array[0][2]~q ))) # (\SW[4]~input_o  & (((!\SW[5]~input_o ) # (\ram32x4|memory_array[3][2]~q 
// )))) ) ) ) # ( !\ram32x4|memory_array[1][2]~q  & ( \ram32x4|memory_array[2][2]~q  & ( (!\SW[4]~input_o  & (((\SW[5]~input_o )) # (\ram32x4|memory_array[0][2]~q ))) # (\SW[4]~input_o  & (((\SW[5]~input_o  & \ram32x4|memory_array[3][2]~q )))) ) ) ) # ( 
// \ram32x4|memory_array[1][2]~q  & ( !\ram32x4|memory_array[2][2]~q  & ( (!\SW[4]~input_o  & (\ram32x4|memory_array[0][2]~q  & (!\SW[5]~input_o ))) # (\SW[4]~input_o  & (((!\SW[5]~input_o ) # (\ram32x4|memory_array[3][2]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[1][2]~q  & ( !\ram32x4|memory_array[2][2]~q  & ( (!\SW[4]~input_o  & (\ram32x4|memory_array[0][2]~q  & (!\SW[5]~input_o ))) # (\SW[4]~input_o  & (((\SW[5]~input_o  & \ram32x4|memory_array[3][2]~q )))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\ram32x4|memory_array[0][2]~q ),
	.datac(!\SW[5]~input_o ),
	.datad(!\ram32x4|memory_array[3][2]~q ),
	.datae(!\ram32x4|memory_array[1][2]~q ),
	.dataf(!\ram32x4|memory_array[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~8 .extended_lut = "off";
defparam \ram32x4|Mux1~8 .lut_mask = 64'h202570752A2F7A7F;
defparam \ram32x4|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N14
dffeas \ram32x4|memory_array[6][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[6][0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[6][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N50
dffeas \ram32x4|memory_array[5][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[5][0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[5][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N57
cyclonev_lcell_comb \ram32x4|memory_array[4][2]~feeder (
// Equation(s):
// \ram32x4|memory_array[4][2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|memory_array[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|memory_array[4][2]~feeder .extended_lut = "off";
defparam \ram32x4|memory_array[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram32x4|memory_array[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N58
dffeas \ram32x4|memory_array[4][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|memory_array[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\ram32x4|memory_array[4][0]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[4][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N32
dffeas \ram32x4|memory_array[7][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[7][0]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[7][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \ram32x4|Mux1~7 (
// Equation(s):
// \ram32x4|Mux1~7_combout  = ( \ram32x4|memory_array[4][2]~q  & ( \ram32x4|memory_array[7][2]~q  & ( (!\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|memory_array[6][2]~q )))) # (\SW[4]~input_o  & (((\ram32x4|memory_array[5][2]~q )) # (\SW[5]~input_o 
// ))) ) ) ) # ( !\ram32x4|memory_array[4][2]~q  & ( \ram32x4|memory_array[7][2]~q  & ( (!\SW[4]~input_o  & (\SW[5]~input_o  & (\ram32x4|memory_array[6][2]~q ))) # (\SW[4]~input_o  & (((\ram32x4|memory_array[5][2]~q )) # (\SW[5]~input_o ))) ) ) ) # ( 
// \ram32x4|memory_array[4][2]~q  & ( !\ram32x4|memory_array[7][2]~q  & ( (!\SW[4]~input_o  & ((!\SW[5]~input_o ) # ((\ram32x4|memory_array[6][2]~q )))) # (\SW[4]~input_o  & (!\SW[5]~input_o  & ((\ram32x4|memory_array[5][2]~q )))) ) ) ) # ( 
// !\ram32x4|memory_array[4][2]~q  & ( !\ram32x4|memory_array[7][2]~q  & ( (!\SW[4]~input_o  & (\SW[5]~input_o  & (\ram32x4|memory_array[6][2]~q ))) # (\SW[4]~input_o  & (!\SW[5]~input_o  & ((\ram32x4|memory_array[5][2]~q )))) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\SW[5]~input_o ),
	.datac(!\ram32x4|memory_array[6][2]~q ),
	.datad(!\ram32x4|memory_array[5][2]~q ),
	.datae(!\ram32x4|memory_array[4][2]~q ),
	.dataf(!\ram32x4|memory_array[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~7 .extended_lut = "off";
defparam \ram32x4|Mux1~7 .lut_mask = 64'h02468ACE13579BDF;
defparam \ram32x4|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \ram32x4|memory_array[13][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[13][1]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[13][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N56
dffeas \ram32x4|memory_array[12][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[12][1]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[12][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N50
dffeas \ram32x4|memory_array[15][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[15][3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[15][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N32
dffeas \ram32x4|memory_array[14][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\ram32x4|memory_array[14][1]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|memory_array[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|memory_array[14][2] .is_wysiwyg = "true";
defparam \ram32x4|memory_array[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \ram32x4|Mux1~6 (
// Equation(s):
// \ram32x4|Mux1~6_combout  = ( \ram32x4|memory_array[15][2]~q  & ( \ram32x4|memory_array[14][2]~q  & ( ((!\SW[4]~input_o  & ((\ram32x4|memory_array[12][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[13][2]~q ))) # (\SW[5]~input_o ) ) ) ) # ( 
// !\ram32x4|memory_array[15][2]~q  & ( \ram32x4|memory_array[14][2]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[12][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[13][2]~q )))) # (\SW[5]~input_o  & (((!\SW[4]~input_o )))) ) 
// ) ) # ( \ram32x4|memory_array[15][2]~q  & ( !\ram32x4|memory_array[14][2]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[12][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[13][2]~q )))) # (\SW[5]~input_o  & (((\SW[4]~input_o 
// )))) ) ) ) # ( !\ram32x4|memory_array[15][2]~q  & ( !\ram32x4|memory_array[14][2]~q  & ( (!\SW[5]~input_o  & ((!\SW[4]~input_o  & ((\ram32x4|memory_array[12][2]~q ))) # (\SW[4]~input_o  & (\ram32x4|memory_array[13][2]~q )))) ) ) )

	.dataa(!\ram32x4|memory_array[13][2]~q ),
	.datab(!\SW[5]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(!\ram32x4|memory_array[12][2]~q ),
	.datae(!\ram32x4|memory_array[15][2]~q ),
	.dataf(!\ram32x4|memory_array[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~6 .extended_lut = "off";
defparam \ram32x4|Mux1~6 .lut_mask = 64'h04C407C734F437F7;
defparam \ram32x4|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N9
cyclonev_lcell_comb \ram32x4|Mux1~9 (
// Equation(s):
// \ram32x4|Mux1~9_combout  = ( \ram32x4|Mux1~6_combout  & ( ((!\SW[6]~input_o  & (\ram32x4|Mux1~8_combout )) # (\SW[6]~input_o  & ((\ram32x4|Mux1~7_combout )))) # (\SW[7]~input_o ) ) ) # ( !\ram32x4|Mux1~6_combout  & ( (!\SW[7]~input_o  & ((!\SW[6]~input_o  
// & (\ram32x4|Mux1~8_combout )) # (\SW[6]~input_o  & ((\ram32x4|Mux1~7_combout ))))) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\ram32x4|Mux1~8_combout ),
	.datad(!\ram32x4|Mux1~7_combout ),
	.datae(gnd),
	.dataf(!\ram32x4|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~9 .extended_lut = "off";
defparam \ram32x4|Mux1~9 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \ram32x4|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \ram32x4|Mux1~10 (
// Equation(s):
// \ram32x4|Mux1~10_combout  = ( \ram32x4|Mux1~4_combout  & ( \ram32x4|Mux1~9_combout  & ( (!\ram32x4|data_out[3]~0_combout ) # ((\ram32x4|Mux1~5_combout ) # (\SW[8]~input_o )) ) ) ) # ( !\ram32x4|Mux1~4_combout  & ( \ram32x4|Mux1~9_combout  & ( 
// (!\SW[8]~input_o  & ((!\ram32x4|data_out[3]~0_combout ) # (\ram32x4|Mux1~5_combout ))) ) ) ) # ( \ram32x4|Mux1~4_combout  & ( !\ram32x4|Mux1~9_combout  & ( ((\ram32x4|data_out[3]~0_combout  & \ram32x4|Mux1~5_combout )) # (\SW[8]~input_o ) ) ) ) # ( 
// !\ram32x4|Mux1~4_combout  & ( !\ram32x4|Mux1~9_combout  & ( (\ram32x4|data_out[3]~0_combout  & (!\SW[8]~input_o  & \ram32x4|Mux1~5_combout )) ) ) )

	.dataa(!\ram32x4|data_out[3]~0_combout ),
	.datab(gnd),
	.datac(!\SW[8]~input_o ),
	.datad(!\ram32x4|Mux1~5_combout ),
	.datae(!\ram32x4|Mux1~4_combout ),
	.dataf(!\ram32x4|Mux1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram32x4|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram32x4|Mux1~10 .extended_lut = "off";
defparam \ram32x4|Mux1~10 .lut_mask = 64'h00500F5FA0F0AFFF;
defparam \ram32x4|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \ram32x4|data_out[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ram32x4|Mux1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[3]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram32x4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram32x4|data_out[2] .is_wysiwyg = "true";
defparam \ram32x4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \display|Mux20~0 (
// Equation(s):
// \display|Mux20~0_combout  = ( \ram32x4|data_out [2] & ( (!\ram32x4|data_out [1] & (!\ram32x4|data_out [3] $ (\ram32x4|data_out [0]))) ) ) # ( !\ram32x4|data_out [2] & ( (\ram32x4|data_out [0] & (!\ram32x4|data_out [3] $ (\ram32x4|data_out [1]))) ) )

	.dataa(!\ram32x4|data_out [3]),
	.datab(!\ram32x4|data_out [1]),
	.datac(!\ram32x4|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux20~0 .extended_lut = "off";
defparam \display|Mux20~0 .lut_mask = 64'h0909090984848484;
defparam \display|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \display|Mux19~0 (
// Equation(s):
// \display|Mux19~0_combout  = ( \ram32x4|data_out [0] & ( (!\ram32x4|data_out [3] & (!\ram32x4|data_out [1] & \ram32x4|data_out [2])) # (\ram32x4|data_out [3] & (\ram32x4|data_out [1])) ) ) # ( !\ram32x4|data_out [0] & ( (\ram32x4|data_out [2] & 
// ((\ram32x4|data_out [1]) # (\ram32x4|data_out [3]))) ) )

	.dataa(!\ram32x4|data_out [3]),
	.datab(!\ram32x4|data_out [1]),
	.datac(!\ram32x4|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux19~0 .extended_lut = "off";
defparam \display|Mux19~0 .lut_mask = 64'h0707070719191919;
defparam \display|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \display|Mux18~0 (
// Equation(s):
// \display|Mux18~0_combout  = ( \ram32x4|data_out [1] & ( \ram32x4|data_out [2] & ( \ram32x4|data_out [3] ) ) ) # ( !\ram32x4|data_out [1] & ( \ram32x4|data_out [2] & ( (!\ram32x4|data_out [0] & \ram32x4|data_out [3]) ) ) ) # ( \ram32x4|data_out [1] & ( 
// !\ram32x4|data_out [2] & ( (!\ram32x4|data_out [0] & !\ram32x4|data_out [3]) ) ) )

	.dataa(!\ram32x4|data_out [0]),
	.datab(gnd),
	.datac(!\ram32x4|data_out [3]),
	.datad(gnd),
	.datae(!\ram32x4|data_out [1]),
	.dataf(!\ram32x4|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux18~0 .extended_lut = "off";
defparam \display|Mux18~0 .lut_mask = 64'h0000A0A00A0A0F0F;
defparam \display|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N54
cyclonev_lcell_comb \display|Mux17~0 (
// Equation(s):
// \display|Mux17~0_combout  = ( \ram32x4|data_out [0] & ( (!\ram32x4|data_out [1] & (!\ram32x4|data_out [3] & !\ram32x4|data_out [2])) # (\ram32x4|data_out [1] & ((\ram32x4|data_out [2]))) ) ) # ( !\ram32x4|data_out [0] & ( (!\ram32x4|data_out [3] & 
// (!\ram32x4|data_out [1] & \ram32x4|data_out [2])) # (\ram32x4|data_out [3] & (\ram32x4|data_out [1] & !\ram32x4|data_out [2])) ) )

	.dataa(!\ram32x4|data_out [3]),
	.datab(!\ram32x4|data_out [1]),
	.datac(!\ram32x4|data_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux17~0 .extended_lut = "off";
defparam \display|Mux17~0 .lut_mask = 64'h1818181883838383;
defparam \display|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N9
cyclonev_lcell_comb \display|Mux16~0 (
// Equation(s):
// \display|Mux16~0_combout  = ( \ram32x4|data_out [1] & ( (\ram32x4|data_out [0] & !\ram32x4|data_out [3]) ) ) # ( !\ram32x4|data_out [1] & ( (!\ram32x4|data_out [2] & (\ram32x4|data_out [0])) # (\ram32x4|data_out [2] & ((!\ram32x4|data_out [3]))) ) )

	.dataa(!\ram32x4|data_out [2]),
	.datab(gnd),
	.datac(!\ram32x4|data_out [0]),
	.datad(!\ram32x4|data_out [3]),
	.datae(gnd),
	.dataf(!\ram32x4|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux16~0 .extended_lut = "off";
defparam \display|Mux16~0 .lut_mask = 64'h5F0A5F0A0F000F00;
defparam \display|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \display|Mux15~0 (
// Equation(s):
// \display|Mux15~0_combout  = ( \ram32x4|data_out [1] & ( \ram32x4|data_out [2] & ( (\ram32x4|data_out [0] & !\ram32x4|data_out [3]) ) ) ) # ( !\ram32x4|data_out [1] & ( \ram32x4|data_out [2] & ( (\ram32x4|data_out [0] & \ram32x4|data_out [3]) ) ) ) # ( 
// \ram32x4|data_out [1] & ( !\ram32x4|data_out [2] & ( !\ram32x4|data_out [3] ) ) ) # ( !\ram32x4|data_out [1] & ( !\ram32x4|data_out [2] & ( (\ram32x4|data_out [0] & !\ram32x4|data_out [3]) ) ) )

	.dataa(!\ram32x4|data_out [0]),
	.datab(gnd),
	.datac(!\ram32x4|data_out [3]),
	.datad(gnd),
	.datae(!\ram32x4|data_out [1]),
	.dataf(!\ram32x4|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux15~0 .extended_lut = "off";
defparam \display|Mux15~0 .lut_mask = 64'h5050F0F005055050;
defparam \display|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \display|Mux14~0 (
// Equation(s):
// \display|Mux14~0_combout  = ( \ram32x4|data_out [2] & ( (!\ram32x4|data_out [3] & ((!\ram32x4|data_out [1]) # (!\ram32x4|data_out [0]))) # (\ram32x4|data_out [3] & ((\ram32x4|data_out [0]) # (\ram32x4|data_out [1]))) ) ) # ( !\ram32x4|data_out [2] & ( 
// (\ram32x4|data_out [1]) # (\ram32x4|data_out [3]) ) )

	.dataa(!\ram32x4|data_out [3]),
	.datab(!\ram32x4|data_out [1]),
	.datac(!\ram32x4|data_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram32x4|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux14~0 .extended_lut = "off";
defparam \display|Mux14~0 .lut_mask = 64'h77777777BDBDBDBD;
defparam \display|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N9
cyclonev_lcell_comb \display|Mux13~0 (
// Equation(s):
// \display|Mux13~0_combout  = ( \SW[3]~input_o  & ( (\SW[0]~input_o  & (!\SW[2]~input_o  $ (!\SW[1]~input_o ))) ) ) # ( !\SW[3]~input_o  & ( (!\SW[1]~input_o  & (!\SW[0]~input_o  $ (!\SW[2]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(gnd),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux13~0 .extended_lut = "off";
defparam \display|Mux13~0 .lut_mask = 64'h6600660011441144;
defparam \display|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N15
cyclonev_lcell_comb \display|Mux12~0 (
// Equation(s):
// \display|Mux12~0_combout  = ( \SW[1]~input_o  & ( \SW[2]~input_o  & ( (!\SW[0]~input_o ) # (\SW[3]~input_o ) ) ) ) # ( !\SW[1]~input_o  & ( \SW[2]~input_o  & ( !\SW[0]~input_o  $ (!\SW[3]~input_o ) ) ) ) # ( \SW[1]~input_o  & ( !\SW[2]~input_o  & ( 
// (\SW[0]~input_o  & \SW[3]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\SW[1]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux12~0 .extended_lut = "off";
defparam \display|Mux12~0 .lut_mask = 64'h000005055A5AAFAF;
defparam \display|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \display|Mux11~0 (
// Equation(s):
// \display|Mux11~0_combout  = ( \SW[0]~input_o  & ( (\SW[3]~input_o  & (\SW[2]~input_o  & \SW[1]~input_o )) ) ) # ( !\SW[0]~input_o  & ( (!\SW[3]~input_o  & (!\SW[2]~input_o  & \SW[1]~input_o )) # (\SW[3]~input_o  & (\SW[2]~input_o )) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux11~0 .extended_lut = "off";
defparam \display|Mux11~0 .lut_mask = 64'h1919010119190101;
defparam \display|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N57
cyclonev_lcell_comb \display|Mux10~0 (
// Equation(s):
// \display|Mux10~0_combout  = ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & (\SW[3]~input_o  & !\SW[2]~input_o )) # (\SW[0]~input_o  & ((\SW[2]~input_o ))) ) ) # ( !\SW[1]~input_o  & ( (!\SW[3]~input_o  & (!\SW[0]~input_o  $ (!\SW[2]~input_o ))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux10~0 .extended_lut = "off";
defparam \display|Mux10~0 .lut_mask = 64'h4488448822552255;
defparam \display|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \display|Mux9~0 (
// Equation(s):
// \display|Mux9~0_combout  = (!\SW[1]~input_o  & ((!\SW[2]~input_o  & (\SW[0]~input_o )) # (\SW[2]~input_o  & ((!\SW[3]~input_o ))))) # (\SW[1]~input_o  & (\SW[0]~input_o  & ((!\SW[3]~input_o ))))

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[2]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux9~0 .extended_lut = "off";
defparam \display|Mux9~0 .lut_mask = 64'h7540754075407540;
defparam \display|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \display|Mux8~0 (
// Equation(s):
// \display|Mux8~0_combout  = ( \SW[0]~input_o  & ( \SW[2]~input_o  & ( !\SW[3]~input_o  $ (!\SW[1]~input_o ) ) ) ) # ( \SW[0]~input_o  & ( !\SW[2]~input_o  & ( !\SW[3]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( !\SW[2]~input_o  & ( (!\SW[3]~input_o  & 
// \SW[1]~input_o ) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux8~0 .extended_lut = "off";
defparam \display|Mux8~0 .lut_mask = 64'h0A0AAAAA00005A5A;
defparam \display|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N27
cyclonev_lcell_comb \display|Mux7~0 (
// Equation(s):
// \display|Mux7~0_combout  = ( \SW[3]~input_o  & ( \SW[2]~input_o  & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( \SW[2]~input_o  & ( (!\SW[1]~input_o ) # (!\SW[0]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[2]~input_o  ) ) # ( 
// !\SW[3]~input_o  & ( !\SW[2]~input_o  & ( \SW[1]~input_o  ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux7~0 .extended_lut = "off";
defparam \display|Mux7~0 .lut_mask = 64'h5555FFFFFFAA55FF;
defparam \display|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \display|Mux6~0 (
// Equation(s):
// \display|Mux6~0_combout  = ( \SW[5]~input_o  & ( (\SW[7]~input_o  & (!\SW[6]~input_o  & \SW[4]~input_o )) ) ) # ( !\SW[5]~input_o  & ( (!\SW[7]~input_o  & (!\SW[6]~input_o  $ (!\SW[4]~input_o ))) # (\SW[7]~input_o  & (\SW[6]~input_o  & \SW[4]~input_o )) ) 
// )

	.dataa(!\SW[7]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux6~0 .extended_lut = "off";
defparam \display|Mux6~0 .lut_mask = 64'h2929040429290404;
defparam \display|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \display|Mux5~0 (
// Equation(s):
// \display|Mux5~0_combout  = ( \SW[5]~input_o  & ( \SW[6]~input_o  & ( (!\SW[4]~input_o ) # (\SW[7]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( \SW[6]~input_o  & ( !\SW[7]~input_o  $ (!\SW[4]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[6]~input_o  & ( 
// (\SW[7]~input_o  & \SW[4]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux5~0 .extended_lut = "off";
defparam \display|Mux5~0 .lut_mask = 64'h000005055A5AF5F5;
defparam \display|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N21
cyclonev_lcell_comb \display|Mux4~0 (
// Equation(s):
// \display|Mux4~0_combout  = ( \SW[7]~input_o  & ( (\SW[6]~input_o  & ((!\SW[4]~input_o ) # (\SW[5]~input_o ))) ) ) # ( !\SW[7]~input_o  & ( (!\SW[4]~input_o  & (!\SW[6]~input_o  & \SW[5]~input_o )) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux4~0 .extended_lut = "off";
defparam \display|Mux4~0 .lut_mask = 64'h00A00A0F00A00A0F;
defparam \display|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \display|Mux3~0 (
// Equation(s):
// \display|Mux3~0_combout  = ( \SW[7]~input_o  & ( \SW[6]~input_o  & ( (\SW[4]~input_o  & \SW[5]~input_o ) ) ) ) # ( !\SW[7]~input_o  & ( \SW[6]~input_o  & ( !\SW[4]~input_o  $ (\SW[5]~input_o ) ) ) ) # ( \SW[7]~input_o  & ( !\SW[6]~input_o  & ( 
// (!\SW[4]~input_o  & \SW[5]~input_o ) ) ) ) # ( !\SW[7]~input_o  & ( !\SW[6]~input_o  & ( (\SW[4]~input_o  & !\SW[5]~input_o ) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[5]~input_o ),
	.datae(!\SW[7]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux3~0 .extended_lut = "off";
defparam \display|Mux3~0 .lut_mask = 64'h550000AAAA550055;
defparam \display|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \display|Mux2~0 (
// Equation(s):
// \display|Mux2~0_combout  = ( \SW[4]~input_o  & ( (!\SW[7]~input_o ) # ((!\SW[6]~input_o  & !\SW[5]~input_o )) ) ) # ( !\SW[4]~input_o  & ( (\SW[6]~input_o  & (!\SW[7]~input_o  & !\SW[5]~input_o )) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux2~0 .extended_lut = "off";
defparam \display|Mux2~0 .lut_mask = 64'h4040ECEC4040ECEC;
defparam \display|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \display|Mux1~0 (
// Equation(s):
// \display|Mux1~0_combout  = ( \SW[5]~input_o  & ( \SW[6]~input_o  & ( (!\SW[7]~input_o  & \SW[4]~input_o ) ) ) ) # ( !\SW[5]~input_o  & ( \SW[6]~input_o  & ( (\SW[7]~input_o  & \SW[4]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[6]~input_o  & ( 
// !\SW[7]~input_o  ) ) ) # ( !\SW[5]~input_o  & ( !\SW[6]~input_o  & ( (!\SW[7]~input_o  & \SW[4]~input_o ) ) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux1~0 .extended_lut = "off";
defparam \display|Mux1~0 .lut_mask = 64'h0A0AAAAA05050A0A;
defparam \display|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \display|Mux0~0 (
// Equation(s):
// \display|Mux0~0_combout  = ( \SW[5]~input_o  & ( \SW[7]~input_o  ) ) # ( !\SW[5]~input_o  & ( \SW[7]~input_o  & ( (!\SW[6]~input_o ) # (\SW[4]~input_o ) ) ) ) # ( \SW[5]~input_o  & ( !\SW[7]~input_o  & ( (!\SW[4]~input_o ) # (!\SW[6]~input_o ) ) ) ) # ( 
// !\SW[5]~input_o  & ( !\SW[7]~input_o  & ( \SW[6]~input_o  ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(!\SW[5]~input_o ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Mux0~0 .extended_lut = "off";
defparam \display|Mux0~0 .lut_mask = 64'h0F0FFAFAF5F5FFFF;
defparam \display|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y81_N35
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y50_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
