// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#include <linux/io.h>
#include <linux/export.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/cpumask.h>
#include <linux/cpu.h>
#include <mt6885_dcm_internal.h>
#include "mtk_dcm.h"

#define DEBUGLINE dcm_pr_info("%s %d\n", __func__, __LINE__)



unsigned int all_dcm_type =
		(ARMCORE_DCM_TYPE | MCUSYS_DCM_TYPE | STALL_DCM_TYPE |
		INFRA_DCM_TYPE | DDRPHY_DCM_TYPE | EMI_DCM_TYPE
		| DRAMC_DCM_TYPE | BIG_CORE_DCM_TYPE);

#if defined(BUSDVT_ONLY_MD)
static unsigned int init_dcm_type = BUSDVT_DCM_TYPE;
#else
unsigned int init_dcm_type =
		(ARMCORE_DCM_TYPE | MCUSYS_DCM_TYPE | STALL_DCM_TYPE |
		INFRA_DCM_TYPE | BIG_CORE_DCM_TYPE);
#endif

#if IS_ENABLED(__KERNEL__) && IS_ENABLED(CONFIG_OF)
unsigned long  dcm_mp_cpusys_top_base;
unsigned long  dcm_cpccfg_reg_base;
unsigned long  dcm_infracfg_ao_base;
/* infra_cfg_ao_mem : can't change on-the-fly */
unsigned long  dcm_sub_infracfg_ao_mem_base;
unsigned long  dcm_infracfg_ao_mem_base;
unsigned long  dcm_infra_ao_bcrm_base;

/* emi */
unsigned long  dcm_emi_base;
unsigned long  dcm_sub_emi_base;

/* dramc */
/* ddrphy */
unsigned long  dcm_chn0_emi_base;
unsigned long  dcm_dramc_ch0_top5_base;
unsigned long  dcm_chn1_emi_base;
unsigned long  dcm_dramc_ch1_top5_base;
unsigned long  dcm_chn2_emi_base;
unsigned long  dcm_dramc_ch2_top5_base;
unsigned long  dcm_chn3_emi_base;
unsigned long  dcm_dramc_ch3_top5_base;

/* the DCMs that not used actually */
unsigned long  dcm_sspm_base;
unsigned long  dcm_audio_base;


#endif /* #if IS_ENABLED(__KERNEL__) && IS_ENABLED(CONFIG_OF) */

#define DCM_NODE "mediatek,mt6885-dcm"

short is_dcm_bringup(void)
{
#ifdef DCM_BRINGUP
	dcm_pr_info("%s: skipped for bring up\n", __func__);
	return 1;
#else
	return 0;
#endif
}

struct DCM_BASE dcm_base_array[] = {
	DCM_BASE_INFO(dcm_infracfg_ao_base),
	DCM_BASE_INFO(dcm_infracfg_ao_mem_base),
	DCM_BASE_INFO(dcm_infra_ao_bcrm_base),
	DCM_BASE_INFO(dcm_emi_base),
	DCM_BASE_INFO(dcm_sub_emi_base),
	DCM_BASE_INFO(dcm_chn0_emi_base),
	DCM_BASE_INFO(dcm_dramc_ch0_top5_base),
	DCM_BASE_INFO(dcm_chn1_emi_base),
	DCM_BASE_INFO(dcm_dramc_ch1_top5_base),
	DCM_BASE_INFO(dcm_chn2_emi_base),
	DCM_BASE_INFO(dcm_dramc_ch2_top5_base),
	DCM_BASE_INFO(dcm_chn3_emi_base),
	DCM_BASE_INFO(dcm_dramc_ch3_top5_base),
	DCM_BASE_INFO(dcm_sub_infracfg_ao_mem_base),
	DCM_BASE_INFO(dcm_sspm_base),
	DCM_BASE_INFO(dcm_audio_base),
	DCM_BASE_INFO(dcm_mp_cpusys_top_base),
	DCM_BASE_INFO(dcm_cpccfg_reg_base),
};


/*****************************************
 * following is implementation per DCM module.
 * 1. per-DCM function is 1-argu with ON/OFF/MODE option.
 *****************************************/
int dcm_topckg(int on)
{
	return 0;
}

void dcm_infracfg_ao_emi_indiv(int on)
{
}

int dcm_infra_preset(int on)
{
	return 0;
}

static int dcm_infra_is_on(void)
{
	bool ret = true;

	ret &= dcm_infracfg_ao_aximem_bus_dcm_is_on();
	ret &= dcm_infracfg_ao_aximem_bus_dcm_is_on();
	ret &= dcm_infracfg_ao_infra_bus_dcm_is_on();
	/*ret &= dcm_infracfg_ao_infra_conn_bus_dcm_is_on();*/
	ret &= dcm_infracfg_ao_infra_rx_p2p_dcm_is_on();
	ret &= dcm_infracfg_ao_peri_bus_dcm_is_on();
	ret &= dcm_infracfg_ao_peri_module_dcm_is_on();
	ret &= dcm_infra_ao_bcrm_infra_bus_dcm_is_on();
	ret &= dcm_infra_ao_bcrm_peri_bus_dcm_is_on();

	return ret;
}

int dcm_infra(int on)
{
	/* INFRACFG_AO */
	/* Review this group with PIC*/
	dcm_infracfg_ao_aximem_bus_dcm(on);
	dcm_infracfg_ao_infra_bus_dcm(on);
	/*dcm_infracfg_ao_infra_conn_bus_dcm(on);*/
	dcm_infracfg_ao_infra_rx_p2p_dcm(on);
	dcm_infracfg_ao_peri_bus_dcm(on);
	dcm_infracfg_ao_peri_module_dcm(on);

	/* INFRACFG_AO_MEM */
	/* move to preloader */
	/* dcm_infracfg_ao_mem_dcm_emi_group(on); */

	/* INFRA_AO_BCRM */
	dcm_infra_ao_bcrm_infra_bus_dcm(on);
	dcm_infra_ao_bcrm_peri_bus_dcm(on);
	/* SUB_INFRACFG_AO_MEM */

	/* move to preloader */
	/* dcm_sub_infracfg_ao_mem_dcm_emi_group(on); */

	return 0;
}

int dcm_peri(int on)
{
	return 0;
}

static  int dcm_armcore_is_on(void)
{
	bool ret = true;

	ret &= dcm_mp_cpusys_top_bus_pll_div_dcm_is_on();
#if !IS_ENABLED(CONFIG_MTK_PLAT_POWER_6893)
	ret &= dcm_mp_cpusys_top_cpu_pll_div_0_dcm_is_on();
	ret &= dcm_mp_cpusys_top_cpu_pll_div_1_dcm_is_on();
	ret &= dcm_mp_cpusys_top_cpu_pll_div_2_dcm_is_on();
	ret &= dcm_mp_cpusys_top_cpu_pll_div_3_dcm_is_on();
	ret &= dcm_mp_cpusys_top_cpu_pll_div_4_dcm_is_on();
#endif

	return ret;
}

int dcm_armcore(int mode)
{
	dcm_mp_cpusys_top_bus_pll_div_dcm(mode);
#if !IS_ENABLED(CONFIG_MTK_PLAT_POWER_6893)
	dcm_mp_cpusys_top_cpu_pll_div_0_dcm(mode);
	dcm_mp_cpusys_top_cpu_pll_div_1_dcm(mode);
	dcm_mp_cpusys_top_cpu_pll_div_2_dcm(mode);
	dcm_mp_cpusys_top_cpu_pll_div_3_dcm(mode);
	dcm_mp_cpusys_top_cpu_pll_div_4_dcm(mode);
#endif

	return 0;
}

static int dcm_mcusys_is_on(void)
{
	bool ret = true;

	ret &= dcm_mp_cpusys_top_adb_dcm_is_on();
	ret &= dcm_mp_cpusys_top_apb_dcm_is_on();
	ret &= dcm_mp_cpusys_top_cpubiu_dcm_is_on();
	ret &= dcm_mp_cpusys_top_misc_dcm_is_on();
	ret &= dcm_mp_cpusys_top_mp0_qdcm_is_on();
	ret &= dcm_cpccfg_reg_emi_wfifo_is_on();
	ret &= dcm_mp_cpusys_top_last_cor_idle_dcm_is_on();

	return ret;
}

int dcm_mcusys(int on)
{
	dcm_mp_cpusys_top_adb_dcm(on);
	dcm_mp_cpusys_top_apb_dcm(on);
	dcm_mp_cpusys_top_cpubiu_dcm(on);

	dcm_mp_cpusys_top_misc_dcm(on);
	dcm_mp_cpusys_top_mp0_qdcm(on);

	/* CPCCFG_REG */
	dcm_cpccfg_reg_emi_wfifo(on);
	dcm_mp_cpusys_top_last_cor_idle_dcm(on);

	return 0;
}

int dcm_mcusys_preset(int on)
{
	return 0;
}

int dcm_big_core_preset(void)
{
	return 0;
}

int dcm_big_core(int on)
{
	return 0;
}

int dcm_stall_preset(int on)
{
	return 0;
}

static int dcm_stall_is_on(void)
{
	bool ret = true;

	ret &= dcm_mp_cpusys_top_core_stall_dcm_is_on();
	ret &= dcm_mp_cpusys_top_fcm_stall_dcm_is_on();

	return ret;
}

int dcm_stall(int on)
{
	dcm_mp_cpusys_top_core_stall_dcm(on);
	dcm_mp_cpusys_top_fcm_stall_dcm(on);

	return 0;
}

int dcm_gic_sync(int on)
{
	return 0;
}

int dcm_last_core(int on)
{
	return 0;
}

int dcm_rgu(int on)
{
	return 0;
}

int dcm_dramc_ao(int on)
{
	return 0;
}

int dcm_ddrphy(int on)
{
	return 0;
}

int dcm_emi(int on)
{
	return 0;
}

int dcm_lpdma(int on)
{
	return 0;
}

int dcm_pwrap(int on)
{
	return 0;
}

int dcm_mcsi_preset(int on)
{
	return 0;
}

int dcm_mcsi(int on)
{
	return 0;
}

void get_init_state_and_type(unsigned int *type, int *state)
{
#if defined(DCM_DEFAULT_ALL_OFF)
	*type = ALL_DCM_TYPE;
	*state = DCM_OFF;
#elif defined(ENABLE_DCM_IN_LK)
	*type = INIT_DCM_TYPE_BY_K;
	*state = DCM_INIT;
#else
	*type = init_dcm_type;
	*state = DCM_INIT;
#endif
}
void dcm_dump_regs(void)
{
	dcm_pr_info("\n******** dcm dump register *********\n");

	/* mcusys */
	REG_DUMP(MP_CPUSYS_TOP_CPU_PLLDIV_CFG0);
	REG_DUMP(MP_CPUSYS_TOP_CPU_PLLDIV_CFG1);
	REG_DUMP(MP_CPUSYS_TOP_CPU_PLLDIV_CFG2);
	REG_DUMP(MP_CPUSYS_TOP_CPU_PLLDIV_CFG3);
	REG_DUMP(MP_CPUSYS_TOP_CPU_PLLDIV_CFG4);
	REG_DUMP(MP_CPUSYS_TOP_BUS_PLLDIV_CFG);
	REG_DUMP(MP_CPUSYS_TOP_MCSIC_DCM0);
	REG_DUMP(MP_CPUSYS_TOP_MP_ADB_DCM_CFG0);
	REG_DUMP(MP_CPUSYS_TOP_MP_ADB_DCM_CFG4);
	REG_DUMP(MP_CPUSYS_TOP_MP_MISC_DCM_CFG0);
	REG_DUMP(MP_CPUSYS_TOP_MCUSYS_DCM_CFG0);
	REG_DUMP(CPCCFG_REG_EMI_WFIFO);
	REG_DUMP(MP_CPUSYS_TOP_MP0_DCM_CFG0);
	REG_DUMP(MP_CPUSYS_TOP_MP0_DCM_CFG7);


	/* infra_ao */
	REG_DUMP(INFRA_BUS_DCM_CTRL);
	REG_DUMP(PERI_BUS_DCM_CTRL);
	REG_DUMP(P2P_RX_CLK_ON);
	REG_DUMP(MODULE_SW_CG_2_SET);
	REG_DUMP(MODULE_SW_CG_2_CLR);
	REG_DUMP(INFRA_AXIMEM_IDLE_BIT_EN_0);

	/* sub infro*/
	REG_DUMP(SUB_INFRA_EMI_IDLE_BIT_EN_0);
	REG_DUMP(SUB_INFRA_EMI_IDLE_BIT_EN_1);
	REG_DUMP(SUB_INFRA_EMI_DCM_CFG0);
	REG_DUMP(SUB_INFRA_EMI_DCM_CFG1);
	REG_DUMP(SUB_INFRA_EMI_DCM_CFG2);
	REG_DUMP(SUB_INFRA_EMI_M0M1_IDLE_BIT_EN_0);
	REG_DUMP(SUB_INFRA_EMI_M0M1_IDLE_BIT_EN_1);
	REG_DUMP(SUB_INFRA_EMI_M2M5_IDLE_BIT_EN_0);
	REG_DUMP(SUB_INFRA_EMI_M2M5_IDLE_BIT_EN_1);
	REG_DUMP(SUB_INFRA_EMI_M3_IDLE_BIT_EN_0);
	REG_DUMP(SUB_INFRA_EMI_M3_IDLE_BIT_EN_1);
	REG_DUMP(SUB_INFRA_EMI_M4_IDLE_BIT_EN_0);
	REG_DUMP(SUB_INFRA_EMI_M4_IDLE_BIT_EN_1);
	REG_DUMP(SUB_INFRA_EMI_M6M7_IDLE_BIT_EN_0);
	REG_DUMP(SUB_INFRA_EMI_M6M7_IDLE_BIT_EN_1);
	REG_DUMP(SUB_INFRA_EMI_VPU_IDLE_BIT_EN_0);
	REG_DUMP(SUB_INFRA_EMI_VPU_IDLE_BIT_EN_1);

	/* infra emi */
	REG_DUMP(INFRA_EMI_DCM_CFG0);
	REG_DUMP(INFRA_EMI_DCM_CFG1);
	REG_DUMP(INFRA_EMI_DCM_CFG2);
	REG_DUMP(TOP_CK_ANCHOR_CFG);
	REG_DUMP(INFRA_EMI_IDLE_BIT_EN_0);
	REG_DUMP(INFRA_EMI_IDLE_BIT_EN_1);
	REG_DUMP(INFRA_EMI_IDLE_BIT_EN_2);
	REG_DUMP(INFRA_EMI_IDLE_BIT_EN_3);
	REG_DUMP(INFRA_EMI_M0M1_IDLE_BIT_EN_0);
	REG_DUMP(INFRA_EMI_M0M1_IDLE_BIT_EN_1);
	REG_DUMP(INFRA_EMI_M0M1_IDLE_BIT_EN_2);
	REG_DUMP(INFRA_EMI_M0M1_IDLE_BIT_EN_3);
	REG_DUMP(INFRA_EMI_M2M5_IDLE_BIT_EN_0);
	REG_DUMP(INFRA_EMI_M2M5_IDLE_BIT_EN_1);
	REG_DUMP(INFRA_EMI_M2M5_IDLE_BIT_EN_2);
	REG_DUMP(INFRA_EMI_M2M5_IDLE_BIT_EN_3);
	REG_DUMP(INFRA_EMI_M3_IDLE_BIT_EN_0);
	REG_DUMP(INFRA_EMI_M3_IDLE_BIT_EN_1);
	REG_DUMP(INFRA_EMI_M3_IDLE_BIT_EN_2);
	REG_DUMP(INFRA_EMI_M3_IDLE_BIT_EN_3);
	REG_DUMP(INFRA_EMI_M4_IDLE_BIT_EN_0);
	REG_DUMP(INFRA_EMI_M4_IDLE_BIT_EN_1);
	REG_DUMP(INFRA_EMI_M4_IDLE_BIT_EN_2);
	REG_DUMP(INFRA_EMI_M4_IDLE_BIT_EN_3);
	REG_DUMP(INFRA_EMI_M6M7_IDLE_BIT_EN_0);
	REG_DUMP(INFRA_EMI_M6M7_IDLE_BIT_EN_1);
	REG_DUMP(INFRA_EMI_M6M7_IDLE_BIT_EN_2);
	REG_DUMP(INFRA_EMI_M6M7_IDLE_BIT_EN_3);
	REG_DUMP(INFRA_EMI_SRAM_IDLE_BIT_EN_0);
	REG_DUMP(INFRA_EMI_SRAM_IDLE_BIT_EN_1);
	REG_DUMP(INFRA_EMI_SRAM_IDLE_BIT_EN_2);
	REG_DUMP(INFRA_EMI_SRAM_IDLE_BIT_EN_3);
	REG_DUMP(VDNR_DCM_TOP_INFRA_PAR_BUS_u_INFRA_PAR_BUS_CTRL_0);
	REG_DUMP(VDNR_DCM_TOP_INFRA_PAR_BUS_u_INFRA_PAR_BUS_CTRL_1);
	REG_DUMP(VDNR_DCM_TOP_INFRA_PAR_BUS_u_INFRA_PAR_BUS_CTRL_2);
	REG_DUMP(VDNR_DCM_TOP_INFRA_PAR_BUS_u_INFRA_PAR_BUS_CTRL_13);


	/* emi */
	REG_DUMP(EMI_CONM);
	REG_DUMP(EMI_CONN);
	REG_DUMP(EMI_THRO_CTRL0);
	REG_DUMP(SUB_EMI_EMI_CONM);
	REG_DUMP(SUB_EMI_EMI_CONN);
	REG_DUMP(SUB_EMI_EMI_THRO_CTRL0);
	REG_DUMP(CHN0_EMI_CHN_EMI_CONB);


	/* dramc */
	/* ddrphy */
	REG_DUMP(DRAMC_CH0_TOP5_MISC_CG_CTRL0);
	REG_DUMP(DRAMC_CH0_TOP5_MISC_CG_CTRL2);
	REG_DUMP(DRAMC_CH0_TOP5_MISC_DQSG_RETRY1);
	REG_DUMP(DRAMC_CH0_TOP5_MISC_APB);
	REG_DUMP(DRAMC_CH0_TOP5_MISC_CTRL2);
	REG_DUMP(CHN1_EMI_CHN_EMI_CONB);
	REG_DUMP(DRAMC_CH1_TOP5_MISC_CG_CTRL0);
	REG_DUMP(DRAMC_CH1_TOP5_MISC_CG_CTRL2);
	REG_DUMP(DRAMC_CH1_TOP5_MISC_DQSG_RETRY1);
	REG_DUMP(DRAMC_CH1_TOP5_MISC_APB);
	REG_DUMP(DRAMC_CH1_TOP5_MISC_CTRL2);
	REG_DUMP(CHN2_EMI_CHN_EMI_CONB);
	REG_DUMP(DRAMC_CH2_TOP5_MISC_CG_CTRL0);
	REG_DUMP(DRAMC_CH2_TOP5_MISC_CG_CTRL2);
	REG_DUMP(DRAMC_CH2_TOP5_MISC_DQSG_RETRY1);
	REG_DUMP(DRAMC_CH2_TOP5_MISC_APB);
	REG_DUMP(DRAMC_CH2_TOP5_MISC_CTRL2);
	REG_DUMP(CHN3_EMI_CHN_EMI_CONB);
	REG_DUMP(DRAMC_CH3_TOP5_MISC_CG_CTRL0);
	REG_DUMP(DRAMC_CH3_TOP5_MISC_CG_CTRL2);
	REG_DUMP(DRAMC_CH3_TOP5_MISC_DQSG_RETRY1);
	REG_DUMP(DRAMC_CH3_TOP5_MISC_APB);
	REG_DUMP(DRAMC_CH3_TOP5_MISC_CTRL2);

}
struct DCM_OPS dcm_ops = {
	.dump_regs = (DCM_FUNC_VOID_VOID) dcm_dump_regs,
	.get_init_state_and_type = (DCM_FUNC_VOID_UINTR_INTR) get_init_state_and_type,
};



//need to review
static int dcm_peri_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_emi_is_on(void)
{
	int ret = 1;

	ret &= dcm_chn0_emi_chn_emi_dcm_is_on();
	return ret;
}

static int dcm_dramc_ao_is_on(void)
{
	int ret = 1;

	ret &= dcm_chn0_emi_chn_emi_dcm_is_on();
	return ret;
}


static int dcm_big_core_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_gic_sync_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_last_core_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_rgu_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_topckg_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_lpdma_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_mcsi_is_on(void)
{
	int ret = 1;

	return ret;
}

static int dcm_ddrphy_is_on(void)
{
	int ret = 1;

	return ret;
}
static struct DCM dcm_array[] = {
	{
	 .typeid = ARMCORE_DCM_TYPE,
	 .name = "ARMCORE_DCM",
	 .func = (DCM_FUNC) dcm_armcore,
	 .is_on_func = dcm_armcore_is_on,
	 .default_state = ARMCORE_DCM_MODE1,
	 },
	{
	 .typeid = MCUSYS_DCM_TYPE,
	 .name = "MCUSYS_DCM",
	 .func = (DCM_FUNC) dcm_mcusys,
	 .is_on_func = dcm_mcusys_is_on,
	 .default_state = MCUSYS_DCM_ON,
	 },
	{
	 .typeid = INFRA_DCM_TYPE,
	 .name = "INFRA_DCM",
	 .func = (DCM_FUNC) dcm_infra,
	 .is_on_func = dcm_infra_is_on,
	 .default_state = INFRA_DCM_ON,
	 },
	{
	 .typeid = PERI_DCM_TYPE,
	 .name = "PERI_DCM",
	 .func = (DCM_FUNC) dcm_peri,
	 .is_on_func = dcm_peri_is_on,
	 .default_state = PERI_DCM_ON,
	 },
	{
	 .typeid = EMI_DCM_TYPE,
	 .name = "EMI_DCM",
	 .func = (DCM_FUNC) dcm_emi,
	 .is_on_func = dcm_emi_is_on,
	 .default_state = EMI_DCM_ON,
	 },
	{
	 .typeid = DRAMC_DCM_TYPE,
	 .name = "DRAMC_DCM",
	 .func = (DCM_FUNC) dcm_dramc_ao,
	 .is_on_func = dcm_dramc_ao_is_on,
	 .default_state = DRAMC_AO_DCM_ON,
	 },
	{
	 .typeid = DDRPHY_DCM_TYPE,
	 .name = "DDRPHY_DCM",
	 .func = (DCM_FUNC) dcm_ddrphy,
	 .is_on_func = dcm_ddrphy_is_on,
	 .default_state = DDRPHY_DCM_ON,
	 },
	{
	 .typeid = STALL_DCM_TYPE,
	 .name = "STALL_DCM",
	 .func = (DCM_FUNC) dcm_stall,
	 .is_on_func = dcm_stall_is_on,
	 .default_state = STALL_DCM_ON,
	 },
	{
	 .typeid = BIG_CORE_DCM_TYPE,
	 .name = "BIG_CORE_DCM",
	 .func = (DCM_FUNC) dcm_big_core,
	 .is_on_func = dcm_big_core_is_on,
	 .default_state = BIG_CORE_DCM_ON,
	 },
	{
	 .typeid = GIC_SYNC_DCM_TYPE,
	 .name = "GIC_SYNC_DCM",
	 .func = (DCM_FUNC) dcm_gic_sync,
	 .is_on_func = dcm_gic_sync_is_on,
	 .default_state = GIC_SYNC_DCM_ON,
	 },
	{
	 .typeid = LAST_CORE_DCM_TYPE,
	 .name = "LAST_CORE_DCM",
	 .func = (DCM_FUNC) dcm_last_core,
	 .is_on_func = dcm_last_core_is_on,
	 .default_state = LAST_CORE_DCM_ON,
	 },
	{
	 .typeid = RGU_DCM_TYPE,
	 .name = "RGU_CORE_DCM",
	 .func = (DCM_FUNC) dcm_rgu,
	 .is_on_func = dcm_rgu_is_on,
	 .default_state = RGU_DCM_ON,
	 },
	{
	 .typeid = TOPCKG_DCM_TYPE,
	 .name = "TOPCKG_DCM",
	 .func = (DCM_FUNC) dcm_topckg,
	 .is_on_func = dcm_topckg_is_on,
	 .default_state = TOPCKG_DCM_ON,
	 },
	{
	 .typeid = LPDMA_DCM_TYPE,
	 .name = "LPDMA_DCM",
	 .func = (DCM_FUNC) dcm_lpdma,
	 .is_on_func = dcm_lpdma_is_on,
	 .default_state = LPDMA_DCM_ON,
	 },
	{
	 .typeid = MCSI_DCM_TYPE,
	 .name = "MCSI_DCM",
	 .func = (DCM_FUNC) dcm_mcsi,
	 .is_on_func = dcm_mcsi_is_on,
	 .default_state = MCSI_DCM_ON,
	 },
	/* Keep this NULL element for array traverse */
	{0},

};



/**/
void dcm_array_register(void)
{
	mt_dcm_array_register(dcm_array, &dcm_ops);
}

/*From DCM COMMON*/

#if IS_ENABLED(CONFIG_OF)
int mt_dcm_dts_map(void)
{
	struct device_node *node;
	unsigned int i;
	/* dcm */
	node = of_find_compatible_node(NULL, NULL, DCM_NODE);
	if (!node) {
		dcm_pr_info("error: cannot find node %s\n", DCM_NODE);
		return -1;
	}

	for (i = 0; i < ARRAY_SIZE(dcm_base_array); i++) {
		//*dcm_base_array[i].base= (unsigned long)of_iomap(node, i);
		*(dcm_base_array[i].base) = (unsigned long)of_iomap(node, i);

		if (!*(dcm_base_array[i].base)) {
			dcm_pr_info("error: cannot iomap base %s\n",
				dcm_base_array[i].name);
			return -1;
		}
	}
	/* infracfg_ao */
	return 0;
}
#else
int mt_dcm_dts_map(void)
{
	return 0;
}
#endif /* #if IS_ENABLED(CONFIG_PM) */


void dcm_pre_init(void)
{
	dcm_pr_info("weak function of %s\n", __func__);
}

static int __init mt6885_dcm_init(void)
{
	int ret = 0;

	if (is_dcm_bringup())
		return 0;

	if (is_dcm_initialized())
		return 0;

	if (mt_dcm_dts_map()) {
		dcm_pr_notice("%s: failed due to DTS failed\n", __func__);
		return -1;
	}

	dcm_array_register();

	ret = mt_dcm_common_init();

	return ret;
}

static void __exit mt6885_dcm_exit(void)
{
}
MODULE_SOFTDEP("pre:mtk_dcm.ko");
module_init(mt6885_dcm_init);
module_exit(mt6885_dcm_exit);

MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("MediaTek DCM driver");
