#include <ATen/Context.h>
#include <ATen/NativeFunctions.h>
#include <ATen/native/LinearAlgebraUtils.h>
#include <ATen/native/Resize.h>
#include <core/detail/OffsetCalculator.h>
#include <oneDNN/oneDNN.h>
#include <runtime/Utils.h>
#include <tensor/TensorMeta.h>

#include <oneapi/dnnl/dnnl.hpp>

using namespace torch_ipex::xpu::dpcpp;

namespace at {
namespace AtenIpexTypeXPU {
using namespace native;
// std::tuple<Tensor, Tensor, Tensor> _det_lu_based_helper(const Tensor& self) {
//   // fallback to at::native::_det_lu_based_helper
//   return at::native::_det_lu_based_helper(self);
// }

// we consider 6 Taylor expansions of degree
// 1, 2, 4, 8, 12, 18
constexpr int total_n_degs = 6;

Tensor operator_1_norm(const Tensor& tensor) {
  return std::get<0>(tensor.abs().sum(-2).max(-1));
}

static inline void squareCheckInputs(
    const Tensor& self,
    const char* const f_name,
    const char* const arg_name = "A") {
  checkIsMatrix(self, f_name, arg_name);
  TORCH_CHECK(
      self.size(-1) == self.size(-2),
      f_name,
      ": ",
      arg_name,
      " must be batches of square matrices, "
      "but they are ",
      self.size(-2),
      " by ",
      self.size(-1),
      " matrices");
}

// Makes `buffer` to store `num_matrices` number of matrices needed for
// compute the matrix exponentials of different orders, i.e.
// first `num_matrices` matrices from the list l := {I, A, A^2, A^3, A^6}
// in a contiguous block of memory such that
// buffer[0, ...] = l[0], // I
// buffer[1, ...] = l[1], // A
// ...
// buffer[num_matrices - 1, ...] = l[num_matries - 1]
void _fill_matrix_powers(Tensor& buffer, const Tensor& a, int num_matrices) {
  auto a_sizes_minus_last = a.sizes().vec();
  a_sizes_minus_last.pop_back();
  // fill I
  buffer.select(0, 0).copy_(at::diag_embed(
      at::ones({1}, buffer.options()).expand(a_sizes_minus_last)));

  // fill a
  buffer.select(0, 1).copy_(a);

  // fill a^2
  if (2 <= num_matrices - 1) {
    auto out_for_2 = buffer.select(0, 2); // out for a^2
    at::native::matmul_out(buffer.select(0, 1), buffer.select(0, 1), out_for_2);
  }

  // fill a^3
  if (3 <= num_matrices - 1) {
    auto out_for_3 = buffer.select(0, 3); // out for a^3
    at::native::matmul_out(buffer.select(0, 1), buffer.select(0, 2), out_for_3);
  }

  // fill a^6
  if (4 <= num_matrices - 1) {
    auto out_for_4 = buffer.select(0, 4); // out for a^6
    at::native::matmul_out(buffer.select(0, 3), buffer.select(0, 3), out_for_4);
  }
}

inline Tensor _move_memory_if_xpu_input(const Tensor& mem, const Tensor& in) {
  return (in.device().type() == at::kXPU) ? mem.to(at::device_of(in).value())
                                          : mem;
}

// convert a 1D blob to a 2D Tensor of size [1, blob.size()]
// such that blob.device() == in.device())
// designed to be used with _compute_linear_combination
template <typename scalar_t>
inline Tensor _blob_to_Tensor(
    std::initializer_list<scalar_t> blob,
    const Tensor& in) {
  // we convert to void* expecitly because begin() returns
  // a pointer to a constant.
  // Blob is assumed to be a 1D array, that is why
  // we also insert a fake dimension so that the result could directly
  // be used in _compute_linear_combination
  auto tensor = at::from_blob(
                    (void*)blob.begin(),
                    blob.size(),
                    c10::toRealValueType(in.scalar_type()))
                    .unsqueeze(0);
  return _move_memory_if_xpu_input(tensor, in);
}

template <typename scalar_t, int ROW, int COL>
using array2d = std::array<std::array<scalar_t, COL>, ROW>;

// Allocates a buffers of uninitialized or zero values
// of shape [n_copies, a.size()]
Tensor _allocate_buffer(const Tensor& a, int n_copies, bool is_zero = false) {
  auto res = at::empty(
      {n_copies, a.size(0), a.size(1), a.size(2)},
      a.options().memory_format(at::MemoryFormat::Contiguous));

  if (is_zero) {
    res.zero_();
  }

  return res;
}

template <typename scalar_t>
inline Tensor _linear_combination(
    const Tensor& t,
    std::initializer_list<scalar_t> blob) {
  // _blob_to_Tensor converts blob to a 2D tensor for
  // _compute_linear_combination. If this tensor is of shape (1, *), the result
  // of _compute_linear_combination is going to be of shape (1, *t.shape) so we
  // squeeze(0) so that for any t with t.dim() >= 1: t.dim() ==
  // _compute_linear_combination(t, ...).dim().
  return AtenIpexTypeXPU::_compute_linear_combination(
             t, _blob_to_Tensor<scalar_t>(blob, t))
      .squeeze(0);
}

// I + A
Tensor compute_T1(const Tensor& A) {
  // 2 for {I, A}
  auto As = _allocate_buffer(A, 2);
  _fill_matrix_powers(As, A, 2);
  return As.sum(0);
}

// I + A + A^2 / 2
Tensor compute_T2(const Tensor& A) {
  auto As = _allocate_buffer(A, 3);
  // 3 for {I, A, A^2}
  _fill_matrix_powers(As, A, 3);
  As.select(0, 2).div_(2.0);
  return As.sum(0);
}

// I + A + A^2 * (I / 2 + A / 6 + A^2 / 24)
template <typename scalar_t>
Tensor compute_T4(const Tensor& A) {
  auto As = _allocate_buffer(A, 4);
  // 3 for {I, A, A^2}
  _fill_matrix_powers(As, A, 3);

  // output for A^2 * (I / 2 + A / 6 + A^2 / 24)
  auto out_for_a2 = As.select(0, 3);
  at::native::matmul_out(
      // contains A^2
      As.select(0, 2),
      // computes (I / 2 + A / 6 + A^2 / 24)
      _linear_combination<scalar_t>(
          As.narrow(0, 0, 3), {1 / 2.0, 1 / 6.0, 1 / 24.0}),
      out_for_a2);

  // I + A + A^2 * (I / 2 + A / 6 + A^2 / 24)
  return _linear_combination<scalar_t>(As, {1.0, 1.0, 0.0, 1.0});
}

template <typename scalar_t>
Tensor compute_T8(const Tensor& A) {
  constexpr scalar_t sqrt_177 = 0.1330413469565007072504e+2;
  constexpr scalar_t x3 = 2. / 3.;
  constexpr scalar_t x1 = x3 * ((1. + sqrt_177) / 88.);
  constexpr scalar_t x2 = x3 * ((1. + sqrt_177) / 352.);
  constexpr scalar_t x4 = (-271. + 29. * sqrt_177) / (315. * x3);
  constexpr scalar_t x5 = (-11. + 11. * sqrt_177) / (1260. * x3);
  constexpr scalar_t x6 = (-99. + 11. * sqrt_177) / (5040. * x3);
  constexpr scalar_t x7 = (89. - sqrt_177) / (5040. * x3);
  constexpr scalar_t y2 = (857. - 58. * sqrt_177) / 630.;

  auto As = _allocate_buffer(A, 5);
  // 3 for {I, A, A^2}
  _fill_matrix_powers(As, A, 3);

  // output for A4
  auto out_for_a4 = As.select(0, 3);
  // A4 =  A2 * (x1 * A + x2 * A2)
  at::native::matmul_out(
      // As.select(0, 2) = A^2
      As.select(0, 2),
      _linear_combination<scalar_t>(
          // extract {A, A^2} from As
          As.narrow(0, 1, 2),
          {x1, x2}),
      out_for_a4);

  // output for A8
  auto out_for_a8 = As.select(0, 4);
  // A8 = (x3 * A2 + A4) * (x4 * I + x5 * A + x6 * A2 + x7 * A4)
  at::native::matmul_out(
      // x3 * A2 + A4
      _linear_combination<scalar_t>(As.narrow(0, 2, 2), {x3, 1.0}),
      _linear_combination<scalar_t>(As.narrow(0, 0, 4), {x4, x5, x6, x7}),
      out_for_a8);

  // return I + A + y2 * A2 + A8;
  return _linear_combination<scalar_t>(As, {1.0, 1.0, y2, 0.0, 1.0});
}

template <typename scalar_t>
Tensor compute_T12(const Tensor& A) {
  constexpr int num_prods = 4;
  array2d<scalar_t, num_prods, num_prods> b = {
      {{9.0198e-16,
        0.46932117595418237389,
        -0.20099424927047284052,
        -0.04623946134063071740},
       {5.31597895759871264183,
        1.19926790417132231573,
        0.01179296240992997031,
        0.01108844528519167989},
       {0.18188869982170434744,
        0.05502798439925399070,
        0.09351590770535414968,
        0.00610700528898058230},
       {-2.0861320e-13,
        -0.13181061013830184015,
        -0.02027855540589259079,
        -0.00675951846863086359}}};

  // gather coefficients `b` from above into a tensor,
  // and move them to device `device_of(A)`
  auto bs = at::from_blob(
      reinterpret_cast<void*>(&b),
      {num_prods, num_prods},
      {num_prods, 1},
      c10::toRealValueType(A.scalar_type()));
  bs = _move_memory_if_xpu_input(bs, A);

  auto As = _allocate_buffer(A, num_prods);
  _fill_matrix_powers(As, A, num_prods);

  auto Bs = AtenIpexTypeXPU::_compute_linear_combination(As, bs);

  // output for A6
  auto out_for_a6 = As.select(0, 0);
  // compute A6
  Bs.select(0, 2).add_(
      at::native::matmul_out(Bs.select(0, 3), Bs.select(0, 3), out_for_a6));

  // tmp buffer for this matrix product
  return Bs.select(0, 0).add_(at::native::matmul_out(
      Bs.select(0, 1).add_(Bs.select(0, 2)), Bs.select(0, 2), out_for_a6));
}

template <typename scalar_t>
Tensor compute_T18(const Tensor& A) {
  constexpr int num_prods = 5;
  array2d<scalar_t, num_prods, num_prods> b = {
      {{0.,
        -1.00365581030144618291e-01,
        -8.02924648241156932449e-03,
        -8.92138498045729985177e-04,
        0.},
       {0.,
        3.97849749499645077844e-01,
        1.36783778460411720168e+00,
        4.98289622525382669416e-01,
        -6.37898194594723280150e-04},
       {-1.09676396052962061844e+01,
        1.68015813878906206114e+00,
        5.71779846478865511061e-02,
        -6.98210122488052056106e-03,
        3.34975017086070470649e-05},
       {-9.04316832390810593223e-02,
        -6.76404519071381882256e-02,
        6.75961301770459654925e-02,
        2.95552570429315521194e-02,
        -1.39180257516060693404e-05},
       {0.,
        0.,
        -9.23364619367118555360e-02,
        -1.69364939002081722752e-02,
        -1.40086798182036094347e-05}}};

  // gather coefficients `b` from above into a tensor,
  // and move them to device `device_of(A)`
  auto bs = at::from_blob(
      reinterpret_cast<void*>(&b),
      {num_prods, num_prods},
      {num_prods, 1},
      c10::toRealValueType(A.scalar_type()));
  bs = _move_memory_if_xpu_input(bs, A);

  auto As = _allocate_buffer(A, num_prods);
  _fill_matrix_powers(As, A, num_prods);

  auto Bs = AtenIpexTypeXPU::_compute_linear_combination(As, bs);

  // tmp buffer for this matrix product
  auto out_for_a9 = As.select(0, 0);
  // compute A9
  Bs.select(0, 3).add_(
      at::native::matmul_out(Bs.select(0, 0), Bs.select(0, 4), out_for_a9));

  // tmp buffer for this matrix product
  return Bs.select(0, 1).add_(at::native::matmul_out(
      Bs.select(0, 2).add_(Bs.select(0, 3)), Bs.select(0, 3), out_for_a9));
}

template <typename scalar_t>
void compute_T18_scale_square(
    Tensor& mexp_out,
    const Tensor& a,
    const Tensor& norm,
    scalar_t theta) {
  // Scale
  const auto s = at::max(at::zeros_like(norm), at::ceil(at::log2(norm / theta)))
                     .unsqueeze(-1)
                     .unsqueeze(-1)
                     .to(at::kLong);
  const auto pow2s = at::pow(2, s);
  const auto a_scaled = a / pow2s;

  // Square
  auto mexp_scaled = compute_T18<scalar_t>(a_scaled);
  auto s_cpu = (s.device().type() == at::kCPU) ? s : s.to(at::kCPU);
  for (int64_t i = 0; i < mexp_scaled.size(0); ++i) {
    auto s_val = s_cpu.select(0, i).template item<int64_t>();
    auto mexp = mexp_scaled.select(0, i);
    for (int64_t p = 0; p < s_val; ++p) {
      mexp = at::matmul(mexp, mexp);
    }
    mexp_out.select(0, i).copy_(mexp);
  }
}

template <typename scalar_t>
Tensor mexp_impl(
    const Tensor& a,
    std::array<scalar_t, total_n_degs> thetas,
    bool compute_highest_degree_approx = false) {
  auto res = at::empty_like(a);
  const auto norm = operator_1_norm(a);
  // `norm_cpu` is used to decide which Tensors require which approximation
  // based on their norm. This decision takes place on CPU.
  // It requires moving data back and forth between devices when `a` is on XPU,
  // but at the cost of only one sigle CPU-XPU synchronization (instead of 6),
  // and better performance overall (benchmarked).
  const auto norm_cpu =
      (a.device().type() == at::kXPU) ? norm.to(at::kCPU) : norm;

  if (!compute_highest_degree_approx) {
    constexpr std::array<Tensor (*)(const Tensor&), total_n_degs - 1>
        compute_Ts = {
            compute_T1,
            compute_T2,
            compute_T4<scalar_t>,
            compute_T8<scalar_t>,
            compute_T12<scalar_t>};

    for (int i = 0; i < total_n_degs - 1; ++i) {
      auto norm_lower_bound =
          (i == 0) ? static_cast<scalar_t>(-1) : thetas[i - 1];
      auto norm_upper_bound = thetas[i];
      // nonzero returns a 2D tensor, hence squeeze(-1) to make it 1D
      auto idx_curr_norm_interval =
          ((norm_lower_bound < norm_cpu) * (norm_cpu <= norm_upper_bound))
              .nonzero()
              .squeeze(-1);

      if (idx_curr_norm_interval.numel()) {
        auto idx_to_device =
            _move_memory_if_xpu_input(idx_curr_norm_interval, a);
        auto sub_a = at::index_select(a, 0, idx_to_device);
        res.index_put_({idx_to_device}, compute_Ts[i](sub_a));
      }
    }

    // nonzero returns a 2D tensor, hence squeeze(-1) to make it 1D
    auto idx_large_norm =
        (norm_cpu >= thetas[total_n_degs - 2]).nonzero().squeeze(-1);

    if (idx_large_norm.numel()) {
      auto idx_to_device = _move_memory_if_xpu_input(idx_large_norm, a);
      auto a_large_norm = at::index_select(a, 0, idx_to_device);
      auto large_norm_subset = at::index_select(norm, 0, idx_to_device);
      auto mexp_out = at::empty_like(a_large_norm);

      compute_T18_scale_square(
          mexp_out, a_large_norm, large_norm_subset, thetas[total_n_degs - 1]);
      res.index_put_({idx_large_norm}, mexp_out);
    }

    return res;
  }

  compute_T18_scale_square(res, a, norm, thetas[total_n_degs - 1]);

  return res;
}

Tensor mexp(const Tensor& a, bool compute_highest_degree_approx = false) {
  // squash batch dimensions to one dimension for simplicity
  const auto a_3d = a.view({-1, a.size(-2), a.size(-1)});

  if (a.scalar_type() == at::ScalarType::Float ||
      a.scalar_type() == at::ScalarType::ComplexFloat) {
    constexpr std::array<float, total_n_degs> thetas_float = {
        1.192092800768788e-07, // deg 1
        5.978858893805233e-04, // deg 2
        5.116619363445086e-02, // deg 4
        5.800524627688768e-01, // deg 8
        1.461661507209034e+00, // deg 12
        3.010066362817634e+00 // deg 18
    };

    return mexp_impl<float>(a_3d, thetas_float, compute_highest_degree_approx)
        .view(a.sizes());
  } else { // if Double or ComplexDouble
    constexpr std::array<double, total_n_degs> thetas_double = {
        2.220446049250313e-16, // deg 1
        2.580956802971767e-08, // deg 2
        3.397168839976962e-04, // deg 4
        4.991228871115323e-02, // deg 8
        2.996158913811580e-01, // deg 12
        1.090863719290036e+00 // deg 18
    };

    return mexp_impl<double>(a_3d, thetas_double, compute_highest_degree_approx)
        .view(a.sizes());
  }
}

// Computes the matrix exponential for a given batch of squared matrices.
// The implementaion is based on:
//
// Bader, P.; Blanes, S.; Casas, F.
// Computing the Matrix Exponential with an Optimized Taylor Polynomial
// Approximation. Mathematics 2019, 7, 1174.
//
Tensor linalg_matrix_exp(const Tensor& a) {
  squareCheckInputs(a, "linalg.matrix_exp");
  checkFloatingOrComplex(a, "matrix_exp");

  NoTF32Guard disable_tf32;

  // Trivial cases
  const auto n = a.size(-1);
  if (n == 0) {
    return a.clone();
  } else if (n == 1) {
    return a.exp();
  } else {
    return AtenIpexTypeXPU::mexp(a);
  }
}

dnnl::memory make_onednn_memory(
    dnnl::memory::desc md,
    dnnl::engine& engine,
    void* ptr) {
  return dnnl::sycl_interop::make_memory(
      md,
      engine,
      dnnl::sycl_interop::memory_kind::usm,
      ptr == nullptr ? DNNL_MEMORY_ALLOCATE : ptr);
}

static void _mkldnn_matmul_i8i8i32_with_primitive(
    const Tensor& mat1,
    const Tensor& mat2,
    const Tensor& result) {
  at::Tensor m1 = torch_ipex::xpu::oneDNN::is_onednn_matmul_strides(mat1)
      ? mat1
      : mat1.contiguous();
  at::Tensor m2 = torch_ipex::xpu::oneDNN::is_onednn_matmul_strides(mat2)
      ? mat2
      : mat2.contiguous();
  at::Tensor dst =
      torch_ipex::xpu::oneDNN::is_onednn_matmul_strides(result, true)
      ? result
      : result.contiguous();
  at::Device cur_device = at::Device(at::kXPU, c10::xpu::current_device());
  auto engine =
      torch_ipex::xpu::oneDNN::GpuEngineManager::Instance().get_engine(
          cur_device);
  auto stream =
      torch_ipex::xpu::oneDNN::GpuStreamManager::Instance().get_stream();
  // STEP1: create memory desc
  dnnl::memory::desc m1_md = dnnl::memory::desc(
      m1.sizes().vec(), dnnl::memory::data_type::s8, m1.strides().vec());
  dnnl::memory::desc m2_md = dnnl::memory::desc(
      m2.sizes().vec(), dnnl::memory::data_type::s8, m2.strides().vec());
  dnnl::memory::desc dst_md = dnnl::memory::desc(
      dst.sizes().vec(), dnnl::memory::data_type::s32, dst.strides().vec());
  // STEP2: creat attribute
  dnnl::primitive_attr pattr;
  pattr.set_scratchpad_mode(dnnl::scratchpad_mode::user);
  // STEP3: create primitive
  dnnl::matmul::primitive_desc matmul_pd =
      dnnl::matmul::primitive_desc(engine, m1_md, m2_md, dst_md, pattr);
  dnnl::matmul matmul_p = dnnl::matmul(matmul_pd);
  dnnl::memory::desc m1_usr_md = dnnl::memory::desc(
      m1.sizes().vec(), dnnl::memory::data_type::s8, m1.strides().vec());
  dnnl::memory::desc m2_usr_md = dnnl::memory::desc(
      m2.sizes().vec(), dnnl::memory::data_type::s8, m2.strides().vec());
  dnnl::memory::desc dst_usr_md = dnnl::memory::desc(
      dst.sizes().vec(), dnnl::memory::data_type::s32, dst.strides().vec());
  // STEP4: create memory
  auto m1_usr_m = make_onednn_memory(m1_usr_md, engine, m1.data_ptr());
  auto m2_usr_m = make_onednn_memory(m2_usr_md, engine, m2.data_ptr());
  auto dst_usr_m = make_onednn_memory(dst_usr_md, engine, dst.data_ptr());
  dnnl::memory m1_m = m1_usr_m, m2_m = m2_usr_m, dst_m = dst_usr_m;
  size_t scratchpad_size = matmul_pd.scratchpad_desc().get_size();
  at::Tensor scratchpad_tensor = at::empty(
      {static_cast<int64_t>(scratchpad_size)},
      m1.options().dtype(at::kByte),
      std::nullopt);
  auto scratchpad_memory = make_onednn_memory(
      matmul_pd.scratchpad_desc(), engine, scratchpad_tensor.data_ptr());
  DPCPP_ONEDNN_EXEC(
      dnnl::matmul(matmul_p),
      stream,
      {{DNNL_ARG_SRC, m1_m},
       {DNNL_ARG_WEIGHTS, m2_m},
       {DNNL_ARG_DST, dst_m},
       {DNNL_ARG_SCRATCHPAD, scratchpad_memory}});
}

void mkldnn_matmul_i8i8i32(
    const Tensor& mat1,
    const Tensor& mat2,
    const Tensor& result) {
  // x:s8 * w:s8 -> y:s32
  // both inputs should be 2d
  _mkldnn_matmul_i8i8i32_with_primitive(mat1, mat2, result);
}

Tensor& _int_mm_out_xpu(
    const Tensor& self,
    const Tensor& mat2,
    Tensor& result) {
#ifndef STRIP_ERROR_MESSAGES
  static constexpr c10::string_view func_name = "int_mm_out_xpu";
#endif
  TORCH_CHECK(
      self.dim() == 2,
      func_name,
      ": Expected self to be of dimension 2 but got ",
      self.dim());
  TORCH_CHECK(
      mat2.dim() == 2,
      func_name,
      ": Expected mat2 to be of dimension 2 but got ",
      mat2.dim());
  TORCH_CHECK(
      self.size(1) == mat2.size(0),
      func_name,
      ": self.size(1) needs to match mat2.size(0) but got ",
      self.size(1),
      " and ",
      mat2.size(0));
  TORCH_CHECK(
      self.dtype() == at::kChar,
      func_name,
      ": Expected self dtype to be of type int8 but got ",
      self.dtype());
  TORCH_CHECK(
      mat2.dtype() == at::kChar,
      func_name,
      ": Expected mat2 dtype to be of type int8 but got ",
      mat2.dtype());
  TORCH_CHECK(
      result.dtype() == at::kInt,
      func_name,
      ": Expected result dtype to be of type kInt but got ",
      result.dtype());
  TORCH_CHECK(
      result.size(0) == self.size(0),
      func_name,
      ": Expected result.size(0) to be ",
      self.size(0),
      " but got ",
      result.size(0));
  TORCH_CHECK(
      result.size(1) == mat2.size(1),
      func_name,
      ": Expected result.size(1) to be ",
      mat2.size(1),
      " but got ",
      result.size(1));
  TORCH_CHECK(
      result.dim() == 2,
      func_name,
      ": Expected result to be of dimension 2 but got ",
      result.dim());
  TORCH_CHECK(
      result.is_contiguous(), func_name, ": Expected result to be contiguous.");
  if (result.numel() == 0 || self.size(1) == 0) {
    return result.zero_();
  }
  try {
    mkldnn_matmul_i8i8i32(self, mat2, result);
  } catch (const std::exception& e) {
    TORCH_INTERNAL_ASSERT(false, func_name, " failed");
  }
  return result;
}

} // namespace AtenIpexTypeXPU
} // namespace at

namespace at {
namespace native {

Tensor _int_mm_xpu_ipex(const Tensor& self, const Tensor& mat2) {
  Tensor result =
      at::empty({self.size(0), mat2.size(1)}, self.options().dtype(at::kInt));
  return AtenIpexTypeXPU::_int_mm_out_xpu(self, mat2, result);
}

Tensor& _int_mm_out_xpu(
    const Tensor& self,
    const Tensor& mat2,
    Tensor& result) {
  return AtenIpexTypeXPU::_int_mm_out_xpu(self, mat2, result);
}

} // namespace native
} // namespace at
