<dec f='linux/arch/x86/events/perf_event.h' l='620' type='bool'/>
<offset>3784</offset>
<doc f='linux/arch/x86/events/perf_event.h' l='620'>/* (LBR|BTS) may coexist with PT */</doc>
<use f='linux/arch/x86/events/core.c' l='373' u='r' c='x86_add_exclusive'/>
<use f='linux/arch/x86/events/core.c' l='396' u='r' c='x86_del_exclusive'/>
<use f='linux/arch/x86/events/intel/core.c' l='4035' u='w' c='intel_pmu_init'/>
<use f='linux/arch/x86/events/intel/core.c' l='4060' u='w' c='intel_pmu_init'/>
