
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.34

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
     2    3.31    0.01    0.08    0.08 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
                                         net24 (net)
                  0.01    0.00    0.08 v _361_/A (INV_X1)
     1    1.89    0.01    0.01    0.09 ^ _361_/ZN (INV_X1)
                                         _146_ (net)
                  0.01    0.00    0.09 ^ _362_/B1 (OAI21_X1)
     1    1.20    0.01    0.01    0.11 v _362_/ZN (OAI21_X1)
                                         _031_ (net)
                  0.01    0.00    0.11 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     2    4.25    0.01    0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.12 ^ _386_/A (HA_X1)
     1    1.71    0.01    0.03    0.15 ^ _386_/CO (HA_X1)
                                         _201_ (net)
                  0.01    0.00    0.15 ^ _235_/A (CLKBUF_X2)
     4   10.41    0.01    0.04    0.18 ^ _235_/Z (CLKBUF_X2)
                                         _053_ (net)
                  0.01    0.00    0.18 ^ _236_/A (INV_X1)
     1    6.18    0.01    0.02    0.20 v _236_/ZN (INV_X1)
                                         _054_ (net)
                  0.01    0.00    0.20 v _237_/A3 (NOR3_X4)
     4   13.06    0.04    0.06    0.26 ^ _237_/ZN (NOR3_X4)
                                         _214_ (net)
                  0.04    0.00    0.26 ^ _249_/A (INV_X1)
     3   10.44    0.02    0.03    0.29 v _249_/ZN (INV_X1)
                                         _207_ (net)
                  0.02    0.00    0.29 v _389_/B (HA_X1)
     1    2.19    0.01    0.04    0.33 v _389_/CO (HA_X1)
                                         _210_ (net)
                  0.01    0.00    0.33 v _257_/A4 (OR4_X2)
     3   10.28    0.02    0.12    0.45 v _257_/ZN (OR4_X2)
                                         _069_ (net)
                  0.02    0.00    0.45 v _356_/B1 (OAI221_X2)
     1    4.26    0.04    0.05    0.50 ^ _356_/ZN (OAI221_X2)
                                         _142_ (net)
                  0.04    0.00    0.50 ^ _357_/A (BUF_X4)
     8   18.23    0.01    0.03    0.53 ^ _357_/Z (BUF_X4)
                                         _143_ (net)
                  0.01    0.00    0.53 ^ _370_/S (MUX2_X1)
     1    0.97    0.01    0.06    0.59 v _370_/Z (MUX2_X1)
                                         _152_ (net)
                  0.01    0.00    0.59 v _371_/A2 (AND2_X1)
     1    1.18    0.01    0.03    0.62 v _371_/ZN (AND2_X1)
                                         _034_ (net)
                  0.01    0.00    0.62 v tx_shift[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.62   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_shift[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     2    4.25    0.01    0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         bit_count[0] (net)
                  0.01    0.00    0.12 ^ _386_/A (HA_X1)
     1    1.71    0.01    0.03    0.15 ^ _386_/CO (HA_X1)
                                         _201_ (net)
                  0.01    0.00    0.15 ^ _235_/A (CLKBUF_X2)
     4   10.41    0.01    0.04    0.18 ^ _235_/Z (CLKBUF_X2)
                                         _053_ (net)
                  0.01    0.00    0.18 ^ _236_/A (INV_X1)
     1    6.18    0.01    0.02    0.20 v _236_/ZN (INV_X1)
                                         _054_ (net)
                  0.01    0.00    0.20 v _237_/A3 (NOR3_X4)
     4   13.06    0.04    0.06    0.26 ^ _237_/ZN (NOR3_X4)
                                         _214_ (net)
                  0.04    0.00    0.26 ^ _249_/A (INV_X1)
     3   10.44    0.02    0.03    0.29 v _249_/ZN (INV_X1)
                                         _207_ (net)
                  0.02    0.00    0.29 v _389_/B (HA_X1)
     1    2.19    0.01    0.04    0.33 v _389_/CO (HA_X1)
                                         _210_ (net)
                  0.01    0.00    0.33 v _257_/A4 (OR4_X2)
     3   10.28    0.02    0.12    0.45 v _257_/ZN (OR4_X2)
                                         _069_ (net)
                  0.02    0.00    0.45 v _356_/B1 (OAI221_X2)
     1    4.26    0.04    0.05    0.50 ^ _356_/ZN (OAI221_X2)
                                         _142_ (net)
                  0.04    0.00    0.50 ^ _357_/A (BUF_X4)
     8   18.23    0.01    0.03    0.53 ^ _357_/Z (BUF_X4)
                                         _143_ (net)
                  0.01    0.00    0.53 ^ _370_/S (MUX2_X1)
     1    0.97    0.01    0.06    0.59 v _370_/Z (MUX2_X1)
                                         _152_ (net)
                  0.01    0.00    0.59 v _371_/A2 (AND2_X1)
     1    1.18    0.01    0.03    0.62 v _371_/ZN (AND2_X1)
                                         _034_ (net)
                  0.01    0.00    0.62 v tx_shift[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.62   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_shift[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14127790927886963

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7116

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
8.758020401000977

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8364

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.15 ^ _386_/CO (HA_X1)
   0.04    0.18 ^ _235_/Z (CLKBUF_X2)
   0.02    0.20 v _236_/ZN (INV_X1)
   0.06    0.26 ^ _237_/ZN (NOR3_X4)
   0.03    0.29 v _249_/ZN (INV_X1)
   0.04    0.33 v _389_/CO (HA_X1)
   0.12    0.45 v _257_/ZN (OR4_X2)
   0.05    0.50 ^ _356_/ZN (OAI221_X2)
   0.03    0.53 ^ _357_/Z (BUF_X4)
   0.06    0.59 v _370_/Z (MUX2_X1)
   0.03    0.62 v _371_/ZN (AND2_X1)
   0.00    0.62 v tx_shift[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.62   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ tx_shift[2]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_ready$_SDFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_ready$_SDFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.08    0.08 v tx_ready$_SDFFE_PN1P_/Q (DFF_X1)
   0.01    0.09 ^ _361_/ZN (INV_X1)
   0.01    0.11 v _362_/ZN (OAI21_X1)
   0.00    0.11 v tx_ready$_SDFFE_PN1P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ tx_ready$_SDFFE_PN1P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.6206

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3404

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
54.850145

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.62e-04   4.73e-06   3.02e-06   2.70e-04  77.7%
Combinational          3.91e-05   3.22e-05   5.91e-06   7.72e-05  22.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.01e-04   3.69e-05   8.93e-06   3.47e-04 100.0%
                          86.8%      10.6%       2.6%
