
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: cells_cmos.v
Parsing formal SystemVerilog input from `cells_cmos.v' to AST representation.
Generating RTLIL representation for module `\NOT'.
Generating RTLIL representation for module `\NAND'.
Generating RTLIL representation for module `\NOR'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFSR'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: cells_cyclone_v.v
Parsing formal SystemVerilog input from `cells_cyclone_v.v' to AST representation.
Generating RTLIL representation for module `\dffeas'.
Generating RTLIL representation for module `\cyclonev_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:131 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclonev_clkena'.
Generating RTLIL representation for module `\cyclonev_io_ibuf'.
Generating RTLIL representation for module `\cyclonev_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:351 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10lp_io_ibuf'.
Generating RTLIL representation for module `\cyclone10lp_io_obuf'.
Generating RTLIL representation for module `\cyclone10lp_clkena'.
Generating RTLIL representation for module `\cyclone10gx_lcell_comb'.
Note: Assuming pure combinatorial block at cells_cyclone_v.v:570 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\cyclone10gx_io_ibuf'.
Generating RTLIL representation for module `\cyclone10gx_io_obuf'.
Generating RTLIL representation for module `\cyclone10gx_clkena'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: cells_verific.v
Parsing formal SystemVerilog input from `cells_verific.v' to AST representation.
Generating RTLIL representation for module `\VERIFIC_FADD'.
Generating RTLIL representation for module `\VERIFIC_DFFRS'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: cells_xilinx_7.v
Parsing formal SystemVerilog input from `cells_xilinx_7.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cells_xilinx_7.v:18)
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\FD_1'.
Generating RTLIL representation for module `\FDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:148 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:163 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:179 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:195 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:212 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:230 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:248 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:264 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:288 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\FDE_1'.
Generating RTLIL representation for module `\FDE'.
Generating RTLIL representation for module `\FDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:401 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:416 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:432 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:448 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\FDR_1'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRS_1'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRS'.
Generating RTLIL representation for module `\FDR'.
Generating RTLIL representation for module `\FDS_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDS'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\LD_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:664 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:677 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:692 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:707 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:722 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:739 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:756 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDCP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:773 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDC'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:790 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:805 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:818 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:831 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:846 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDPE'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:861 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LDP'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:876 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\LD'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:891 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFCF'.
Generating RTLIL representation for module `\BUFE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCTRL'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:958 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFG_LB'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:998 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1001 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1004 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1009 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1042 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1045 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1048 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1053 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFGP'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFIODQS'.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1146 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at cells_xilinx_7.v:1150 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\BUF'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: cells_yosys.v
Parsing formal SystemVerilog input from `cells_yosys.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_identity.v
Parsing formal SystemVerilog input from `syn_identity.v' to AST representation.
Generating RTLIL representation for module `\top_1'.
Generating RTLIL representation for module `\module28_1'.
Generating RTLIL representation for module `\module8_1'.
Generating RTLIL representation for module `\module132_1'.
Generating RTLIL representation for module `\module105_1'.
Generating RTLIL representation for module `\module70_1'.
Generating RTLIL representation for module `\module46_1'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_yosys.v
Parsing formal SystemVerilog input from `syn_yosys.v' to AST representation.
Generating RTLIL representation for module `\module105_2'.
Generating RTLIL representation for module `\module132_2'.
Generating RTLIL representation for module `\module28_2'.
Generating RTLIL representation for module `\module46_2'.
Generating RTLIL representation for module `\module70_2'.
Generating RTLIL representation for module `\module8_2'.
Generating RTLIL representation for module `\top_2'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: top.v
Parsing formal SystemVerilog input from `top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

9. Executing PREP pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \module8_2
Used module:         \module28_2
Used module:             \module46_2
Used module:             \module105_2
Used module:             \module70_2
Used module:     \top_1
Used module:         \module28_1
Used module:             \module132_1
Used module:             \module105_1
Used module:             \module70_1
Used module:             \module46_1
Used module:         \module8_1

9.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \top_2
Used module:         \module8_2
Used module:         \module28_2
Used module:             \module46_2
Used module:             \module105_2
Used module:             \module70_2
Used module:     \top_1
Used module:         \module28_1
Used module:             \module132_1
Used module:             \module105_1
Used module:             \module70_1
Used module:             \module46_1
Used module:         \module8_1
Removing unused module `\module132_2'.
Removing unused module `\$_DLATCH_P_'.
Removing unused module `\$_DLATCH_N_'.
Removing unused module `\BUF'.
Removing unused module `\BUFT'.
Removing unused module `\BUFMR'.
Removing unused module `\BUFMRCE'.
Removing unused module `\BUFIO'.
Removing unused module `\BUFIODQS'.
Removing unused module `\BUFIO2FB'.
Removing unused module `\BUFH'.
Removing unused module `\BUFHCE'.
Removing unused module `\BUFG'.
Removing unused module `\BUFGP'.
Removing unused module `\BUFGMUX_VIRTEX4'.
Removing unused module `\BUFGMUX'.
Removing unused module `\BUFGMUX_CTRL'.
Removing unused module `\BUFGMUX_1'.
Removing unused module `\BUFG_LB'.
Removing unused module `\BUFGCTRL'.
Removing unused module `\BUFGCE'.
Removing unused module `\BUFGCE_1'.
Removing unused module `\BUFE'.
Removing unused module `\BUFCF'.
Removing unused module `\LD'.
Removing unused module `\LDP'.
Removing unused module `\LDPE'.
Removing unused module `\LDPE_1'.
Removing unused module `\LDP_1'.
Removing unused module `\LDE'.
Removing unused module `\LDE_1'.
Removing unused module `\LDC'.
Removing unused module `\LDCP'.
Removing unused module `\LDCPE'.
Removing unused module `\LDCPE_1'.
Removing unused module `\LDCP_1'.
Removing unused module `\LDCE'.
Removing unused module `\LDCE_1'.
Removing unused module `\LDC_1'.
Removing unused module `\LD_1'.
Removing unused module `\FD'.
Removing unused module `\FDS'.
Removing unused module `\FDSE'.
Removing unused module `\FDSE_1'.
Removing unused module `\FDS_1'.
Removing unused module `\FDR'.
Removing unused module `\FDRS'.
Removing unused module `\FDRSE'.
Removing unused module `\FDRSE_1'.
Removing unused module `\FDRS_1'.
Removing unused module `\FDRE'.
Removing unused module `\FDRE_1'.
Removing unused module `\FDR_1'.
Removing unused module `\FDP'.
Removing unused module `\FDPE'.
Removing unused module `\FDPE_1'.
Removing unused module `\FDP_1'.
Removing unused module `\FDE'.
Removing unused module `\FDE_1'.
Removing unused module `\FDDRRSE'.
Removing unused module `\FDDRCPE'.
Removing unused module `\FDC'.
Removing unused module `\FDCP'.
Removing unused module `\FDCPE'.
Removing unused module `\FDCPE_1'.
Removing unused module `\FDCP_1'.
Removing unused module `\FDCE'.
Removing unused module `\FDCE_1'.
Removing unused module `\FDC_1'.
Removing unused module `\FD_1'.
Removing unused module `\CARRY4'.
Removing unused module `\XORCY'.
Removing unused module `\VCC'.
Removing unused module `\MUXF8'.
Removing unused module `\MUXF7'.
Removing unused module `\MUXCY'.
Removing unused module `\LUT6'.
Removing unused module `\LUT5'.
Removing unused module `\LUT4'.
Removing unused module `\LUT3'.
Removing unused module `\LUT2'.
Removing unused module `\LUT1'.
Removing unused module `\INV'.
Removing unused module `\GND'.
Removing unused module `\OBUFT'.
Removing unused module `\OBUF'.
Removing unused module `\IBUF'.
Removing unused module `\VERIFIC_DFFRS'.
Removing unused module `\VERIFIC_FADD'.
Removing unused module `\cyclone10gx_clkena'.
Removing unused module `\cyclone10gx_io_obuf'.
Removing unused module `\cyclone10gx_io_ibuf'.
Removing unused module `\cyclone10gx_lcell_comb'.
Removing unused module `\cyclone10lp_clkena'.
Removing unused module `\cyclone10lp_io_obuf'.
Removing unused module `\cyclone10lp_io_ibuf'.
Removing unused module `\cyclone10lp_lcell_comb'.
Removing unused module `\cyclonev_io_obuf'.
Removing unused module `\cyclonev_io_ibuf'.
Removing unused module `\cyclonev_clkena'.
Removing unused module `\cyclonev_lcell_comb'.
Removing unused module `\dffeas'.
Removing unused module `\DFFSR'.
Removing unused module `\DFF'.
Removing unused module `\NOR'.
Removing unused module `\NAND'.
Removing unused module `\NOT'.
Removed 107 unused modules.
Module top directly or indirectly contains formal properties -> setting "keep" attribute.
Mapping positional arguments of cell module28_1.modinst100 (module70_1).
Mapping positional arguments of cell module28_1.modinst68 (module46_1).
Mapping positional arguments of cell top_1.modinst176 (module28_1).
Mapping positional arguments of cell top_1.modinst27 (module8_1).
Warning: Resizing cell port module28_1.modinst157.wire133 from 22 bits to 20 bits.
Warning: Resizing cell port module28_1.modinst157.y from 11 bits to 192 bits.
Warning: Resizing cell port module28_1.modinst157.wire136 from 9 bits to 7 bits.
Warning: Resizing cell port module28_1.modinst157.wire134 from 16 bits to 10 bits.
Warning: Resizing cell port module28_1.modinst127.wire106 from 22 bits to 15 bits.
Warning: Resizing cell port module28_1.modinst127.wire109 from 19 bits to 12 bits.
Warning: Resizing cell port module28_1.modinst127.y from 20 bits to 185 bits.
Warning: Resizing cell port module28_1.modinst127.wire108 from 13 bits to 5 bits.
Warning: Resizing cell port module28_1.modinst100.y from 4 bits to 205 bits.
Warning: Resizing cell port module28_1.modinst100.wire75 from 14 bits to 13 bits.
Warning: Resizing cell port module28_1.modinst100.wire73 from 22 bits to 14 bits.
Warning: Resizing cell port module28_1.modinst100.wire72 from 22 bits to 3 bits.
Warning: Resizing cell port module28_1.modinst100.wire71 from 19 bits to 9 bits.
Warning: Resizing cell port module28_1.modinst68.y from 13 bits to 196 bits.
Warning: Resizing cell port module28_1.modinst68.wire48 from 9 bits to 5 bits.
Warning: Resizing cell port module28_1.modinst68.wire47 from 19 bits to 5 bits.
Warning: Resizing cell port top_1.modinst176.y from 9 bits to 337 bits.
Warning: Resizing cell port top_1.modinst176.wire30 from 15 bits to 9 bits.
Warning: Resizing cell port top_1.modinst160.wire29 from 19 bits to 14 bits.
Warning: Resizing cell port top_1.modinst160.y from 15 bits to 337 bits.
Warning: Resizing cell port top_1.modinst160.wire30 from 16 bits to 9 bits.
Warning: Resizing cell port top_1.modinst27.y from 12 bits to 125 bits.
Warning: Resizing cell port top_1.modinst27.wire12 from 12 bits to 7 bits.
Warning: Resizing cell port top_1.modinst27.wire9 from 18 bits to 11 bits.
Warning: Resizing cell port top.top_2.y from 91 bits to 233 bits.
Warning: Resizing cell port top.top_1.y from 91 bits to 233 bits.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\module28_1.$proc$syn_identity.v:170$777'.
Cleaned up 1 empty switch.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$syn_identity.v:570$1132 in module module70_1.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:456$1042 in module module105_1.
Marked 1 switch rules as full_case in process $proc$syn_identity.v:360$931 in module module132_1.
Marked 1 switch rules as full_case in process $proc$syn_identity.v:170$777 in module module28_1.
Marked 2 switch rules as full_case in process $proc$syn_identity.v:63$716 in module top_1.
Removed a total of 0 dead cases.

9.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\module70_1.$proc$syn_identity.v:539$1251'.
  Set init value: \reg76 = 8'00000000
Found init rule in `\module70_1.$proc$syn_identity.v:538$1250'.
  Set init value: \reg77 = 12'000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:537$1249'.
  Set init value: \reg78 = 11'00000000000
Found init rule in `\module70_1.$proc$syn_identity.v:536$1248'.
  Set init value: \reg79 = 16'0000000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:535$1247'.
  Set init value: \reg80 = 6'000000
Found init rule in `\module70_1.$proc$syn_identity.v:534$1246'.
  Set init value: \reg81 = 9'000000000
Found init rule in `\module70_1.$proc$syn_identity.v:533$1245'.
  Set init value: \reg82 = 3'000
Found init rule in `\module70_1.$proc$syn_identity.v:532$1244'.
  Set init value: \reg83 = 13'0000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:531$1243'.
  Set init value: \reg84 = 9'000000000
Found init rule in `\module70_1.$proc$syn_identity.v:530$1242'.
  Set init value: \reg85 = 15'000000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:524$1241'.
  Set init value: \reg91 = 14'00000000000000
Found init rule in `\module70_1.$proc$syn_identity.v:523$1240'.
  Set init value: \reg92 = 11'00000000000
Found init rule in `\module70_1.$proc$syn_identity.v:518$1239'.
  Set init value: \reg97 = 11'00000000000
Found init rule in `\module70_1.$proc$syn_identity.v:517$1238'.
  Set init value: \reg98 = 5'00000
Found init rule in `\module105_1.$proc$syn_identity.v:428$1125'.
  Set init value: \reg114 = 20'00000000000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:427$1124'.
  Set init value: \reg115 = 20'00000000000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:426$1123'.
  Set init value: \reg116 = 14'00000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:425$1122'.
  Set init value: \reg117 = 7'0000000
Found init rule in `\module105_1.$proc$syn_identity.v:424$1121'.
  Set init value: \reg118 = 12'000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:423$1120'.
  Set init value: \reg119 = 21'000000000000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:422$1119'.
  Set init value: \reg120 = 12'000000000000
Found init rule in `\module105_1.$proc$syn_identity.v:421$1118'.
  Set init value: \reg121 = 13'0000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:329$1022'.
  Set init value: \reg140 = 13'0000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:328$1021'.
  Set init value: \reg141 = 14'00000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:327$1020'.
  Set init value: \reg142 = 3'000
Found init rule in `\module132_1.$proc$syn_identity.v:326$1019'.
  Set init value: \reg143 = 13'0000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:325$1018'.
  Set init value: \reg144 = 21'000000000000000000000
Found init rule in `\module132_1.$proc$syn_identity.v:324$1017'.
  Set init value: \reg145 = 7'0000000
Found init rule in `\module132_1.$proc$syn_identity.v:323$1016'.
  Set init value: \reg146 = 3'000
Found init rule in `\module8_1.$proc$syn_identity.v:265$911'.
  Set init value: \reg17 = 12'000000000000
Found init rule in `\module8_1.$proc$syn_identity.v:264$910'.
  Set init value: \reg18 = 17'00000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:137$868'.
  Set init value: \reg45 = 20'00000000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:136$867'.
  Set init value: \reg44 = 16'0000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:135$866'.
  Set init value: \reg43 = 21'000000000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:134$865'.
  Set init value: \reg42 = 11'00000000000
Found init rule in `\module28_1.$proc$syn_identity.v:129$860'.
  Set init value: \reg37 = 17'00000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:128$859'.
  Set init value: \reg36 = 4'0000
Found init rule in `\module28_1.$proc$syn_identity.v:127$858'.
  Set init value: \reg35 = 22'0000000000000000000000
Found init rule in `\module28_1.$proc$syn_identity.v:126$857'.
  Set init value: \reg34 = 18'000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:23$768'.
  Set init value: \reg164 = 16'0000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:22$767'.
  Set init value: \reg165 = 9'000000000
Found init rule in `\top_1.$proc$syn_identity.v:21$766'.
  Set init value: \reg166 = 14'00000000000000
Found init rule in `\top_1.$proc$syn_identity.v:20$765'.
  Set init value: \reg167 = 5'00000
Found init rule in `\top_1.$proc$syn_identity.v:19$764'.
  Set init value: \reg168 = 18'000000000000000000
Found init rule in `\top_1.$proc$syn_identity.v:18$763'.
  Set init value: \reg169 = 4'0000
Found init rule in `\top_2.$proc$syn_yosys.v:8258$7197'.
  Set init value: \reg164_reg[14] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8254$7196'.
  Set init value: \reg164_reg[13] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8250$7195'.
  Set init value: \reg164_reg[12] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8246$7194'.
  Set init value: \reg164_reg[11] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8242$7193'.
  Set init value: \reg164_reg[10] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8238$7192'.
  Set init value: \reg164_reg[9] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8234$7191'.
  Set init value: \reg164_reg[8] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8230$7190'.
  Set init value: \reg164_reg[7] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8226$7189'.
  Set init value: \reg164_reg[6] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8222$7188'.
  Set init value: \reg164_reg[5] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8218$7187'.
  Set init value: \reg164_reg[4] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8214$7186'.
  Set init value: \reg164_reg[3] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8210$7185'.
  Set init value: \reg164_reg[2] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8206$7184'.
  Set init value: \reg164_reg[1] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:8202$7183'.
  Set init value: \reg164_reg[0] = 1'0
Found init rule in `\top_2.$proc$syn_yosys.v:7546$7182'.
  Set init value: \reg169 = 4'0000
Found init rule in `\top_2.$proc$syn_yosys.v:7545$7181'.
  Set init value: \reg168 = 18'000000000000000000
Found init rule in `\top_2.$proc$syn_yosys.v:7544$7180'.
  Set init value: \reg167 = 5'00000
Found init rule in `\top_2.$proc$syn_yosys.v:7543$7179'.
  Set init value: \reg166 = 14'00000000000000
Found init rule in `\top_2.$proc$syn_yosys.v:7542$7178'.
  Set init value: \reg165 = 9'000000000
Found init rule in `\module8_2.$proc$syn_yosys.v:7060$6313'.
  Set init value: \reg17_reg[9] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7056$6312'.
  Set init value: \reg17_reg[8] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7052$6311'.
  Set init value: \reg17_reg[7] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7048$6310'.
  Set init value: \reg17_reg[6] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7044$6309'.
  Set init value: \reg17_reg[5] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7040$6308'.
  Set init value: \reg17_reg[4] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7036$6307'.
  Set init value: \reg17_reg[3] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7032$6306'.
  Set init value: \reg17_reg[2] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7028$6305'.
  Set init value: \reg17_reg[1] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7024$6304'.
  Set init value: \reg17_reg[0] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7020$6303'.
  Set init value: \reg18_reg[4] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7016$6302'.
  Set init value: \reg18_reg[3] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7012$6301'.
  Set init value: \reg18_reg[2] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7008$6300'.
  Set init value: \reg18_reg[1] = 1'0
Found init rule in `\module8_2.$proc$syn_yosys.v:7004$6299'.
  Set init value: \reg18_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6517$5925'.
  Set init value: \reg76_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6513$5924'.
  Set init value: \reg77_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6509$5923'.
  Set init value: \reg78_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6505$5922'.
  Set init value: \reg79_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6501$5921'.
  Set init value: \reg80_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6497$5920'.
  Set init value: \reg81_reg[7] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6493$5919'.
  Set init value: \reg81_reg[6] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6489$5918'.
  Set init value: \reg81_reg[5] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6485$5917'.
  Set init value: \reg81_reg[4] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6481$5916'.
  Set init value: \reg81_reg[3] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6477$5915'.
  Set init value: \reg81_reg[2] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6473$5914'.
  Set init value: \reg81_reg[1] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6469$5913'.
  Set init value: \reg81_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6465$5912'.
  Set init value: \reg82_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6461$5911'.
  Set init value: \reg83_reg[11] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6457$5910'.
  Set init value: \reg83_reg[4] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6453$5909'.
  Set init value: \reg83_reg[2] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6449$5908'.
  Set init value: \reg83_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6397$5907'.
  Set init value: \reg91_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6393$5906'.
  Set init value: \reg92_reg[7] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6389$5905'.
  Set init value: \reg92_reg[6] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6385$5904'.
  Set init value: \reg92_reg[5] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6381$5903'.
  Set init value: \reg92_reg[4] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6377$5902'.
  Set init value: \reg92_reg[3] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6373$5901'.
  Set init value: \reg92_reg[2] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6369$5900'.
  Set init value: \reg92_reg[1] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:6365$5899'.
  Set init value: \reg92_reg[0] = 1'0
Found init rule in `\module70_2.$proc$syn_yosys.v:5603$5898'.
  Set init value: \reg85 = 15'000000000000000
Found init rule in `\module70_2.$proc$syn_yosys.v:5602$5897'.
  Set init value: \reg84 = 9'000000000
Found init rule in `\module28_2.$proc$syn_yosys.v:4614$4585'.
  Set init value: \reg45_reg[0] = 1'0
Found init rule in `\module28_2.$proc$syn_yosys.v:4610$4584'.
  Set init value: \reg44_reg[0] = 1'0
Found init rule in `\module28_2.$proc$syn_yosys.v:4606$4583'.
  Set init value: \reg43_reg[5] = 1'0
Found init rule in `\module28_2.$proc$syn_yosys.v:4602$4582'.
  Set init value: \reg43_reg[0] = 1'0
Found init rule in `\module28_2.$proc$syn_yosys.v:4071$4581'.
  Set init value: \reg35 = 22'0000000000000000000000
Found init rule in `\top.$proc$top.v:14$7204'.
  Set init value: $formal$top.v:14$7198_EN = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:1311$2248'.
  Set init value: \reg114_reg[0] = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:1307$2247'.
  Set init value: \reg115_reg[0] = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:1303$2246'.
  Set init value: \reg116_reg[4] = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:1299$2245'.
  Set init value: \reg116_reg[3] = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:1295$2244'.
  Set init value: \reg116_reg[2] = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:1291$2243'.
  Set init value: \reg116_reg[1] = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:1287$2242'.
  Set init value: \reg116_reg[0] = 1'0
Found init rule in `\module105_2.$proc$syn_yosys.v:539$2241'.
  Set init value: \reg121 = 13'0000000000000
Found init rule in `\module105_2.$proc$syn_yosys.v:538$2240'.
  Set init value: \reg120 = 12'000000000000
Found init rule in `\module105_2.$proc$syn_yosys.v:537$2239'.
  Set init value: \reg119 = 21'000000000000000000000
Found init rule in `\module105_2.$proc$syn_yosys.v:536$2238'.
  Set init value: \reg118 = 12'000000000000
Found init rule in `\module105_2.$proc$syn_yosys.v:535$2237'.
  Set init value: \reg117 = 7'0000000
Found init rule in `\module46_1.$proc$syn_identity.v:662$1313'.
  Set init value: \reg56 = 15'000000000000000

9.2.4. Executing PROC_ARST pass (detect async resets in processes).

9.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\module70_1.$proc$syn_identity.v:539$1251'.
     1/1: $1\reg76[7:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:538$1250'.
     1/1: $1\reg77[11:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:537$1249'.
     1/1: $1\reg78[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:536$1248'.
     1/1: $1\reg79[15:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:535$1247'.
     1/1: $1\reg80[5:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:534$1246'.
     1/1: $1\reg81[8:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:533$1245'.
     1/1: $1\reg82[2:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:532$1244'.
     1/1: $1\reg83[12:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:531$1243'.
     1/1: $1\reg84[8:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:530$1242'.
     1/1: $1\reg85[14:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:524$1241'.
     1/1: $1\reg91[13:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:523$1240'.
     1/1: $1\reg92[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:518$1239'.
     1/1: $1\reg97[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:517$1238'.
     1/1: $1\reg98[4:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:637$1231'.
     1/2: $0\reg98[4:0]
     2/2: $0\reg97[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:622$1212'.
     1/1: $0\reg92[10:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:618$1210'.
     1/1: $0\reg91[13:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:570$1132'.
     1/7: $0\reg81[8:0]
     2/7: $0\reg80[5:0]
     3/7: $0\reg79[15:0]
     4/7: $0\reg82[2:0]
     5/7: $0\reg83[12:0]
     6/7: $0\reg84[8:0]
     7/7: $0\reg85[14:0]
Creating decoders for process `\module70_1.$proc$syn_identity.v:564$1126'.
     1/3: $0\reg78[10:0]
     2/3: $0\reg77[11:0]
     3/3: $0\reg76[7:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:428$1125'.
     1/1: $1\reg114[19:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:427$1124'.
     1/1: $1\reg115[19:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:426$1123'.
     1/1: $1\reg116[13:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:425$1122'.
     1/1: $1\reg117[6:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:424$1121'.
     1/1: $1\reg118[11:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:423$1120'.
     1/1: $1\reg119[20:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:422$1119'.
     1/1: $1\reg120[11:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:421$1118'.
     1/1: $1\reg121[12:0]
Creating decoders for process `\module105_1.$proc$syn_identity.v:456$1042'.
     1/8: $0\reg114[19:0]
     2/8: $0\reg115[19:0]
     3/8: $0\reg116[13:0]
     4/8: $0\reg118[11:0]
     5/8: $0\reg119[20:0]
     6/8: $0\reg120[11:0]
     7/8: $0\reg117[6:0]
     8/8: $0\reg121[12:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:329$1022'.
     1/1: $1\reg140[12:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:328$1021'.
     1/1: $1\reg141[13:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:327$1020'.
     1/1: $1\reg142[2:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:326$1019'.
     1/1: $1\reg143[12:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:325$1018'.
     1/1: $1\reg144[20:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:324$1017'.
     1/1: $1\reg145[6:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:323$1016'.
     1/1: $1\reg146[2:0]
Creating decoders for process `\module132_1.$proc$syn_identity.v:360$931'.
     1/7: $0\reg146[2:0]
     2/7: $0\reg145[6:0]
     3/7: $0\reg144[20:0]
     4/7: $0\reg140[12:0]
     5/7: $0\reg141[13:0]
     6/7: $0\reg142[2:0]
     7/7: $0\reg143[12:0]
Creating decoders for process `\module8_1.$proc$syn_identity.v:265$911'.
     1/1: $1\reg17[11:0]
Creating decoders for process `\module8_1.$proc$syn_identity.v:264$910'.
     1/1: $1\reg18[16:0]
Creating decoders for process `\module8_1.$proc$syn_identity.v:288$882'.
     1/2: $0\reg18[16:0]
     2/2: $0\reg17[11:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:137$868'.
     1/1: $1\reg45[19:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:136$867'.
     1/1: $1\reg44[15:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:135$866'.
     1/1: $1\reg43[20:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:134$865'.
     1/1: $1\reg42[10:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:133$864'.
     1/1: $0\reg41[18:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:132$863'.
     1/1: $0\reg40[5:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:131$862'.
     1/1: $0\reg39[21:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:130$861'.
     1/1: $0\reg38[18:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:129$860'.
     1/1: $1\reg37[16:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:128$859'.
     1/1: $1\reg36[3:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:127$858'.
     1/1: $1\reg35[21:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:126$857'.
     1/1: $1\reg34[17:0]
Creating decoders for process `\module28_1.$proc$syn_identity.v:170$777'.
     1/8: $0\reg45[19:0]
     2/8: $0\reg44[15:0]
     3/8: $0\reg43[20:0]
     4/8: $0\reg42[10:0]
     5/8: $0\reg37[16:0]
     6/8: $0\reg36[3:0]
     7/8: $0\reg35[21:0]
     8/8: $0\reg34[17:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:23$768'.
     1/1: $1\reg164[15:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:22$767'.
     1/1: $1\reg165[8:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:21$766'.
     1/1: $1\reg166[13:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:20$765'.
     1/1: $1\reg167[4:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:19$764'.
     1/1: $1\reg168[17:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:18$763'.
     1/1: $1\reg169[3:0]
Creating decoders for process `\top_1.$proc$syn_identity.v:63$716'.
     1/6: $0\reg164[15:0]
     2/6: $0\reg165[8:0]
     3/6: $0\reg166[13:0]
     4/6: $0\reg167[4:0]
     5/6: $0\reg168[17:0]
     6/6: $0\reg169[3:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8258$7197'.
     1/1: $1\reg164_reg[14][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8254$7196'.
     1/1: $1\reg164_reg[13][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8250$7195'.
     1/1: $1\reg164_reg[12][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8246$7194'.
     1/1: $1\reg164_reg[11][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8242$7193'.
     1/1: $1\reg164_reg[10][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8238$7192'.
     1/1: $1\reg164_reg[9][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8234$7191'.
     1/1: $1\reg164_reg[8][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8230$7190'.
     1/1: $1\reg164_reg[7][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8226$7189'.
     1/1: $1\reg164_reg[6][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8222$7188'.
     1/1: $1\reg164_reg[5][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8218$7187'.
     1/1: $1\reg164_reg[4][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8214$7186'.
     1/1: $1\reg164_reg[3][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8210$7185'.
     1/1: $1\reg164_reg[2][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8206$7184'.
     1/1: $1\reg164_reg[1][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8202$7183'.
     1/1: $1\reg164_reg[0][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:7546$7182'.
     1/1: $0\reg169[3:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:7545$7181'.
     1/1: $0\reg168[17:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:7544$7180'.
     1/1: $0\reg167[4:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:7543$7179'.
     1/1: $0\reg166[13:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:7542$7178'.
     1/1: $0\reg165[8:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8259$7177'.
     1/1: $0\reg164_reg[14][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8255$7176'.
     1/1: $0\reg164_reg[13][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8251$7175'.
     1/1: $0\reg164_reg[12][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8247$7174'.
     1/1: $0\reg164_reg[11][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8243$7173'.
     1/1: $0\reg164_reg[10][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8239$7172'.
     1/1: $0\reg164_reg[9][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8235$7171'.
     1/1: $0\reg164_reg[8][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8231$7170'.
     1/1: $0\reg164_reg[7][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8227$7169'.
     1/1: $0\reg164_reg[6][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8223$7168'.
     1/1: $0\reg164_reg[5][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8219$7167'.
     1/1: $0\reg164_reg[4][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8215$7166'.
     1/1: $0\reg164_reg[3][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8211$7165'.
     1/1: $0\reg164_reg[2][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8207$7164'.
     1/1: $0\reg164_reg[1][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8203$7163'.
     1/1: $0\reg164_reg[0][0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8200$7162'.
     1/1: $0\reg165[8:8]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8198$7161'.
     1/1: $0\reg165[7:7]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8196$7160'.
     1/1: $0\reg165[6:6]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8194$7159'.
     1/1: $0\reg165[5:5]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8192$7158'.
     1/1: $0\reg165[4:4]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8190$7157'.
     1/1: $0\reg165[3:3]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8188$7156'.
     1/1: $0\reg165[2:2]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8186$7155'.
     1/1: $0\reg165[1:1]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8184$7154'.
     1/1: $0\reg165[0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8182$7153'.
     1/1: $0\reg166[13:13]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8180$7152'.
     1/1: $0\reg166[12:12]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8178$7151'.
     1/1: $0\reg166[11:11]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8176$7150'.
     1/1: $0\reg166[10:10]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8174$7149'.
     1/1: $0\reg166[9:9]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8172$7148'.
     1/1: $0\reg166[8:8]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8170$7147'.
     1/1: $0\reg166[7:7]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8168$7146'.
     1/1: $0\reg166[6:6]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8166$7145'.
     1/1: $0\reg166[5:5]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8164$7144'.
     1/1: $0\reg166[4:4]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8162$7143'.
     1/1: $0\reg166[3:3]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8160$7142'.
     1/1: $0\reg166[2:2]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8158$7141'.
     1/1: $0\reg166[1:1]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8156$7140'.
     1/1: $0\reg166[0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8154$7139'.
     1/1: $0\reg167[4:4]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8152$7138'.
     1/1: $0\reg167[3:3]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8150$7137'.
     1/1: $0\reg167[2:2]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8148$7136'.
     1/1: $0\reg167[1:1]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8146$7135'.
     1/1: $0\reg167[0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8144$7134'.
     1/1: $0\reg168[17:17]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8142$7133'.
     1/1: $0\reg168[16:16]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8140$7132'.
     1/1: $0\reg168[15:15]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8138$7131'.
     1/1: $0\reg168[14:14]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8136$7130'.
     1/1: $0\reg168[13:13]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8134$7129'.
     1/1: $0\reg168[12:12]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8132$7128'.
     1/1: $0\reg168[11:11]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8130$7127'.
     1/1: $0\reg168[10:10]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8128$7126'.
     1/1: $0\reg168[9:9]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8126$7125'.
     1/1: $0\reg168[8:8]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8124$7124'.
     1/1: $0\reg168[7:7]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8122$7123'.
     1/1: $0\reg168[6:6]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8120$7122'.
     1/1: $0\reg168[5:5]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8118$7121'.
     1/1: $0\reg168[4:4]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8116$7120'.
     1/1: $0\reg168[3:3]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8114$7119'.
     1/1: $0\reg168[2:2]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8112$7118'.
     1/1: $0\reg168[1:1]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8110$7117'.
     1/1: $0\reg168[0:0]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8108$7116'.
     1/1: $0\reg169[3:3]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8106$7115'.
     1/1: $0\reg169[2:2]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8104$7114'.
     1/1: $0\reg169[1:1]
Creating decoders for process `\top_2.$proc$syn_yosys.v:8102$7113'.
     1/1: $0\reg169[0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7060$6313'.
     1/1: $1\reg17_reg[9][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7056$6312'.
     1/1: $1\reg17_reg[8][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7052$6311'.
     1/1: $1\reg17_reg[7][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7048$6310'.
     1/1: $1\reg17_reg[6][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7044$6309'.
     1/1: $1\reg17_reg[5][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7040$6308'.
     1/1: $1\reg17_reg[4][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7036$6307'.
     1/1: $1\reg17_reg[3][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7032$6306'.
     1/1: $1\reg17_reg[2][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7028$6305'.
     1/1: $1\reg17_reg[1][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7024$6304'.
     1/1: $1\reg17_reg[0][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7020$6303'.
     1/1: $1\reg18_reg[4][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7016$6302'.
     1/1: $1\reg18_reg[3][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7012$6301'.
     1/1: $1\reg18_reg[2][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7008$6300'.
     1/1: $1\reg18_reg[1][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7004$6299'.
     1/1: $1\reg18_reg[0][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7061$6298'.
     1/1: $0\reg17_reg[9][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7057$6297'.
     1/1: $0\reg17_reg[8][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7053$6296'.
     1/1: $0\reg17_reg[7][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7049$6295'.
     1/1: $0\reg17_reg[6][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7045$6294'.
     1/1: $0\reg17_reg[5][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7041$6293'.
     1/1: $0\reg17_reg[4][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7037$6292'.
     1/1: $0\reg17_reg[3][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7033$6291'.
     1/1: $0\reg17_reg[2][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7029$6290'.
     1/1: $0\reg17_reg[1][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7025$6289'.
     1/1: $0\reg17_reg[0][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7021$6288'.
     1/1: $0\reg18_reg[4][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7017$6287'.
     1/1: $0\reg18_reg[3][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7013$6286'.
     1/1: $0\reg18_reg[2][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7009$6285'.
     1/1: $0\reg18_reg[1][0:0]
Creating decoders for process `\module8_2.$proc$syn_yosys.v:7005$6284'.
     1/1: $0\reg18_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6517$5925'.
     1/1: $1\reg76_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6513$5924'.
     1/1: $1\reg77_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6509$5923'.
     1/1: $1\reg78_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6505$5922'.
     1/1: $1\reg79_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6501$5921'.
     1/1: $1\reg80_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6497$5920'.
     1/1: $1\reg81_reg[7][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6493$5919'.
     1/1: $1\reg81_reg[6][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6489$5918'.
     1/1: $1\reg81_reg[5][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6485$5917'.
     1/1: $1\reg81_reg[4][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6481$5916'.
     1/1: $1\reg81_reg[3][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6477$5915'.
     1/1: $1\reg81_reg[2][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6473$5914'.
     1/1: $1\reg81_reg[1][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6469$5913'.
     1/1: $1\reg81_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6465$5912'.
     1/1: $1\reg82_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6461$5911'.
     1/1: $1\reg83_reg[11][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6457$5910'.
     1/1: $1\reg83_reg[4][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6453$5909'.
     1/1: $1\reg83_reg[2][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6449$5908'.
     1/1: $1\reg83_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6397$5907'.
     1/1: $1\reg91_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6393$5906'.
     1/1: $1\reg92_reg[7][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6389$5905'.
     1/1: $1\reg92_reg[6][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6385$5904'.
     1/1: $1\reg92_reg[5][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6381$5903'.
     1/1: $1\reg92_reg[4][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6377$5902'.
     1/1: $1\reg92_reg[3][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6373$5901'.
     1/1: $1\reg92_reg[2][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6369$5900'.
     1/1: $1\reg92_reg[1][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6365$5899'.
     1/1: $1\reg92_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:5603$5898'.
     1/1: $0\reg85[14:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:5602$5897'.
     1/1: $0\reg84[8:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6518$5896'.
     1/1: $0\reg76_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6514$5895'.
     1/1: $0\reg77_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6510$5894'.
     1/1: $0\reg78_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6506$5893'.
     1/1: $0\reg79_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6502$5892'.
     1/1: $0\reg80_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6498$5891'.
     1/1: $0\reg81_reg[7][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6494$5890'.
     1/1: $0\reg81_reg[6][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6490$5889'.
     1/1: $0\reg81_reg[5][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6486$5888'.
     1/1: $0\reg81_reg[4][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6482$5887'.
     1/1: $0\reg81_reg[3][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6478$5886'.
     1/1: $0\reg81_reg[2][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6474$5885'.
     1/1: $0\reg81_reg[1][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6470$5884'.
     1/1: $0\reg81_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6466$5883'.
     1/1: $0\reg82_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6462$5882'.
     1/1: $0\reg83_reg[11][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6458$5881'.
     1/1: $0\reg83_reg[4][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6454$5880'.
     1/1: $0\reg83_reg[2][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6450$5879'.
     1/1: $0\reg83_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6447$5878'.
     1/1: $0\reg84[8:8]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6445$5877'.
     1/1: $0\reg84[7:7]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6443$5876'.
     1/1: $0\reg84[6:6]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6441$5875'.
     1/1: $0\reg84[5:5]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6439$5874'.
     1/1: $0\reg84[4:4]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6437$5873'.
     1/1: $0\reg84[3:3]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6435$5872'.
     1/1: $0\reg84[2:2]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6433$5871'.
     1/1: $0\reg84[1:1]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6431$5870'.
     1/1: $0\reg84[0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6429$5869'.
     1/1: $0\reg85[14:14]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6427$5868'.
     1/1: $0\reg85[13:13]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6425$5867'.
     1/1: $0\reg85[12:12]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6423$5866'.
     1/1: $0\reg85[11:11]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6421$5865'.
     1/1: $0\reg85[10:10]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6419$5864'.
     1/1: $0\reg85[9:9]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6417$5863'.
     1/1: $0\reg85[8:8]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6415$5862'.
     1/1: $0\reg85[7:7]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6413$5861'.
     1/1: $0\reg85[6:6]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6411$5860'.
     1/1: $0\reg85[5:5]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6409$5859'.
     1/1: $0\reg85[4:4]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6407$5858'.
     1/1: $0\reg85[3:3]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6405$5857'.
     1/1: $0\reg85[2:2]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6403$5856'.
     1/1: $0\reg85[1:1]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6401$5855'.
     1/1: $0\reg85[0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6398$5854'.
     1/1: $0\reg91_reg[0][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6394$5853'.
     1/1: $0\reg92_reg[7][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6390$5852'.
     1/1: $0\reg92_reg[6][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6386$5851'.
     1/1: $0\reg92_reg[5][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6382$5850'.
     1/1: $0\reg92_reg[4][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6378$5849'.
     1/1: $0\reg92_reg[3][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6374$5848'.
     1/1: $0\reg92_reg[2][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6370$5847'.
     1/1: $0\reg92_reg[1][0:0]
Creating decoders for process `\module70_2.$proc$syn_yosys.v:6366$5846'.
     1/1: $0\reg92_reg[0][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4614$4585'.
     1/1: $1\reg45_reg[0][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4610$4584'.
     1/1: $1\reg44_reg[0][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4606$4583'.
     1/1: $1\reg43_reg[5][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4602$4582'.
     1/1: $1\reg43_reg[0][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4071$4581'.
     1/1: $0\reg35[21:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4615$4580'.
     1/1: $0\reg45_reg[0][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4611$4579'.
     1/1: $0\reg44_reg[0][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4607$4578'.
     1/1: $0\reg43_reg[5][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4603$4577'.
     1/1: $0\reg43_reg[0][0:0]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4600$4576'.
     1/1: $0\reg35[21:21]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4598$4575'.
     1/1: $0\reg35[20:20]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4596$4574'.
     1/1: $0\reg35[19:19]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4594$4573'.
     1/1: $0\reg35[18:18]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4592$4572'.
     1/1: $0\reg35[17:17]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4590$4571'.
     1/1: $0\reg35[16:16]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4588$4570'.
     1/1: $0\reg35[15:15]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4586$4569'.
     1/1: $0\reg35[14:14]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4584$4568'.
     1/1: $0\reg35[13:13]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4582$4567'.
     1/1: $0\reg35[12:12]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4580$4566'.
     1/1: $0\reg35[11:11]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4578$4565'.
     1/1: $0\reg35[10:10]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4576$4564'.
     1/1: $0\reg35[9:9]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4574$4563'.
     1/1: $0\reg35[8:8]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4572$4562'.
     1/1: $0\reg35[7:7]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4570$4561'.
     1/1: $0\reg35[6:6]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4568$4560'.
     1/1: $0\reg35[5:5]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4566$4559'.
     1/1: $0\reg35[4:4]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4564$4558'.
     1/1: $0\reg35[3:3]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4562$4557'.
     1/1: $0\reg35[2:2]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4560$4556'.
     1/1: $0\reg35[1:1]
Creating decoders for process `\module28_2.$proc$syn_yosys.v:4558$4555'.
     1/1: $0\reg35[0:0]
Creating decoders for process `\top.$proc$top.v:14$7204'.
     1/1: $0$formal$top.v:14$7198_EN[0:0]$7205
Creating decoders for process `\top.$proc$top.v:12$7199'.
     1/2: $0$formal$top.v:14$7198_EN[0:0]$7201
     2/2: $0$formal$top.v:14$7198_CHECK[0:0]$7200
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1311$2248'.
     1/1: $1\reg114_reg[0][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1307$2247'.
     1/1: $1\reg115_reg[0][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1303$2246'.
     1/1: $1\reg116_reg[4][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1299$2245'.
     1/1: $1\reg116_reg[3][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1295$2244'.
     1/1: $1\reg116_reg[2][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1291$2243'.
     1/1: $1\reg116_reg[1][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1287$2242'.
     1/1: $1\reg116_reg[0][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:539$2241'.
     1/1: $0\reg121[12:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:538$2240'.
     1/1: $0\reg120[11:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:537$2239'.
     1/1: $0\reg119[20:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:536$2238'.
     1/1: $0\reg118[11:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:535$2237'.
     1/1: $0\reg117[6:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1312$2236'.
     1/1: $0\reg114_reg[0][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1308$2235'.
     1/1: $0\reg115_reg[0][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1304$2234'.
     1/1: $0\reg116_reg[4][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1300$2233'.
     1/1: $0\reg116_reg[3][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1296$2232'.
     1/1: $0\reg116_reg[2][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1292$2231'.
     1/1: $0\reg116_reg[1][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1288$2230'.
     1/1: $0\reg116_reg[0][0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1285$2229'.
     1/1: $0\reg118[11:11]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1283$2228'.
     1/1: $0\reg118[10:10]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1281$2227'.
     1/1: $0\reg118[9:9]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1279$2226'.
     1/1: $0\reg118[8:8]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1277$2225'.
     1/1: $0\reg118[7:7]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1275$2224'.
     1/1: $0\reg118[6:6]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1273$2223'.
     1/1: $0\reg118[5:5]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1271$2222'.
     1/1: $0\reg118[4:4]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1269$2221'.
     1/1: $0\reg118[3:3]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1267$2220'.
     1/1: $0\reg118[2:2]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1265$2219'.
     1/1: $0\reg118[1:1]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1263$2218'.
     1/1: $0\reg118[0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1261$2217'.
     1/1: $0\reg119[20:20]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1259$2216'.
     1/1: $0\reg119[19:19]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1257$2215'.
     1/1: $0\reg119[18:18]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1255$2214'.
     1/1: $0\reg119[17:17]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1253$2213'.
     1/1: $0\reg119[16:16]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1251$2212'.
     1/1: $0\reg119[15:15]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1249$2211'.
     1/1: $0\reg119[14:14]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1247$2210'.
     1/1: $0\reg119[13:13]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1245$2209'.
     1/1: $0\reg119[12:12]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1243$2208'.
     1/1: $0\reg119[11:11]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1241$2207'.
     1/1: $0\reg119[10:10]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1239$2206'.
     1/1: $0\reg119[9:9]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1237$2205'.
     1/1: $0\reg119[8:8]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1235$2204'.
     1/1: $0\reg119[7:7]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1233$2203'.
     1/1: $0\reg119[6:6]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1231$2202'.
     1/1: $0\reg119[5:5]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1229$2201'.
     1/1: $0\reg119[4:4]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1227$2200'.
     1/1: $0\reg119[3:3]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1225$2199'.
     1/1: $0\reg119[2:2]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1223$2198'.
     1/1: $0\reg119[1:1]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1221$2197'.
     1/1: $0\reg119[0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1219$2196'.
     1/1: $0\reg120[11:11]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1217$2195'.
     1/1: $0\reg120[10:10]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1215$2194'.
     1/1: $0\reg120[9:9]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1213$2193'.
     1/1: $0\reg120[8:8]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1211$2192'.
     1/1: $0\reg120[7:7]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1209$2191'.
     1/1: $0\reg120[6:6]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1207$2190'.
     1/1: $0\reg120[5:5]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1205$2189'.
     1/1: $0\reg120[4:4]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1203$2188'.
     1/1: $0\reg120[3:3]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1201$2187'.
     1/1: $0\reg120[2:2]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1199$2186'.
     1/1: $0\reg120[1:1]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1197$2185'.
     1/1: $0\reg120[0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1195$2184'.
     1/1: $0\reg117[6:6]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1193$2183'.
     1/1: $0\reg117[5:5]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1191$2182'.
     1/1: $0\reg117[4:4]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1189$2181'.
     1/1: $0\reg117[3:3]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1187$2180'.
     1/1: $0\reg117[2:2]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1185$2179'.
     1/1: $0\reg117[1:1]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1183$2178'.
     1/1: $0\reg117[0:0]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1181$2177'.
     1/1: $0\reg121[12:12]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1179$2176'.
     1/1: $0\reg121[11:11]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1177$2175'.
     1/1: $0\reg121[10:10]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1175$2174'.
     1/1: $0\reg121[9:9]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1173$2173'.
     1/1: $0\reg121[8:8]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1171$2172'.
     1/1: $0\reg121[7:7]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1169$2171'.
     1/1: $0\reg121[6:6]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1167$2170'.
     1/1: $0\reg121[5:5]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1165$2169'.
     1/1: $0\reg121[4:4]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1163$2168'.
     1/1: $0\reg121[3:3]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1161$2167'.
     1/1: $0\reg121[2:2]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1159$2166'.
     1/1: $0\reg121[1:1]
Creating decoders for process `\module105_2.$proc$syn_yosys.v:1157$2165'.
     1/1: $0\reg121[0:0]
Creating decoders for process `\module46_1.$proc$syn_identity.v:662$1313'.
     1/1: $1\reg56[14:0]
Creating decoders for process `\module46_1.$proc$syn_identity.v:693$1270'.
     1/1: $0\reg56[14:0]

9.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\module28_1.\reg41' from process `\module28_1.$proc$syn_identity.v:133$864'.
No latch inferred for signal `\module28_1.\reg40' from process `\module28_1.$proc$syn_identity.v:132$863'.
No latch inferred for signal `\module28_1.\reg39' from process `\module28_1.$proc$syn_identity.v:131$862'.
No latch inferred for signal `\module28_1.\reg38' from process `\module28_1.$proc$syn_identity.v:130$861'.

9.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\module70_1.\reg98' using process `\module70_1.$proc$syn_identity.v:637$1231'.
  created $dff cell `$procdff$7323' with positive edge clock.
Creating register for signal `\module70_1.\reg97' using process `\module70_1.$proc$syn_identity.v:637$1231'.
  created $dff cell `$procdff$7324' with positive edge clock.
Creating register for signal `\module70_1.\reg92' using process `\module70_1.$proc$syn_identity.v:622$1212'.
  created $dff cell `$procdff$7325' with positive edge clock.
Creating register for signal `\module70_1.\reg91' using process `\module70_1.$proc$syn_identity.v:618$1210'.
  created $dff cell `$procdff$7326' with positive edge clock.
Creating register for signal `\module70_1.\reg85' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$7327' with positive edge clock.
Creating register for signal `\module70_1.\reg84' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$7328' with positive edge clock.
Creating register for signal `\module70_1.\reg83' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$7329' with positive edge clock.
Creating register for signal `\module70_1.\reg82' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$7330' with positive edge clock.
Creating register for signal `\module70_1.\reg81' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$7331' with positive edge clock.
Creating register for signal `\module70_1.\reg80' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$7332' with positive edge clock.
Creating register for signal `\module70_1.\reg79' using process `\module70_1.$proc$syn_identity.v:570$1132'.
  created $dff cell `$procdff$7333' with positive edge clock.
Creating register for signal `\module70_1.\reg78' using process `\module70_1.$proc$syn_identity.v:564$1126'.
  created $dff cell `$procdff$7334' with positive edge clock.
Creating register for signal `\module70_1.\reg77' using process `\module70_1.$proc$syn_identity.v:564$1126'.
  created $dff cell `$procdff$7335' with positive edge clock.
Creating register for signal `\module70_1.\reg76' using process `\module70_1.$proc$syn_identity.v:564$1126'.
  created $dff cell `$procdff$7336' with positive edge clock.
Creating register for signal `\module105_1.\reg121' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7337' with positive edge clock.
Creating register for signal `\module105_1.\reg117' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7338' with positive edge clock.
Creating register for signal `\module105_1.\reg120' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7339' with positive edge clock.
Creating register for signal `\module105_1.\reg119' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7340' with positive edge clock.
Creating register for signal `\module105_1.\reg118' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7341' with positive edge clock.
Creating register for signal `\module105_1.\reg116' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7342' with positive edge clock.
Creating register for signal `\module105_1.\reg115' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7343' with positive edge clock.
Creating register for signal `\module105_1.\reg114' using process `\module105_1.$proc$syn_identity.v:456$1042'.
  created $dff cell `$procdff$7344' with positive edge clock.
Creating register for signal `\module132_1.\reg146' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$7345' with positive edge clock.
Creating register for signal `\module132_1.\reg145' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$7346' with positive edge clock.
Creating register for signal `\module132_1.\reg144' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$7347' with positive edge clock.
Creating register for signal `\module132_1.\reg143' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$7348' with positive edge clock.
Creating register for signal `\module132_1.\reg142' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$7349' with positive edge clock.
Creating register for signal `\module132_1.\reg141' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$7350' with positive edge clock.
Creating register for signal `\module132_1.\reg140' using process `\module132_1.$proc$syn_identity.v:360$931'.
  created $dff cell `$procdff$7351' with positive edge clock.
Creating register for signal `\module8_1.\reg18' using process `\module8_1.$proc$syn_identity.v:288$882'.
  created $dff cell `$procdff$7352' with positive edge clock.
Creating register for signal `\module8_1.\reg17' using process `\module8_1.$proc$syn_identity.v:288$882'.
  created $dff cell `$procdff$7353' with positive edge clock.
Creating register for signal `\module28_1.\reg34' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7354' with positive edge clock.
Creating register for signal `\module28_1.\reg35' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7355' with positive edge clock.
Creating register for signal `\module28_1.\reg36' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7356' with positive edge clock.
Creating register for signal `\module28_1.\reg37' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7357' with positive edge clock.
Creating register for signal `\module28_1.\reg42' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7358' with positive edge clock.
Creating register for signal `\module28_1.\reg43' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7359' with positive edge clock.
Creating register for signal `\module28_1.\reg44' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7360' with positive edge clock.
Creating register for signal `\module28_1.\reg45' using process `\module28_1.$proc$syn_identity.v:170$777'.
  created $dff cell `$procdff$7361' with positive edge clock.
Creating register for signal `\top_1.\reg169' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$7362' with positive edge clock.
Creating register for signal `\top_1.\reg168' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$7363' with positive edge clock.
Creating register for signal `\top_1.\reg167' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$7364' with positive edge clock.
Creating register for signal `\top_1.\reg166' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$7365' with positive edge clock.
Creating register for signal `\top_1.\reg165' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$7366' with positive edge clock.
Creating register for signal `\top_1.\reg164' using process `\top_1.$proc$syn_identity.v:63$716'.
  created $dff cell `$procdff$7367' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[14]' using process `\top_2.$proc$syn_yosys.v:8259$7177'.
  created $dff cell `$procdff$7368' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[13]' using process `\top_2.$proc$syn_yosys.v:8255$7176'.
  created $dff cell `$procdff$7369' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[12]' using process `\top_2.$proc$syn_yosys.v:8251$7175'.
  created $dff cell `$procdff$7370' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[11]' using process `\top_2.$proc$syn_yosys.v:8247$7174'.
  created $dff cell `$procdff$7371' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[10]' using process `\top_2.$proc$syn_yosys.v:8243$7173'.
  created $dff cell `$procdff$7372' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[9]' using process `\top_2.$proc$syn_yosys.v:8239$7172'.
  created $dff cell `$procdff$7373' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[8]' using process `\top_2.$proc$syn_yosys.v:8235$7171'.
  created $dff cell `$procdff$7374' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[7]' using process `\top_2.$proc$syn_yosys.v:8231$7170'.
  created $dff cell `$procdff$7375' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[6]' using process `\top_2.$proc$syn_yosys.v:8227$7169'.
  created $dff cell `$procdff$7376' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[5]' using process `\top_2.$proc$syn_yosys.v:8223$7168'.
  created $dff cell `$procdff$7377' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[4]' using process `\top_2.$proc$syn_yosys.v:8219$7167'.
  created $dff cell `$procdff$7378' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[3]' using process `\top_2.$proc$syn_yosys.v:8215$7166'.
  created $dff cell `$procdff$7379' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[2]' using process `\top_2.$proc$syn_yosys.v:8211$7165'.
  created $dff cell `$procdff$7380' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[1]' using process `\top_2.$proc$syn_yosys.v:8207$7164'.
  created $dff cell `$procdff$7381' with positive edge clock.
Creating register for signal `\top_2.\reg164_reg[0]' using process `\top_2.$proc$syn_yosys.v:8203$7163'.
  created $dff cell `$procdff$7382' with positive edge clock.
Creating register for signal `\top_2.\reg165 [8]' using process `\top_2.$proc$syn_yosys.v:8200$7162'.
  created $dff cell `$procdff$7383' with positive edge clock.
Creating register for signal `\top_2.\reg165 [7]' using process `\top_2.$proc$syn_yosys.v:8198$7161'.
  created $dff cell `$procdff$7384' with positive edge clock.
Creating register for signal `\top_2.\reg165 [6]' using process `\top_2.$proc$syn_yosys.v:8196$7160'.
  created $dff cell `$procdff$7385' with positive edge clock.
Creating register for signal `\top_2.\reg165 [5]' using process `\top_2.$proc$syn_yosys.v:8194$7159'.
  created $dff cell `$procdff$7386' with positive edge clock.
Creating register for signal `\top_2.\reg165 [4]' using process `\top_2.$proc$syn_yosys.v:8192$7158'.
  created $dff cell `$procdff$7387' with positive edge clock.
Creating register for signal `\top_2.\reg165 [3]' using process `\top_2.$proc$syn_yosys.v:8190$7157'.
  created $dff cell `$procdff$7388' with positive edge clock.
Creating register for signal `\top_2.\reg165 [2]' using process `\top_2.$proc$syn_yosys.v:8188$7156'.
  created $dff cell `$procdff$7389' with positive edge clock.
Creating register for signal `\top_2.\reg165 [1]' using process `\top_2.$proc$syn_yosys.v:8186$7155'.
  created $dff cell `$procdff$7390' with positive edge clock.
Creating register for signal `\top_2.\reg165 [0]' using process `\top_2.$proc$syn_yosys.v:8184$7154'.
  created $dff cell `$procdff$7391' with positive edge clock.
Creating register for signal `\top_2.\reg166 [13]' using process `\top_2.$proc$syn_yosys.v:8182$7153'.
  created $dff cell `$procdff$7392' with positive edge clock.
Creating register for signal `\top_2.\reg166 [12]' using process `\top_2.$proc$syn_yosys.v:8180$7152'.
  created $dff cell `$procdff$7393' with positive edge clock.
Creating register for signal `\top_2.\reg166 [11]' using process `\top_2.$proc$syn_yosys.v:8178$7151'.
  created $dff cell `$procdff$7394' with positive edge clock.
Creating register for signal `\top_2.\reg166 [10]' using process `\top_2.$proc$syn_yosys.v:8176$7150'.
  created $dff cell `$procdff$7395' with positive edge clock.
Creating register for signal `\top_2.\reg166 [9]' using process `\top_2.$proc$syn_yosys.v:8174$7149'.
  created $dff cell `$procdff$7396' with positive edge clock.
Creating register for signal `\top_2.\reg166 [8]' using process `\top_2.$proc$syn_yosys.v:8172$7148'.
  created $dff cell `$procdff$7397' with positive edge clock.
Creating register for signal `\top_2.\reg166 [7]' using process `\top_2.$proc$syn_yosys.v:8170$7147'.
  created $dff cell `$procdff$7398' with positive edge clock.
Creating register for signal `\top_2.\reg166 [6]' using process `\top_2.$proc$syn_yosys.v:8168$7146'.
  created $dff cell `$procdff$7399' with positive edge clock.
Creating register for signal `\top_2.\reg166 [5]' using process `\top_2.$proc$syn_yosys.v:8166$7145'.
  created $dff cell `$procdff$7400' with positive edge clock.
Creating register for signal `\top_2.\reg166 [4]' using process `\top_2.$proc$syn_yosys.v:8164$7144'.
  created $dff cell `$procdff$7401' with positive edge clock.
Creating register for signal `\top_2.\reg166 [3]' using process `\top_2.$proc$syn_yosys.v:8162$7143'.
  created $dff cell `$procdff$7402' with positive edge clock.
Creating register for signal `\top_2.\reg166 [2]' using process `\top_2.$proc$syn_yosys.v:8160$7142'.
  created $dff cell `$procdff$7403' with positive edge clock.
Creating register for signal `\top_2.\reg166 [1]' using process `\top_2.$proc$syn_yosys.v:8158$7141'.
  created $dff cell `$procdff$7404' with positive edge clock.
Creating register for signal `\top_2.\reg166 [0]' using process `\top_2.$proc$syn_yosys.v:8156$7140'.
  created $dff cell `$procdff$7405' with positive edge clock.
Creating register for signal `\top_2.\reg167 [4]' using process `\top_2.$proc$syn_yosys.v:8154$7139'.
  created $dff cell `$procdff$7406' with positive edge clock.
Creating register for signal `\top_2.\reg167 [3]' using process `\top_2.$proc$syn_yosys.v:8152$7138'.
  created $dff cell `$procdff$7407' with positive edge clock.
Creating register for signal `\top_2.\reg167 [2]' using process `\top_2.$proc$syn_yosys.v:8150$7137'.
  created $dff cell `$procdff$7408' with positive edge clock.
Creating register for signal `\top_2.\reg167 [1]' using process `\top_2.$proc$syn_yosys.v:8148$7136'.
  created $dff cell `$procdff$7409' with positive edge clock.
Creating register for signal `\top_2.\reg167 [0]' using process `\top_2.$proc$syn_yosys.v:8146$7135'.
  created $dff cell `$procdff$7410' with positive edge clock.
Creating register for signal `\top_2.\reg168 [17]' using process `\top_2.$proc$syn_yosys.v:8144$7134'.
  created $dff cell `$procdff$7411' with positive edge clock.
Creating register for signal `\top_2.\reg168 [16]' using process `\top_2.$proc$syn_yosys.v:8142$7133'.
  created $dff cell `$procdff$7412' with positive edge clock.
Creating register for signal `\top_2.\reg168 [15]' using process `\top_2.$proc$syn_yosys.v:8140$7132'.
  created $dff cell `$procdff$7413' with positive edge clock.
Creating register for signal `\top_2.\reg168 [14]' using process `\top_2.$proc$syn_yosys.v:8138$7131'.
  created $dff cell `$procdff$7414' with positive edge clock.
Creating register for signal `\top_2.\reg168 [13]' using process `\top_2.$proc$syn_yosys.v:8136$7130'.
  created $dff cell `$procdff$7415' with positive edge clock.
Creating register for signal `\top_2.\reg168 [12]' using process `\top_2.$proc$syn_yosys.v:8134$7129'.
  created $dff cell `$procdff$7416' with positive edge clock.
Creating register for signal `\top_2.\reg168 [11]' using process `\top_2.$proc$syn_yosys.v:8132$7128'.
  created $dff cell `$procdff$7417' with positive edge clock.
Creating register for signal `\top_2.\reg168 [10]' using process `\top_2.$proc$syn_yosys.v:8130$7127'.
  created $dff cell `$procdff$7418' with positive edge clock.
Creating register for signal `\top_2.\reg168 [9]' using process `\top_2.$proc$syn_yosys.v:8128$7126'.
  created $dff cell `$procdff$7419' with positive edge clock.
Creating register for signal `\top_2.\reg168 [8]' using process `\top_2.$proc$syn_yosys.v:8126$7125'.
  created $dff cell `$procdff$7420' with positive edge clock.
Creating register for signal `\top_2.\reg168 [7]' using process `\top_2.$proc$syn_yosys.v:8124$7124'.
  created $dff cell `$procdff$7421' with positive edge clock.
Creating register for signal `\top_2.\reg168 [6]' using process `\top_2.$proc$syn_yosys.v:8122$7123'.
  created $dff cell `$procdff$7422' with positive edge clock.
Creating register for signal `\top_2.\reg168 [5]' using process `\top_2.$proc$syn_yosys.v:8120$7122'.
  created $dff cell `$procdff$7423' with positive edge clock.
Creating register for signal `\top_2.\reg168 [4]' using process `\top_2.$proc$syn_yosys.v:8118$7121'.
  created $dff cell `$procdff$7424' with positive edge clock.
Creating register for signal `\top_2.\reg168 [3]' using process `\top_2.$proc$syn_yosys.v:8116$7120'.
  created $dff cell `$procdff$7425' with positive edge clock.
Creating register for signal `\top_2.\reg168 [2]' using process `\top_2.$proc$syn_yosys.v:8114$7119'.
  created $dff cell `$procdff$7426' with positive edge clock.
Creating register for signal `\top_2.\reg168 [1]' using process `\top_2.$proc$syn_yosys.v:8112$7118'.
  created $dff cell `$procdff$7427' with positive edge clock.
Creating register for signal `\top_2.\reg168 [0]' using process `\top_2.$proc$syn_yosys.v:8110$7117'.
  created $dff cell `$procdff$7428' with positive edge clock.
Creating register for signal `\top_2.\reg169 [3]' using process `\top_2.$proc$syn_yosys.v:8108$7116'.
  created $dff cell `$procdff$7429' with positive edge clock.
Creating register for signal `\top_2.\reg169 [2]' using process `\top_2.$proc$syn_yosys.v:8106$7115'.
  created $dff cell `$procdff$7430' with positive edge clock.
Creating register for signal `\top_2.\reg169 [1]' using process `\top_2.$proc$syn_yosys.v:8104$7114'.
  created $dff cell `$procdff$7431' with positive edge clock.
Creating register for signal `\top_2.\reg169 [0]' using process `\top_2.$proc$syn_yosys.v:8102$7113'.
  created $dff cell `$procdff$7432' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[9]' using process `\module8_2.$proc$syn_yosys.v:7061$6298'.
  created $dff cell `$procdff$7433' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[8]' using process `\module8_2.$proc$syn_yosys.v:7057$6297'.
  created $dff cell `$procdff$7434' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[7]' using process `\module8_2.$proc$syn_yosys.v:7053$6296'.
  created $dff cell `$procdff$7435' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[6]' using process `\module8_2.$proc$syn_yosys.v:7049$6295'.
  created $dff cell `$procdff$7436' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[5]' using process `\module8_2.$proc$syn_yosys.v:7045$6294'.
  created $dff cell `$procdff$7437' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[4]' using process `\module8_2.$proc$syn_yosys.v:7041$6293'.
  created $dff cell `$procdff$7438' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[3]' using process `\module8_2.$proc$syn_yosys.v:7037$6292'.
  created $dff cell `$procdff$7439' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[2]' using process `\module8_2.$proc$syn_yosys.v:7033$6291'.
  created $dff cell `$procdff$7440' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[1]' using process `\module8_2.$proc$syn_yosys.v:7029$6290'.
  created $dff cell `$procdff$7441' with positive edge clock.
Creating register for signal `\module8_2.\reg17_reg[0]' using process `\module8_2.$proc$syn_yosys.v:7025$6289'.
  created $dff cell `$procdff$7442' with positive edge clock.
Creating register for signal `\module8_2.\reg18_reg[4]' using process `\module8_2.$proc$syn_yosys.v:7021$6288'.
  created $dff cell `$procdff$7443' with positive edge clock.
Creating register for signal `\module8_2.\reg18_reg[3]' using process `\module8_2.$proc$syn_yosys.v:7017$6287'.
  created $dff cell `$procdff$7444' with positive edge clock.
Creating register for signal `\module8_2.\reg18_reg[2]' using process `\module8_2.$proc$syn_yosys.v:7013$6286'.
  created $dff cell `$procdff$7445' with positive edge clock.
Creating register for signal `\module8_2.\reg18_reg[1]' using process `\module8_2.$proc$syn_yosys.v:7009$6285'.
  created $dff cell `$procdff$7446' with positive edge clock.
Creating register for signal `\module8_2.\reg18_reg[0]' using process `\module8_2.$proc$syn_yosys.v:7005$6284'.
  created $dff cell `$procdff$7447' with positive edge clock.
Creating register for signal `\module70_2.\reg76_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6518$5896'.
  created $dff cell `$procdff$7448' with positive edge clock.
Creating register for signal `\module70_2.\reg77_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6514$5895'.
  created $dff cell `$procdff$7449' with positive edge clock.
Creating register for signal `\module70_2.\reg78_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6510$5894'.
  created $dff cell `$procdff$7450' with positive edge clock.
Creating register for signal `\module70_2.\reg79_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6506$5893'.
  created $dff cell `$procdff$7451' with positive edge clock.
Creating register for signal `\module70_2.\reg80_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6502$5892'.
  created $dff cell `$procdff$7452' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[7]' using process `\module70_2.$proc$syn_yosys.v:6498$5891'.
  created $dff cell `$procdff$7453' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[6]' using process `\module70_2.$proc$syn_yosys.v:6494$5890'.
  created $dff cell `$procdff$7454' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[5]' using process `\module70_2.$proc$syn_yosys.v:6490$5889'.
  created $dff cell `$procdff$7455' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[4]' using process `\module70_2.$proc$syn_yosys.v:6486$5888'.
  created $dff cell `$procdff$7456' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[3]' using process `\module70_2.$proc$syn_yosys.v:6482$5887'.
  created $dff cell `$procdff$7457' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[2]' using process `\module70_2.$proc$syn_yosys.v:6478$5886'.
  created $dff cell `$procdff$7458' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[1]' using process `\module70_2.$proc$syn_yosys.v:6474$5885'.
  created $dff cell `$procdff$7459' with positive edge clock.
Creating register for signal `\module70_2.\reg81_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6470$5884'.
  created $dff cell `$procdff$7460' with positive edge clock.
Creating register for signal `\module70_2.\reg82_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6466$5883'.
  created $dff cell `$procdff$7461' with positive edge clock.
Creating register for signal `\module70_2.\reg83_reg[11]' using process `\module70_2.$proc$syn_yosys.v:6462$5882'.
  created $dff cell `$procdff$7462' with positive edge clock.
Creating register for signal `\module70_2.\reg83_reg[4]' using process `\module70_2.$proc$syn_yosys.v:6458$5881'.
  created $dff cell `$procdff$7463' with positive edge clock.
Creating register for signal `\module70_2.\reg83_reg[2]' using process `\module70_2.$proc$syn_yosys.v:6454$5880'.
  created $dff cell `$procdff$7464' with positive edge clock.
Creating register for signal `\module70_2.\reg83_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6450$5879'.
  created $dff cell `$procdff$7465' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [8]' using process `\module70_2.$proc$syn_yosys.v:6447$5878'.
  created $dff cell `$procdff$7466' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [7]' using process `\module70_2.$proc$syn_yosys.v:6445$5877'.
  created $dff cell `$procdff$7467' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [6]' using process `\module70_2.$proc$syn_yosys.v:6443$5876'.
  created $dff cell `$procdff$7468' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [5]' using process `\module70_2.$proc$syn_yosys.v:6441$5875'.
  created $dff cell `$procdff$7469' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [4]' using process `\module70_2.$proc$syn_yosys.v:6439$5874'.
  created $dff cell `$procdff$7470' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [3]' using process `\module70_2.$proc$syn_yosys.v:6437$5873'.
  created $dff cell `$procdff$7471' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [2]' using process `\module70_2.$proc$syn_yosys.v:6435$5872'.
  created $dff cell `$procdff$7472' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [1]' using process `\module70_2.$proc$syn_yosys.v:6433$5871'.
  created $dff cell `$procdff$7473' with positive edge clock.
Creating register for signal `\module70_2.\reg84 [0]' using process `\module70_2.$proc$syn_yosys.v:6431$5870'.
  created $dff cell `$procdff$7474' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [14]' using process `\module70_2.$proc$syn_yosys.v:6429$5869'.
  created $dff cell `$procdff$7475' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [13]' using process `\module70_2.$proc$syn_yosys.v:6427$5868'.
  created $dff cell `$procdff$7476' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [12]' using process `\module70_2.$proc$syn_yosys.v:6425$5867'.
  created $dff cell `$procdff$7477' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [11]' using process `\module70_2.$proc$syn_yosys.v:6423$5866'.
  created $dff cell `$procdff$7478' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [10]' using process `\module70_2.$proc$syn_yosys.v:6421$5865'.
  created $dff cell `$procdff$7479' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [9]' using process `\module70_2.$proc$syn_yosys.v:6419$5864'.
  created $dff cell `$procdff$7480' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [8]' using process `\module70_2.$proc$syn_yosys.v:6417$5863'.
  created $dff cell `$procdff$7481' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [7]' using process `\module70_2.$proc$syn_yosys.v:6415$5862'.
  created $dff cell `$procdff$7482' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [6]' using process `\module70_2.$proc$syn_yosys.v:6413$5861'.
  created $dff cell `$procdff$7483' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [5]' using process `\module70_2.$proc$syn_yosys.v:6411$5860'.
  created $dff cell `$procdff$7484' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [4]' using process `\module70_2.$proc$syn_yosys.v:6409$5859'.
  created $dff cell `$procdff$7485' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [3]' using process `\module70_2.$proc$syn_yosys.v:6407$5858'.
  created $dff cell `$procdff$7486' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [2]' using process `\module70_2.$proc$syn_yosys.v:6405$5857'.
  created $dff cell `$procdff$7487' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [1]' using process `\module70_2.$proc$syn_yosys.v:6403$5856'.
  created $dff cell `$procdff$7488' with positive edge clock.
Creating register for signal `\module70_2.\reg85 [0]' using process `\module70_2.$proc$syn_yosys.v:6401$5855'.
  created $dff cell `$procdff$7489' with positive edge clock.
Creating register for signal `\module70_2.\reg91_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6398$5854'.
  created $dff cell `$procdff$7490' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[7]' using process `\module70_2.$proc$syn_yosys.v:6394$5853'.
  created $dff cell `$procdff$7491' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[6]' using process `\module70_2.$proc$syn_yosys.v:6390$5852'.
  created $dff cell `$procdff$7492' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[5]' using process `\module70_2.$proc$syn_yosys.v:6386$5851'.
  created $dff cell `$procdff$7493' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[4]' using process `\module70_2.$proc$syn_yosys.v:6382$5850'.
  created $dff cell `$procdff$7494' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[3]' using process `\module70_2.$proc$syn_yosys.v:6378$5849'.
  created $dff cell `$procdff$7495' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[2]' using process `\module70_2.$proc$syn_yosys.v:6374$5848'.
  created $dff cell `$procdff$7496' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[1]' using process `\module70_2.$proc$syn_yosys.v:6370$5847'.
  created $dff cell `$procdff$7497' with positive edge clock.
Creating register for signal `\module70_2.\reg92_reg[0]' using process `\module70_2.$proc$syn_yosys.v:6366$5846'.
  created $dff cell `$procdff$7498' with positive edge clock.
Creating register for signal `\module28_2.\reg45_reg[0]' using process `\module28_2.$proc$syn_yosys.v:4615$4580'.
  created $dff cell `$procdff$7499' with positive edge clock.
Creating register for signal `\module28_2.\reg44_reg[0]' using process `\module28_2.$proc$syn_yosys.v:4611$4579'.
  created $dff cell `$procdff$7500' with positive edge clock.
Creating register for signal `\module28_2.\reg43_reg[5]' using process `\module28_2.$proc$syn_yosys.v:4607$4578'.
  created $dff cell `$procdff$7501' with positive edge clock.
Creating register for signal `\module28_2.\reg43_reg[0]' using process `\module28_2.$proc$syn_yosys.v:4603$4577'.
  created $dff cell `$procdff$7502' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [21]' using process `\module28_2.$proc$syn_yosys.v:4600$4576'.
  created $dff cell `$procdff$7503' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [20]' using process `\module28_2.$proc$syn_yosys.v:4598$4575'.
  created $dff cell `$procdff$7504' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [19]' using process `\module28_2.$proc$syn_yosys.v:4596$4574'.
  created $dff cell `$procdff$7505' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [18]' using process `\module28_2.$proc$syn_yosys.v:4594$4573'.
  created $dff cell `$procdff$7506' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [17]' using process `\module28_2.$proc$syn_yosys.v:4592$4572'.
  created $dff cell `$procdff$7507' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [16]' using process `\module28_2.$proc$syn_yosys.v:4590$4571'.
  created $dff cell `$procdff$7508' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [15]' using process `\module28_2.$proc$syn_yosys.v:4588$4570'.
  created $dff cell `$procdff$7509' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [14]' using process `\module28_2.$proc$syn_yosys.v:4586$4569'.
  created $dff cell `$procdff$7510' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [13]' using process `\module28_2.$proc$syn_yosys.v:4584$4568'.
  created $dff cell `$procdff$7511' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [12]' using process `\module28_2.$proc$syn_yosys.v:4582$4567'.
  created $dff cell `$procdff$7512' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [11]' using process `\module28_2.$proc$syn_yosys.v:4580$4566'.
  created $dff cell `$procdff$7513' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [10]' using process `\module28_2.$proc$syn_yosys.v:4578$4565'.
  created $dff cell `$procdff$7514' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [9]' using process `\module28_2.$proc$syn_yosys.v:4576$4564'.
  created $dff cell `$procdff$7515' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [8]' using process `\module28_2.$proc$syn_yosys.v:4574$4563'.
  created $dff cell `$procdff$7516' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [7]' using process `\module28_2.$proc$syn_yosys.v:4572$4562'.
  created $dff cell `$procdff$7517' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [6]' using process `\module28_2.$proc$syn_yosys.v:4570$4561'.
  created $dff cell `$procdff$7518' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [5]' using process `\module28_2.$proc$syn_yosys.v:4568$4560'.
  created $dff cell `$procdff$7519' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [4]' using process `\module28_2.$proc$syn_yosys.v:4566$4559'.
  created $dff cell `$procdff$7520' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [3]' using process `\module28_2.$proc$syn_yosys.v:4564$4558'.
  created $dff cell `$procdff$7521' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [2]' using process `\module28_2.$proc$syn_yosys.v:4562$4557'.
  created $dff cell `$procdff$7522' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [1]' using process `\module28_2.$proc$syn_yosys.v:4560$4556'.
  created $dff cell `$procdff$7523' with positive edge clock.
Creating register for signal `\module28_2.\reg35 [0]' using process `\module28_2.$proc$syn_yosys.v:4558$4555'.
  created $dff cell `$procdff$7524' with positive edge clock.
Creating register for signal `\top.$formal$top.v:14$7198_CHECK' using process `\top.$proc$top.v:12$7199'.
  created $dff cell `$procdff$7525' with positive edge clock.
Creating register for signal `\top.$formal$top.v:14$7198_EN' using process `\top.$proc$top.v:12$7199'.
  created $dff cell `$procdff$7526' with positive edge clock.
Creating register for signal `\module105_2.\reg114_reg[0]' using process `\module105_2.$proc$syn_yosys.v:1312$2236'.
  created $dff cell `$procdff$7527' with positive edge clock.
Creating register for signal `\module105_2.\reg115_reg[0]' using process `\module105_2.$proc$syn_yosys.v:1308$2235'.
  created $dff cell `$procdff$7528' with positive edge clock.
Creating register for signal `\module105_2.\reg116_reg[4]' using process `\module105_2.$proc$syn_yosys.v:1304$2234'.
  created $dff cell `$procdff$7529' with positive edge clock.
Creating register for signal `\module105_2.\reg116_reg[3]' using process `\module105_2.$proc$syn_yosys.v:1300$2233'.
  created $dff cell `$procdff$7530' with positive edge clock.
Creating register for signal `\module105_2.\reg116_reg[2]' using process `\module105_2.$proc$syn_yosys.v:1296$2232'.
  created $dff cell `$procdff$7531' with positive edge clock.
Creating register for signal `\module105_2.\reg116_reg[1]' using process `\module105_2.$proc$syn_yosys.v:1292$2231'.
  created $dff cell `$procdff$7532' with positive edge clock.
Creating register for signal `\module105_2.\reg116_reg[0]' using process `\module105_2.$proc$syn_yosys.v:1288$2230'.
  created $dff cell `$procdff$7533' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [11]' using process `\module105_2.$proc$syn_yosys.v:1285$2229'.
  created $dff cell `$procdff$7534' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [10]' using process `\module105_2.$proc$syn_yosys.v:1283$2228'.
  created $dff cell `$procdff$7535' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [9]' using process `\module105_2.$proc$syn_yosys.v:1281$2227'.
  created $dff cell `$procdff$7536' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [8]' using process `\module105_2.$proc$syn_yosys.v:1279$2226'.
  created $dff cell `$procdff$7537' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [7]' using process `\module105_2.$proc$syn_yosys.v:1277$2225'.
  created $dff cell `$procdff$7538' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [6]' using process `\module105_2.$proc$syn_yosys.v:1275$2224'.
  created $dff cell `$procdff$7539' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [5]' using process `\module105_2.$proc$syn_yosys.v:1273$2223'.
  created $dff cell `$procdff$7540' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [4]' using process `\module105_2.$proc$syn_yosys.v:1271$2222'.
  created $dff cell `$procdff$7541' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [3]' using process `\module105_2.$proc$syn_yosys.v:1269$2221'.
  created $dff cell `$procdff$7542' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [2]' using process `\module105_2.$proc$syn_yosys.v:1267$2220'.
  created $dff cell `$procdff$7543' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [1]' using process `\module105_2.$proc$syn_yosys.v:1265$2219'.
  created $dff cell `$procdff$7544' with positive edge clock.
Creating register for signal `\module105_2.\reg118 [0]' using process `\module105_2.$proc$syn_yosys.v:1263$2218'.
  created $dff cell `$procdff$7545' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [20]' using process `\module105_2.$proc$syn_yosys.v:1261$2217'.
  created $dff cell `$procdff$7546' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [19]' using process `\module105_2.$proc$syn_yosys.v:1259$2216'.
  created $dff cell `$procdff$7547' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [18]' using process `\module105_2.$proc$syn_yosys.v:1257$2215'.
  created $dff cell `$procdff$7548' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [17]' using process `\module105_2.$proc$syn_yosys.v:1255$2214'.
  created $dff cell `$procdff$7549' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [16]' using process `\module105_2.$proc$syn_yosys.v:1253$2213'.
  created $dff cell `$procdff$7550' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [15]' using process `\module105_2.$proc$syn_yosys.v:1251$2212'.
  created $dff cell `$procdff$7551' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [14]' using process `\module105_2.$proc$syn_yosys.v:1249$2211'.
  created $dff cell `$procdff$7552' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [13]' using process `\module105_2.$proc$syn_yosys.v:1247$2210'.
  created $dff cell `$procdff$7553' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [12]' using process `\module105_2.$proc$syn_yosys.v:1245$2209'.
  created $dff cell `$procdff$7554' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [11]' using process `\module105_2.$proc$syn_yosys.v:1243$2208'.
  created $dff cell `$procdff$7555' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [10]' using process `\module105_2.$proc$syn_yosys.v:1241$2207'.
  created $dff cell `$procdff$7556' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [9]' using process `\module105_2.$proc$syn_yosys.v:1239$2206'.
  created $dff cell `$procdff$7557' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [8]' using process `\module105_2.$proc$syn_yosys.v:1237$2205'.
  created $dff cell `$procdff$7558' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [7]' using process `\module105_2.$proc$syn_yosys.v:1235$2204'.
  created $dff cell `$procdff$7559' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [6]' using process `\module105_2.$proc$syn_yosys.v:1233$2203'.
  created $dff cell `$procdff$7560' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [5]' using process `\module105_2.$proc$syn_yosys.v:1231$2202'.
  created $dff cell `$procdff$7561' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [4]' using process `\module105_2.$proc$syn_yosys.v:1229$2201'.
  created $dff cell `$procdff$7562' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [3]' using process `\module105_2.$proc$syn_yosys.v:1227$2200'.
  created $dff cell `$procdff$7563' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [2]' using process `\module105_2.$proc$syn_yosys.v:1225$2199'.
  created $dff cell `$procdff$7564' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [1]' using process `\module105_2.$proc$syn_yosys.v:1223$2198'.
  created $dff cell `$procdff$7565' with positive edge clock.
Creating register for signal `\module105_2.\reg119 [0]' using process `\module105_2.$proc$syn_yosys.v:1221$2197'.
  created $dff cell `$procdff$7566' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [11]' using process `\module105_2.$proc$syn_yosys.v:1219$2196'.
  created $dff cell `$procdff$7567' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [10]' using process `\module105_2.$proc$syn_yosys.v:1217$2195'.
  created $dff cell `$procdff$7568' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [9]' using process `\module105_2.$proc$syn_yosys.v:1215$2194'.
  created $dff cell `$procdff$7569' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [8]' using process `\module105_2.$proc$syn_yosys.v:1213$2193'.
  created $dff cell `$procdff$7570' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [7]' using process `\module105_2.$proc$syn_yosys.v:1211$2192'.
  created $dff cell `$procdff$7571' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [6]' using process `\module105_2.$proc$syn_yosys.v:1209$2191'.
  created $dff cell `$procdff$7572' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [5]' using process `\module105_2.$proc$syn_yosys.v:1207$2190'.
  created $dff cell `$procdff$7573' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [4]' using process `\module105_2.$proc$syn_yosys.v:1205$2189'.
  created $dff cell `$procdff$7574' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [3]' using process `\module105_2.$proc$syn_yosys.v:1203$2188'.
  created $dff cell `$procdff$7575' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [2]' using process `\module105_2.$proc$syn_yosys.v:1201$2187'.
  created $dff cell `$procdff$7576' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [1]' using process `\module105_2.$proc$syn_yosys.v:1199$2186'.
  created $dff cell `$procdff$7577' with positive edge clock.
Creating register for signal `\module105_2.\reg120 [0]' using process `\module105_2.$proc$syn_yosys.v:1197$2185'.
  created $dff cell `$procdff$7578' with positive edge clock.
Creating register for signal `\module105_2.\reg117 [6]' using process `\module105_2.$proc$syn_yosys.v:1195$2184'.
  created $dff cell `$procdff$7579' with positive edge clock.
Creating register for signal `\module105_2.\reg117 [5]' using process `\module105_2.$proc$syn_yosys.v:1193$2183'.
  created $dff cell `$procdff$7580' with positive edge clock.
Creating register for signal `\module105_2.\reg117 [4]' using process `\module105_2.$proc$syn_yosys.v:1191$2182'.
  created $dff cell `$procdff$7581' with positive edge clock.
Creating register for signal `\module105_2.\reg117 [3]' using process `\module105_2.$proc$syn_yosys.v:1189$2181'.
  created $dff cell `$procdff$7582' with positive edge clock.
Creating register for signal `\module105_2.\reg117 [2]' using process `\module105_2.$proc$syn_yosys.v:1187$2180'.
  created $dff cell `$procdff$7583' with positive edge clock.
Creating register for signal `\module105_2.\reg117 [1]' using process `\module105_2.$proc$syn_yosys.v:1185$2179'.
  created $dff cell `$procdff$7584' with positive edge clock.
Creating register for signal `\module105_2.\reg117 [0]' using process `\module105_2.$proc$syn_yosys.v:1183$2178'.
  created $dff cell `$procdff$7585' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [12]' using process `\module105_2.$proc$syn_yosys.v:1181$2177'.
  created $dff cell `$procdff$7586' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [11]' using process `\module105_2.$proc$syn_yosys.v:1179$2176'.
  created $dff cell `$procdff$7587' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [10]' using process `\module105_2.$proc$syn_yosys.v:1177$2175'.
  created $dff cell `$procdff$7588' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [9]' using process `\module105_2.$proc$syn_yosys.v:1175$2174'.
  created $dff cell `$procdff$7589' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [8]' using process `\module105_2.$proc$syn_yosys.v:1173$2173'.
  created $dff cell `$procdff$7590' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [7]' using process `\module105_2.$proc$syn_yosys.v:1171$2172'.
  created $dff cell `$procdff$7591' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [6]' using process `\module105_2.$proc$syn_yosys.v:1169$2171'.
  created $dff cell `$procdff$7592' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [5]' using process `\module105_2.$proc$syn_yosys.v:1167$2170'.
  created $dff cell `$procdff$7593' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [4]' using process `\module105_2.$proc$syn_yosys.v:1165$2169'.
  created $dff cell `$procdff$7594' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [3]' using process `\module105_2.$proc$syn_yosys.v:1163$2168'.
  created $dff cell `$procdff$7595' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [2]' using process `\module105_2.$proc$syn_yosys.v:1161$2167'.
  created $dff cell `$procdff$7596' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [1]' using process `\module105_2.$proc$syn_yosys.v:1159$2166'.
  created $dff cell `$procdff$7597' with positive edge clock.
Creating register for signal `\module105_2.\reg121 [0]' using process `\module105_2.$proc$syn_yosys.v:1157$2165'.
  created $dff cell `$procdff$7598' with positive edge clock.
Creating register for signal `\module46_1.\reg56' using process `\module46_1.$proc$syn_identity.v:693$1270'.
  created $dff cell `$procdff$7599' with positive edge clock.

9.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `module70_1.$proc$syn_identity.v:539$1251'.
Removing empty process `module70_1.$proc$syn_identity.v:538$1250'.
Removing empty process `module70_1.$proc$syn_identity.v:537$1249'.
Removing empty process `module70_1.$proc$syn_identity.v:536$1248'.
Removing empty process `module70_1.$proc$syn_identity.v:535$1247'.
Removing empty process `module70_1.$proc$syn_identity.v:534$1246'.
Removing empty process `module70_1.$proc$syn_identity.v:533$1245'.
Removing empty process `module70_1.$proc$syn_identity.v:532$1244'.
Removing empty process `module70_1.$proc$syn_identity.v:531$1243'.
Removing empty process `module70_1.$proc$syn_identity.v:530$1242'.
Removing empty process `module70_1.$proc$syn_identity.v:524$1241'.
Removing empty process `module70_1.$proc$syn_identity.v:523$1240'.
Removing empty process `module70_1.$proc$syn_identity.v:518$1239'.
Removing empty process `module70_1.$proc$syn_identity.v:517$1238'.
Removing empty process `module70_1.$proc$syn_identity.v:637$1231'.
Removing empty process `module70_1.$proc$syn_identity.v:622$1212'.
Removing empty process `module70_1.$proc$syn_identity.v:618$1210'.
Found and cleaned up 2 empty switches in `\module70_1.$proc$syn_identity.v:570$1132'.
Removing empty process `module70_1.$proc$syn_identity.v:570$1132'.
Removing empty process `module70_1.$proc$syn_identity.v:564$1126'.
Removing empty process `module105_1.$proc$syn_identity.v:428$1125'.
Removing empty process `module105_1.$proc$syn_identity.v:427$1124'.
Removing empty process `module105_1.$proc$syn_identity.v:426$1123'.
Removing empty process `module105_1.$proc$syn_identity.v:425$1122'.
Removing empty process `module105_1.$proc$syn_identity.v:424$1121'.
Removing empty process `module105_1.$proc$syn_identity.v:423$1120'.
Removing empty process `module105_1.$proc$syn_identity.v:422$1119'.
Removing empty process `module105_1.$proc$syn_identity.v:421$1118'.
Found and cleaned up 2 empty switches in `\module105_1.$proc$syn_identity.v:456$1042'.
Removing empty process `module105_1.$proc$syn_identity.v:456$1042'.
Removing empty process `module132_1.$proc$syn_identity.v:329$1022'.
Removing empty process `module132_1.$proc$syn_identity.v:328$1021'.
Removing empty process `module132_1.$proc$syn_identity.v:327$1020'.
Removing empty process `module132_1.$proc$syn_identity.v:326$1019'.
Removing empty process `module132_1.$proc$syn_identity.v:325$1018'.
Removing empty process `module132_1.$proc$syn_identity.v:324$1017'.
Removing empty process `module132_1.$proc$syn_identity.v:323$1016'.
Found and cleaned up 1 empty switch in `\module132_1.$proc$syn_identity.v:360$931'.
Removing empty process `module132_1.$proc$syn_identity.v:360$931'.
Removing empty process `module8_1.$proc$syn_identity.v:265$911'.
Removing empty process `module8_1.$proc$syn_identity.v:264$910'.
Removing empty process `module8_1.$proc$syn_identity.v:288$882'.
Removing empty process `module28_1.$proc$syn_identity.v:137$868'.
Removing empty process `module28_1.$proc$syn_identity.v:136$867'.
Removing empty process `module28_1.$proc$syn_identity.v:135$866'.
Removing empty process `module28_1.$proc$syn_identity.v:134$865'.
Removing empty process `module28_1.$proc$syn_identity.v:133$864'.
Removing empty process `module28_1.$proc$syn_identity.v:132$863'.
Removing empty process `module28_1.$proc$syn_identity.v:131$862'.
Removing empty process `module28_1.$proc$syn_identity.v:130$861'.
Removing empty process `module28_1.$proc$syn_identity.v:129$860'.
Removing empty process `module28_1.$proc$syn_identity.v:128$859'.
Removing empty process `module28_1.$proc$syn_identity.v:127$858'.
Removing empty process `module28_1.$proc$syn_identity.v:126$857'.
Found and cleaned up 1 empty switch in `\module28_1.$proc$syn_identity.v:170$777'.
Removing empty process `module28_1.$proc$syn_identity.v:170$777'.
Removing empty process `top_1.$proc$syn_identity.v:23$768'.
Removing empty process `top_1.$proc$syn_identity.v:22$767'.
Removing empty process `top_1.$proc$syn_identity.v:21$766'.
Removing empty process `top_1.$proc$syn_identity.v:20$765'.
Removing empty process `top_1.$proc$syn_identity.v:19$764'.
Removing empty process `top_1.$proc$syn_identity.v:18$763'.
Found and cleaned up 2 empty switches in `\top_1.$proc$syn_identity.v:63$716'.
Removing empty process `top_1.$proc$syn_identity.v:63$716'.
Removing empty process `top_2.$proc$syn_yosys.v:8258$7197'.
Removing empty process `top_2.$proc$syn_yosys.v:8254$7196'.
Removing empty process `top_2.$proc$syn_yosys.v:8250$7195'.
Removing empty process `top_2.$proc$syn_yosys.v:8246$7194'.
Removing empty process `top_2.$proc$syn_yosys.v:8242$7193'.
Removing empty process `top_2.$proc$syn_yosys.v:8238$7192'.
Removing empty process `top_2.$proc$syn_yosys.v:8234$7191'.
Removing empty process `top_2.$proc$syn_yosys.v:8230$7190'.
Removing empty process `top_2.$proc$syn_yosys.v:8226$7189'.
Removing empty process `top_2.$proc$syn_yosys.v:8222$7188'.
Removing empty process `top_2.$proc$syn_yosys.v:8218$7187'.
Removing empty process `top_2.$proc$syn_yosys.v:8214$7186'.
Removing empty process `top_2.$proc$syn_yosys.v:8210$7185'.
Removing empty process `top_2.$proc$syn_yosys.v:8206$7184'.
Removing empty process `top_2.$proc$syn_yosys.v:8202$7183'.
Removing empty process `top_2.$proc$syn_yosys.v:7546$7182'.
Removing empty process `top_2.$proc$syn_yosys.v:7545$7181'.
Removing empty process `top_2.$proc$syn_yosys.v:7544$7180'.
Removing empty process `top_2.$proc$syn_yosys.v:7543$7179'.
Removing empty process `top_2.$proc$syn_yosys.v:7542$7178'.
Removing empty process `top_2.$proc$syn_yosys.v:8259$7177'.
Removing empty process `top_2.$proc$syn_yosys.v:8255$7176'.
Removing empty process `top_2.$proc$syn_yosys.v:8251$7175'.
Removing empty process `top_2.$proc$syn_yosys.v:8247$7174'.
Removing empty process `top_2.$proc$syn_yosys.v:8243$7173'.
Removing empty process `top_2.$proc$syn_yosys.v:8239$7172'.
Removing empty process `top_2.$proc$syn_yosys.v:8235$7171'.
Removing empty process `top_2.$proc$syn_yosys.v:8231$7170'.
Removing empty process `top_2.$proc$syn_yosys.v:8227$7169'.
Removing empty process `top_2.$proc$syn_yosys.v:8223$7168'.
Removing empty process `top_2.$proc$syn_yosys.v:8219$7167'.
Removing empty process `top_2.$proc$syn_yosys.v:8215$7166'.
Removing empty process `top_2.$proc$syn_yosys.v:8211$7165'.
Removing empty process `top_2.$proc$syn_yosys.v:8207$7164'.
Removing empty process `top_2.$proc$syn_yosys.v:8203$7163'.
Removing empty process `top_2.$proc$syn_yosys.v:8200$7162'.
Removing empty process `top_2.$proc$syn_yosys.v:8198$7161'.
Removing empty process `top_2.$proc$syn_yosys.v:8196$7160'.
Removing empty process `top_2.$proc$syn_yosys.v:8194$7159'.
Removing empty process `top_2.$proc$syn_yosys.v:8192$7158'.
Removing empty process `top_2.$proc$syn_yosys.v:8190$7157'.
Removing empty process `top_2.$proc$syn_yosys.v:8188$7156'.
Removing empty process `top_2.$proc$syn_yosys.v:8186$7155'.
Removing empty process `top_2.$proc$syn_yosys.v:8184$7154'.
Removing empty process `top_2.$proc$syn_yosys.v:8182$7153'.
Removing empty process `top_2.$proc$syn_yosys.v:8180$7152'.
Removing empty process `top_2.$proc$syn_yosys.v:8178$7151'.
Removing empty process `top_2.$proc$syn_yosys.v:8176$7150'.
Removing empty process `top_2.$proc$syn_yosys.v:8174$7149'.
Removing empty process `top_2.$proc$syn_yosys.v:8172$7148'.
Removing empty process `top_2.$proc$syn_yosys.v:8170$7147'.
Removing empty process `top_2.$proc$syn_yosys.v:8168$7146'.
Removing empty process `top_2.$proc$syn_yosys.v:8166$7145'.
Removing empty process `top_2.$proc$syn_yosys.v:8164$7144'.
Removing empty process `top_2.$proc$syn_yosys.v:8162$7143'.
Removing empty process `top_2.$proc$syn_yosys.v:8160$7142'.
Removing empty process `top_2.$proc$syn_yosys.v:8158$7141'.
Removing empty process `top_2.$proc$syn_yosys.v:8156$7140'.
Removing empty process `top_2.$proc$syn_yosys.v:8154$7139'.
Removing empty process `top_2.$proc$syn_yosys.v:8152$7138'.
Removing empty process `top_2.$proc$syn_yosys.v:8150$7137'.
Removing empty process `top_2.$proc$syn_yosys.v:8148$7136'.
Removing empty process `top_2.$proc$syn_yosys.v:8146$7135'.
Removing empty process `top_2.$proc$syn_yosys.v:8144$7134'.
Removing empty process `top_2.$proc$syn_yosys.v:8142$7133'.
Removing empty process `top_2.$proc$syn_yosys.v:8140$7132'.
Removing empty process `top_2.$proc$syn_yosys.v:8138$7131'.
Removing empty process `top_2.$proc$syn_yosys.v:8136$7130'.
Removing empty process `top_2.$proc$syn_yosys.v:8134$7129'.
Removing empty process `top_2.$proc$syn_yosys.v:8132$7128'.
Removing empty process `top_2.$proc$syn_yosys.v:8130$7127'.
Removing empty process `top_2.$proc$syn_yosys.v:8128$7126'.
Removing empty process `top_2.$proc$syn_yosys.v:8126$7125'.
Removing empty process `top_2.$proc$syn_yosys.v:8124$7124'.
Removing empty process `top_2.$proc$syn_yosys.v:8122$7123'.
Removing empty process `top_2.$proc$syn_yosys.v:8120$7122'.
Removing empty process `top_2.$proc$syn_yosys.v:8118$7121'.
Removing empty process `top_2.$proc$syn_yosys.v:8116$7120'.
Removing empty process `top_2.$proc$syn_yosys.v:8114$7119'.
Removing empty process `top_2.$proc$syn_yosys.v:8112$7118'.
Removing empty process `top_2.$proc$syn_yosys.v:8110$7117'.
Removing empty process `top_2.$proc$syn_yosys.v:8108$7116'.
Removing empty process `top_2.$proc$syn_yosys.v:8106$7115'.
Removing empty process `top_2.$proc$syn_yosys.v:8104$7114'.
Removing empty process `top_2.$proc$syn_yosys.v:8102$7113'.
Removing empty process `module8_2.$proc$syn_yosys.v:7060$6313'.
Removing empty process `module8_2.$proc$syn_yosys.v:7056$6312'.
Removing empty process `module8_2.$proc$syn_yosys.v:7052$6311'.
Removing empty process `module8_2.$proc$syn_yosys.v:7048$6310'.
Removing empty process `module8_2.$proc$syn_yosys.v:7044$6309'.
Removing empty process `module8_2.$proc$syn_yosys.v:7040$6308'.
Removing empty process `module8_2.$proc$syn_yosys.v:7036$6307'.
Removing empty process `module8_2.$proc$syn_yosys.v:7032$6306'.
Removing empty process `module8_2.$proc$syn_yosys.v:7028$6305'.
Removing empty process `module8_2.$proc$syn_yosys.v:7024$6304'.
Removing empty process `module8_2.$proc$syn_yosys.v:7020$6303'.
Removing empty process `module8_2.$proc$syn_yosys.v:7016$6302'.
Removing empty process `module8_2.$proc$syn_yosys.v:7012$6301'.
Removing empty process `module8_2.$proc$syn_yosys.v:7008$6300'.
Removing empty process `module8_2.$proc$syn_yosys.v:7004$6299'.
Removing empty process `module8_2.$proc$syn_yosys.v:7061$6298'.
Removing empty process `module8_2.$proc$syn_yosys.v:7057$6297'.
Removing empty process `module8_2.$proc$syn_yosys.v:7053$6296'.
Removing empty process `module8_2.$proc$syn_yosys.v:7049$6295'.
Removing empty process `module8_2.$proc$syn_yosys.v:7045$6294'.
Removing empty process `module8_2.$proc$syn_yosys.v:7041$6293'.
Removing empty process `module8_2.$proc$syn_yosys.v:7037$6292'.
Removing empty process `module8_2.$proc$syn_yosys.v:7033$6291'.
Removing empty process `module8_2.$proc$syn_yosys.v:7029$6290'.
Removing empty process `module8_2.$proc$syn_yosys.v:7025$6289'.
Removing empty process `module8_2.$proc$syn_yosys.v:7021$6288'.
Removing empty process `module8_2.$proc$syn_yosys.v:7017$6287'.
Removing empty process `module8_2.$proc$syn_yosys.v:7013$6286'.
Removing empty process `module8_2.$proc$syn_yosys.v:7009$6285'.
Removing empty process `module8_2.$proc$syn_yosys.v:7005$6284'.
Removing empty process `module70_2.$proc$syn_yosys.v:6517$5925'.
Removing empty process `module70_2.$proc$syn_yosys.v:6513$5924'.
Removing empty process `module70_2.$proc$syn_yosys.v:6509$5923'.
Removing empty process `module70_2.$proc$syn_yosys.v:6505$5922'.
Removing empty process `module70_2.$proc$syn_yosys.v:6501$5921'.
Removing empty process `module70_2.$proc$syn_yosys.v:6497$5920'.
Removing empty process `module70_2.$proc$syn_yosys.v:6493$5919'.
Removing empty process `module70_2.$proc$syn_yosys.v:6489$5918'.
Removing empty process `module70_2.$proc$syn_yosys.v:6485$5917'.
Removing empty process `module70_2.$proc$syn_yosys.v:6481$5916'.
Removing empty process `module70_2.$proc$syn_yosys.v:6477$5915'.
Removing empty process `module70_2.$proc$syn_yosys.v:6473$5914'.
Removing empty process `module70_2.$proc$syn_yosys.v:6469$5913'.
Removing empty process `module70_2.$proc$syn_yosys.v:6465$5912'.
Removing empty process `module70_2.$proc$syn_yosys.v:6461$5911'.
Removing empty process `module70_2.$proc$syn_yosys.v:6457$5910'.
Removing empty process `module70_2.$proc$syn_yosys.v:6453$5909'.
Removing empty process `module70_2.$proc$syn_yosys.v:6449$5908'.
Removing empty process `module70_2.$proc$syn_yosys.v:6397$5907'.
Removing empty process `module70_2.$proc$syn_yosys.v:6393$5906'.
Removing empty process `module70_2.$proc$syn_yosys.v:6389$5905'.
Removing empty process `module70_2.$proc$syn_yosys.v:6385$5904'.
Removing empty process `module70_2.$proc$syn_yosys.v:6381$5903'.
Removing empty process `module70_2.$proc$syn_yosys.v:6377$5902'.
Removing empty process `module70_2.$proc$syn_yosys.v:6373$5901'.
Removing empty process `module70_2.$proc$syn_yosys.v:6369$5900'.
Removing empty process `module70_2.$proc$syn_yosys.v:6365$5899'.
Removing empty process `module70_2.$proc$syn_yosys.v:5603$5898'.
Removing empty process `module70_2.$proc$syn_yosys.v:5602$5897'.
Removing empty process `module70_2.$proc$syn_yosys.v:6518$5896'.
Removing empty process `module70_2.$proc$syn_yosys.v:6514$5895'.
Removing empty process `module70_2.$proc$syn_yosys.v:6510$5894'.
Removing empty process `module70_2.$proc$syn_yosys.v:6506$5893'.
Removing empty process `module70_2.$proc$syn_yosys.v:6502$5892'.
Removing empty process `module70_2.$proc$syn_yosys.v:6498$5891'.
Removing empty process `module70_2.$proc$syn_yosys.v:6494$5890'.
Removing empty process `module70_2.$proc$syn_yosys.v:6490$5889'.
Removing empty process `module70_2.$proc$syn_yosys.v:6486$5888'.
Removing empty process `module70_2.$proc$syn_yosys.v:6482$5887'.
Removing empty process `module70_2.$proc$syn_yosys.v:6478$5886'.
Removing empty process `module70_2.$proc$syn_yosys.v:6474$5885'.
Removing empty process `module70_2.$proc$syn_yosys.v:6470$5884'.
Removing empty process `module70_2.$proc$syn_yosys.v:6466$5883'.
Removing empty process `module70_2.$proc$syn_yosys.v:6462$5882'.
Removing empty process `module70_2.$proc$syn_yosys.v:6458$5881'.
Removing empty process `module70_2.$proc$syn_yosys.v:6454$5880'.
Removing empty process `module70_2.$proc$syn_yosys.v:6450$5879'.
Removing empty process `module70_2.$proc$syn_yosys.v:6447$5878'.
Removing empty process `module70_2.$proc$syn_yosys.v:6445$5877'.
Removing empty process `module70_2.$proc$syn_yosys.v:6443$5876'.
Removing empty process `module70_2.$proc$syn_yosys.v:6441$5875'.
Removing empty process `module70_2.$proc$syn_yosys.v:6439$5874'.
Removing empty process `module70_2.$proc$syn_yosys.v:6437$5873'.
Removing empty process `module70_2.$proc$syn_yosys.v:6435$5872'.
Removing empty process `module70_2.$proc$syn_yosys.v:6433$5871'.
Removing empty process `module70_2.$proc$syn_yosys.v:6431$5870'.
Removing empty process `module70_2.$proc$syn_yosys.v:6429$5869'.
Removing empty process `module70_2.$proc$syn_yosys.v:6427$5868'.
Removing empty process `module70_2.$proc$syn_yosys.v:6425$5867'.
Removing empty process `module70_2.$proc$syn_yosys.v:6423$5866'.
Removing empty process `module70_2.$proc$syn_yosys.v:6421$5865'.
Removing empty process `module70_2.$proc$syn_yosys.v:6419$5864'.
Removing empty process `module70_2.$proc$syn_yosys.v:6417$5863'.
Removing empty process `module70_2.$proc$syn_yosys.v:6415$5862'.
Removing empty process `module70_2.$proc$syn_yosys.v:6413$5861'.
Removing empty process `module70_2.$proc$syn_yosys.v:6411$5860'.
Removing empty process `module70_2.$proc$syn_yosys.v:6409$5859'.
Removing empty process `module70_2.$proc$syn_yosys.v:6407$5858'.
Removing empty process `module70_2.$proc$syn_yosys.v:6405$5857'.
Removing empty process `module70_2.$proc$syn_yosys.v:6403$5856'.
Removing empty process `module70_2.$proc$syn_yosys.v:6401$5855'.
Removing empty process `module70_2.$proc$syn_yosys.v:6398$5854'.
Removing empty process `module70_2.$proc$syn_yosys.v:6394$5853'.
Removing empty process `module70_2.$proc$syn_yosys.v:6390$5852'.
Removing empty process `module70_2.$proc$syn_yosys.v:6386$5851'.
Removing empty process `module70_2.$proc$syn_yosys.v:6382$5850'.
Removing empty process `module70_2.$proc$syn_yosys.v:6378$5849'.
Removing empty process `module70_2.$proc$syn_yosys.v:6374$5848'.
Removing empty process `module70_2.$proc$syn_yosys.v:6370$5847'.
Removing empty process `module70_2.$proc$syn_yosys.v:6366$5846'.
Removing empty process `module28_2.$proc$syn_yosys.v:4614$4585'.
Removing empty process `module28_2.$proc$syn_yosys.v:4610$4584'.
Removing empty process `module28_2.$proc$syn_yosys.v:4606$4583'.
Removing empty process `module28_2.$proc$syn_yosys.v:4602$4582'.
Removing empty process `module28_2.$proc$syn_yosys.v:4071$4581'.
Removing empty process `module28_2.$proc$syn_yosys.v:4615$4580'.
Removing empty process `module28_2.$proc$syn_yosys.v:4611$4579'.
Removing empty process `module28_2.$proc$syn_yosys.v:4607$4578'.
Removing empty process `module28_2.$proc$syn_yosys.v:4603$4577'.
Removing empty process `module28_2.$proc$syn_yosys.v:4600$4576'.
Removing empty process `module28_2.$proc$syn_yosys.v:4598$4575'.
Removing empty process `module28_2.$proc$syn_yosys.v:4596$4574'.
Removing empty process `module28_2.$proc$syn_yosys.v:4594$4573'.
Removing empty process `module28_2.$proc$syn_yosys.v:4592$4572'.
Removing empty process `module28_2.$proc$syn_yosys.v:4590$4571'.
Removing empty process `module28_2.$proc$syn_yosys.v:4588$4570'.
Removing empty process `module28_2.$proc$syn_yosys.v:4586$4569'.
Removing empty process `module28_2.$proc$syn_yosys.v:4584$4568'.
Removing empty process `module28_2.$proc$syn_yosys.v:4582$4567'.
Removing empty process `module28_2.$proc$syn_yosys.v:4580$4566'.
Removing empty process `module28_2.$proc$syn_yosys.v:4578$4565'.
Removing empty process `module28_2.$proc$syn_yosys.v:4576$4564'.
Removing empty process `module28_2.$proc$syn_yosys.v:4574$4563'.
Removing empty process `module28_2.$proc$syn_yosys.v:4572$4562'.
Removing empty process `module28_2.$proc$syn_yosys.v:4570$4561'.
Removing empty process `module28_2.$proc$syn_yosys.v:4568$4560'.
Removing empty process `module28_2.$proc$syn_yosys.v:4566$4559'.
Removing empty process `module28_2.$proc$syn_yosys.v:4564$4558'.
Removing empty process `module28_2.$proc$syn_yosys.v:4562$4557'.
Removing empty process `module28_2.$proc$syn_yosys.v:4560$4556'.
Removing empty process `module28_2.$proc$syn_yosys.v:4558$4555'.
Removing empty process `top.$proc$top.v:14$7204'.
Removing empty process `top.$proc$top.v:12$7199'.
Removing empty process `module105_2.$proc$syn_yosys.v:1311$2248'.
Removing empty process `module105_2.$proc$syn_yosys.v:1307$2247'.
Removing empty process `module105_2.$proc$syn_yosys.v:1303$2246'.
Removing empty process `module105_2.$proc$syn_yosys.v:1299$2245'.
Removing empty process `module105_2.$proc$syn_yosys.v:1295$2244'.
Removing empty process `module105_2.$proc$syn_yosys.v:1291$2243'.
Removing empty process `module105_2.$proc$syn_yosys.v:1287$2242'.
Removing empty process `module105_2.$proc$syn_yosys.v:539$2241'.
Removing empty process `module105_2.$proc$syn_yosys.v:538$2240'.
Removing empty process `module105_2.$proc$syn_yosys.v:537$2239'.
Removing empty process `module105_2.$proc$syn_yosys.v:536$2238'.
Removing empty process `module105_2.$proc$syn_yosys.v:535$2237'.
Removing empty process `module105_2.$proc$syn_yosys.v:1312$2236'.
Removing empty process `module105_2.$proc$syn_yosys.v:1308$2235'.
Removing empty process `module105_2.$proc$syn_yosys.v:1304$2234'.
Removing empty process `module105_2.$proc$syn_yosys.v:1300$2233'.
Removing empty process `module105_2.$proc$syn_yosys.v:1296$2232'.
Removing empty process `module105_2.$proc$syn_yosys.v:1292$2231'.
Removing empty process `module105_2.$proc$syn_yosys.v:1288$2230'.
Removing empty process `module105_2.$proc$syn_yosys.v:1285$2229'.
Removing empty process `module105_2.$proc$syn_yosys.v:1283$2228'.
Removing empty process `module105_2.$proc$syn_yosys.v:1281$2227'.
Removing empty process `module105_2.$proc$syn_yosys.v:1279$2226'.
Removing empty process `module105_2.$proc$syn_yosys.v:1277$2225'.
Removing empty process `module105_2.$proc$syn_yosys.v:1275$2224'.
Removing empty process `module105_2.$proc$syn_yosys.v:1273$2223'.
Removing empty process `module105_2.$proc$syn_yosys.v:1271$2222'.
Removing empty process `module105_2.$proc$syn_yosys.v:1269$2221'.
Removing empty process `module105_2.$proc$syn_yosys.v:1267$2220'.
Removing empty process `module105_2.$proc$syn_yosys.v:1265$2219'.
Removing empty process `module105_2.$proc$syn_yosys.v:1263$2218'.
Removing empty process `module105_2.$proc$syn_yosys.v:1261$2217'.
Removing empty process `module105_2.$proc$syn_yosys.v:1259$2216'.
Removing empty process `module105_2.$proc$syn_yosys.v:1257$2215'.
Removing empty process `module105_2.$proc$syn_yosys.v:1255$2214'.
Removing empty process `module105_2.$proc$syn_yosys.v:1253$2213'.
Removing empty process `module105_2.$proc$syn_yosys.v:1251$2212'.
Removing empty process `module105_2.$proc$syn_yosys.v:1249$2211'.
Removing empty process `module105_2.$proc$syn_yosys.v:1247$2210'.
Removing empty process `module105_2.$proc$syn_yosys.v:1245$2209'.
Removing empty process `module105_2.$proc$syn_yosys.v:1243$2208'.
Removing empty process `module105_2.$proc$syn_yosys.v:1241$2207'.
Removing empty process `module105_2.$proc$syn_yosys.v:1239$2206'.
Removing empty process `module105_2.$proc$syn_yosys.v:1237$2205'.
Removing empty process `module105_2.$proc$syn_yosys.v:1235$2204'.
Removing empty process `module105_2.$proc$syn_yosys.v:1233$2203'.
Removing empty process `module105_2.$proc$syn_yosys.v:1231$2202'.
Removing empty process `module105_2.$proc$syn_yosys.v:1229$2201'.
Removing empty process `module105_2.$proc$syn_yosys.v:1227$2200'.
Removing empty process `module105_2.$proc$syn_yosys.v:1225$2199'.
Removing empty process `module105_2.$proc$syn_yosys.v:1223$2198'.
Removing empty process `module105_2.$proc$syn_yosys.v:1221$2197'.
Removing empty process `module105_2.$proc$syn_yosys.v:1219$2196'.
Removing empty process `module105_2.$proc$syn_yosys.v:1217$2195'.
Removing empty process `module105_2.$proc$syn_yosys.v:1215$2194'.
Removing empty process `module105_2.$proc$syn_yosys.v:1213$2193'.
Removing empty process `module105_2.$proc$syn_yosys.v:1211$2192'.
Removing empty process `module105_2.$proc$syn_yosys.v:1209$2191'.
Removing empty process `module105_2.$proc$syn_yosys.v:1207$2190'.
Removing empty process `module105_2.$proc$syn_yosys.v:1205$2189'.
Removing empty process `module105_2.$proc$syn_yosys.v:1203$2188'.
Removing empty process `module105_2.$proc$syn_yosys.v:1201$2187'.
Removing empty process `module105_2.$proc$syn_yosys.v:1199$2186'.
Removing empty process `module105_2.$proc$syn_yosys.v:1197$2185'.
Removing empty process `module105_2.$proc$syn_yosys.v:1195$2184'.
Removing empty process `module105_2.$proc$syn_yosys.v:1193$2183'.
Removing empty process `module105_2.$proc$syn_yosys.v:1191$2182'.
Removing empty process `module105_2.$proc$syn_yosys.v:1189$2181'.
Removing empty process `module105_2.$proc$syn_yosys.v:1187$2180'.
Removing empty process `module105_2.$proc$syn_yosys.v:1185$2179'.
Removing empty process `module105_2.$proc$syn_yosys.v:1183$2178'.
Removing empty process `module105_2.$proc$syn_yosys.v:1181$2177'.
Removing empty process `module105_2.$proc$syn_yosys.v:1179$2176'.
Removing empty process `module105_2.$proc$syn_yosys.v:1177$2175'.
Removing empty process `module105_2.$proc$syn_yosys.v:1175$2174'.
Removing empty process `module105_2.$proc$syn_yosys.v:1173$2173'.
Removing empty process `module105_2.$proc$syn_yosys.v:1171$2172'.
Removing empty process `module105_2.$proc$syn_yosys.v:1169$2171'.
Removing empty process `module105_2.$proc$syn_yosys.v:1167$2170'.
Removing empty process `module105_2.$proc$syn_yosys.v:1165$2169'.
Removing empty process `module105_2.$proc$syn_yosys.v:1163$2168'.
Removing empty process `module105_2.$proc$syn_yosys.v:1161$2167'.
Removing empty process `module105_2.$proc$syn_yosys.v:1159$2166'.
Removing empty process `module105_2.$proc$syn_yosys.v:1157$2165'.
Removing empty process `module46_1.$proc$syn_identity.v:662$1313'.
Removing empty process `module46_1.$proc$syn_identity.v:693$1270'.
Cleaned up 8 empty switches.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module module70_1.
<suppressed ~11 debug messages>
Optimizing module module105_1.
<suppressed ~13 debug messages>
Optimizing module module132_1.
<suppressed ~9 debug messages>
Optimizing module module8_1.
<suppressed ~3 debug messages>
Optimizing module module28_1.
<suppressed ~22 debug messages>
Optimizing module top_1.
<suppressed ~7 debug messages>
Optimizing module top_2.
<suppressed ~98 debug messages>
Optimizing module module8_2.
<suppressed ~10 debug messages>
Optimizing module module70_2.
<suppressed ~47 debug messages>
Optimizing module module46_2.
<suppressed ~7 debug messages>
Optimizing module module28_2.
<suppressed ~25 debug messages>
Optimizing module top.
Optimizing module module105_2.
<suppressed ~50 debug messages>
Optimizing module module46_1.
<suppressed ~16 debug messages>

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Finding unused cells or wires in module \module8_2..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module46_2..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \module105_2..
Finding unused cells or wires in module \module46_1..
Removed 65 unused cells and 3516 unused wires.
<suppressed ~148 debug messages>

9.5. Executing CHECK pass (checking for obvious problems).
checking module module105_1..
checking module module105_2..
checking module module132_1..
checking module module28_1..
checking module module28_2..
checking module module46_1..
checking module module46_2..
checking module module70_1..
checking module module70_2..
checking module module8_1..
checking module module8_2..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module105_1.
Optimizing module module105_2.
Optimizing module module132_1.
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module46_2.
Optimizing module module70_1.
<suppressed ~1 debug messages>
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module module8_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module105_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\module105_2'.
<suppressed ~147 debug messages>
Finding identical cells in module `\module132_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\module28_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\module28_2'.
<suppressed ~72 debug messages>
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module46_2'.
<suppressed ~15 debug messages>
Finding identical cells in module `\module70_1'.
<suppressed ~6 debug messages>
Finding identical cells in module `\module70_2'.
<suppressed ~120 debug messages>
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\module8_2'.
<suppressed ~66 debug messages>
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
<suppressed ~105 debug messages>
Removed a total of 184 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module105_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module105_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module132_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$syn_identity.v:393$981.
Running muxtree optimizer on module \module28_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module46_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module46_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module70_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module8_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 1 multiplexer ports.
<suppressed ~365 debug messages>

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module105_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:497$1110: { \wire107 [0] \wire107 [1] \wire107 [2] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:464$1062: { $ternary$syn_identity.v:464$1061_Y [0] $ternary$syn_identity.v:464$1061_Y [1] $ternary$syn_identity.v:464$1061_Y [2] $ternary$syn_identity.v:464$1061_Y [3] $ternary$syn_identity.v:464$1061_Y [4] $ternary$syn_identity.v:464$1061_Y [5] $ternary$syn_identity.v:464$1061_Y [6] $ternary$syn_identity.v:464$1061_Y [7] $ternary$syn_identity.v:464$1061_Y [8] $ternary$syn_identity.v:464$1061_Y [9] $ternary$syn_identity.v:464$1061_Y [10] $ternary$syn_identity.v:464$1061_Y [11] $ternary$syn_identity.v:464$1061_Y [12] $ternary$syn_identity.v:464$1061_Y [13] $ternary$syn_identity.v:464$1061_Y [14] $ternary$syn_identity.v:464$1061_Y [15] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:463$1056: { \wire110 [0] \wire110 [1] \wire110 [2] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:459$1044: { \wire107 [0] \wire107 [1] \wire107 [2] \wire107 [3] \wire107 [4] \wire107 [5] \wire107 [6] \wire107 [7] \wire107 [8] \wire107 [9] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:449$1023: { \wire106 [0] \wire106 [1] \wire106 [2] \wire106 [3] \wire106 [4] \wire106 [5] \wire106 [6] \wire106 [7] \wire106 [8] \wire106 [9] \wire106 [10] \wire106 [11] \wire106 [12] \wire106 [13] \wire106 [14] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:487$1092: { \wire107 [0] \wire107 [1] \wire107 [2] \wire107 [3] \wire107 [4] \wire107 [5] \wire107 [6] \wire107 [7] \wire107 [8] \wire107 [9] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:459$1043: { \wire106 [0] \wire106 [1] \wire106 [2] \wire106 [3] \wire106 [4] \wire106 [5] \wire106 [6] \wire106 [7] \wire106 [8] \wire106 [9] \wire106 [10] \wire106 [11] \wire106 [12] \wire106 [13] \wire106 [14] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:453$1031: { \wire108 [0] \wire108 [1] \wire108 [2] \wire108 [3] \wire108 [4] }
  Optimizing cells in module \module105_1.
  Optimizing cells in module \module105_2.
  Optimizing cells in module \module132_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:400$997: { \reg143 [0] \reg143 [1] \reg143 [2] \reg143 [3] \reg143 [4] \reg143 [5] \reg143 [6] \reg143 [7] \reg143 [8] \reg143 [9] \reg143 [10] \reg143 [11] \reg143 [12] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:354$912: { \wire134 [0] \wire134 [1] \wire134 [2] \wire134 [3] \wire134 [4] \wire134 [5] \wire134 [6] \wire134 [7] \wire134 [8] \wire134 [9] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:385$976: { \reg141 [0] \reg141 [1] \reg141 [2] \reg141 [3] \reg141 [4] \reg141 [5] \reg141 [6] \reg141 [7] \reg141 [8] \reg141 [9] \reg141 [10] \reg141 [11] \reg141 [12] \reg141 [13] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:384$972: { \reg141 [0] \reg141 [1] \reg141 [2] \reg141 [3] \reg141 [4] \reg141 [5] \reg141 [6] \reg141 [7] \reg141 [8] \reg141 [9] \reg141 [10] \reg141 [11] \reg141 [12] \reg141 [13] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:366$940: { \reg140 [0] \reg140 [1] \reg140 [2] \reg140 [3] \reg140 [4] \reg140 [5] \reg140 [6] \reg140 [7] \reg140 [8] \reg140 [9] \reg140 [10] \reg140 [11] \reg140 [12] }
  Optimizing cells in module \module132_1.
  Optimizing cells in module \module28_1.
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:243$845: { \wire32 [0] \wire32 [1] \wire32 [2] \wire32 [3] \wire32 [4] \wire32 [5] \wire32 [6] \wire32 [7] \wire32 [8] \wire32 [9] \wire32 [10] \wire32 [11] \wire32 [12] \wire32 [13] \wire32 [14] \wire32 [15] \wire32 [16] \wire32 [17] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:243$843: { \reg37 [0] \reg37 [1] \reg37 [2] \reg37 [3] \reg37 [4] \reg37 [5] \reg37 [6] \reg37 [7] \reg37 [8] \reg37 [9] \reg37 [10] \reg37 [11] \reg37 [12] \reg37 [13] \reg37 [14] \reg37 [15] \reg37 [16] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:220$810: { \reg44 [0] \reg44 [1] \reg44 [2] \reg44 [3] \reg44 [4] \reg44 [5] \reg44 [6] \reg44 [7] \reg44 [8] \reg44 [9] \reg44 [10] \reg44 [11] \reg44 [12] \reg44 [13] \reg44 [14] \reg44 [15] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:169$770: { $not$syn_identity.v:169$769_Y [0] $not$syn_identity.v:169$769_Y [1] $not$syn_identity.v:169$769_Y [2] $not$syn_identity.v:169$769_Y [3] $not$syn_identity.v:169$769_Y [4] $not$syn_identity.v:169$769_Y [5] $not$syn_identity.v:169$769_Y [6] $not$syn_identity.v:169$769_Y [7] $not$syn_identity.v:169$769_Y [8] $not$syn_identity.v:169$769_Y [9] $not$syn_identity.v:169$769_Y [10] $not$syn_identity.v:169$769_Y [11] $not$syn_identity.v:169$769_Y [12] $not$syn_identity.v:169$769_Y [13] $not$syn_identity.v:169$769_Y [14] $not$syn_identity.v:169$769_Y [15] $not$syn_identity.v:169$769_Y [16] $not$syn_identity.v:169$769_Y [17] }
  Optimizing cells in module \module28_1.
  Optimizing cells in module \module28_2.
  Optimizing cells in module \module46_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:703$1280: { \wire58 [0] \wire58 [1] \wire58 [2] \wire58 [3] \wire58 [4] \wire58 [5] \wire58 [6] \wire58 [7] \wire58 [8] \wire58 [9] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:698$1276: { \reg56 [0] \reg56 [1] \reg56 [2] \reg56 [3] \reg56 [4] \reg56 [5] \reg56 [6] \reg56 [7] \reg56 [8] \reg56 [9] \reg56 [10] \reg56 [11] \reg56 [12] \reg56 [13] \reg56 [14] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:696$1274: { $eq$syn_identity.v:696$1272_Y [0] $eq$syn_identity.v:696$1272_Y [1] $eq$syn_identity.v:696$1272_Y [2] $eq$syn_identity.v:696$1272_Y [3] $eq$syn_identity.v:696$1272_Y [4] $eq$syn_identity.v:696$1272_Y [5] $eq$syn_identity.v:696$1272_Y [6] $eq$syn_identity.v:696$1272_Y [7] $eq$syn_identity.v:696$1272_Y [8] $eq$syn_identity.v:696$1272_Y [9] $eq$syn_identity.v:696$1272_Y [10] $eq$syn_identity.v:696$1272_Y [11] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:687$1255: { \wire50 [0] \wire50 [1] \wire50 [2] \wire50 [3] \wire50 [4] \wire50 [5] \wire50 [6] \wire50 [7] \wire50 [8] \wire50 [9] \wire50 [10] \wire50 [11] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:704$1289: { $ternary$syn_identity.v:704$1288_Y [0] $ternary$syn_identity.v:704$1288_Y [1] $ternary$syn_identity.v:704$1288_Y [2] $ternary$syn_identity.v:704$1288_Y [3] $ternary$syn_identity.v:704$1288_Y [4] $ternary$syn_identity.v:704$1288_Y [5] $ternary$syn_identity.v:704$1288_Y [6] $ternary$syn_identity.v:704$1288_Y [7] $ternary$syn_identity.v:704$1288_Y [8] $ternary$syn_identity.v:704$1288_Y [9] $ternary$syn_identity.v:704$1288_Y [10] $ternary$syn_identity.v:704$1288_Y [11] $ternary$syn_identity.v:704$1288_Y [12] $ternary$syn_identity.v:704$1288_Y [13] $ternary$syn_identity.v:704$1288_Y [14] }
  Optimizing cells in module \module46_1.
  Optimizing cells in module \module46_2.
  Optimizing cells in module \module70_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:611$1200: { \reg83 [0] \reg83 [1] \reg83 [2] \reg83 [3] \reg83 [4] \reg83 [5] \reg83 [6] \reg83 [7] \reg83 [8] \reg83 [9] \reg83 [10] \reg83 [11] \reg83 [12] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:593$1175: { \reg78 [0] \reg78 [1] \reg78 [2] \reg78 [3] \reg78 [4] \reg78 [5] \reg78 [6] \reg78 [7] \reg78 [8] \reg78 [9] \reg78 [10] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:579$1154: { $shl$syn_identity.v:579$1153_Y [0] $shl$syn_identity.v:579$1153_Y [1] $shl$syn_identity.v:579$1153_Y [2] $shl$syn_identity.v:579$1153_Y [3] $shl$syn_identity.v:579$1153_Y [4] $shl$syn_identity.v:579$1153_Y [5] $shl$syn_identity.v:579$1153_Y [6] $shl$syn_identity.v:579$1153_Y [7] $shl$syn_identity.v:579$1153_Y [8] $shl$syn_identity.v:579$1153_Y [9] $shl$syn_identity.v:579$1153_Y [10] $shl$syn_identity.v:579$1153_Y [11] $shl$syn_identity.v:579$1153_Y [12] $shl$syn_identity.v:579$1153_Y [13] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:582$1170: { $ternary$syn_identity.v:582$1169_Y [0] $ternary$syn_identity.v:582$1169_Y [1] $ternary$syn_identity.v:582$1169_Y [2] $ternary$syn_identity.v:582$1169_Y [3] $ternary$syn_identity.v:582$1169_Y [4] $ternary$syn_identity.v:582$1169_Y [5] $ternary$syn_identity.v:582$1169_Y [6] $ternary$syn_identity.v:582$1169_Y [7] $ternary$syn_identity.v:582$1169_Y [8] $ternary$syn_identity.v:582$1169_Y [9] $ternary$syn_identity.v:582$1169_Y [10] $ternary$syn_identity.v:582$1169_Y [11] $ternary$syn_identity.v:582$1169_Y [12] }
  Optimizing cells in module \module70_1.
  Optimizing cells in module \module70_2.
  Optimizing cells in module \module8_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:303$908: { \wire11 [0] \wire11 [1] \wire11 [2] \wire11 [3] \wire11 [4] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:302$904: { \wire11 [7] \wire11 [8] \wire11 [9] \wire11 [10] \wire11 [11] \wire11 [12] \wire11 [13] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:300$902: { $ternary$syn_identity.v:300$901_Y [0] $ternary$syn_identity.v:300$901_Y [1] $ternary$syn_identity.v:300$901_Y [2] $ternary$syn_identity.v:300$901_Y [3] $ternary$syn_identity.v:300$901_Y [4] $ternary$syn_identity.v:300$901_Y [5] $ternary$syn_identity.v:300$901_Y [6] $ternary$syn_identity.v:300$901_Y [7] $ternary$syn_identity.v:300$901_Y [8] $ternary$syn_identity.v:300$901_Y [9] $ternary$syn_identity.v:300$901_Y [10] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:291$886: { \wire11 [0] \wire11 [1] \wire11 [2] \wire11 [3] }
  Optimizing cells in module \module8_1.
  Optimizing cells in module \module8_2.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:81$732: { $ternary$syn_identity.v:81$731_Y [0] $ternary$syn_identity.v:81$731_Y [1] $ternary$syn_identity.v:81$731_Y [2] $ternary$syn_identity.v:81$731_Y [3] $ternary$syn_identity.v:81$731_Y [4] $ternary$syn_identity.v:81$731_Y [5] $ternary$syn_identity.v:81$731_Y [6] $ternary$syn_identity.v:81$731_Y [7] $ternary$syn_identity.v:81$731_Y [8] $ternary$syn_identity.v:81$731_Y [9] $ternary$syn_identity.v:81$731_Y [10] $ternary$syn_identity.v:81$731_Y [11] $ternary$syn_identity.v:81$731_Y [12] $ternary$syn_identity.v:81$731_Y [13] $ternary$syn_identity.v:81$731_Y [14] $ternary$syn_identity.v:81$731_Y [15] $ternary$syn_identity.v:81$731_Y [16] $ternary$syn_identity.v:81$731_Y [17] $ternary$syn_identity.v:81$731_Y [18] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:55$703: { \wire4 [0] \wire4 [1] \wire4 [2] \wire4 [3] \wire4 [4] \wire4 [5] \wire4 [6] }
    New input vector for $reduce_or cell $reduce_or$syn_identity.v:54$699: { \wire3 [0] \wire3 [1] \wire3 [2] \wire3 [3] \wire3 [4] \wire3 [5] \wire3 [6] \wire3 [7] \wire3 [8] \wire3 [9] \wire3 [10] \wire3 [11] }
    New input vector for $reduce_and cell $reduce_and$syn_identity.v:78$724: { \wire159 [0] \wire159 [1] \wire159 [2] \wire159 [3] \wire159 [4] \wire159 [5] \wire159 [6] \wire159 [7] \wire159 [8] \wire159 [9] \wire159 [10] \wire159 [11] \wire159 [12] \wire159 [13] \wire159 [14] }
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 34 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module105_2'.
Finding identical cells in module `\module132_1'.
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module46_2'.
Finding identical cells in module `\module70_1'.
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\module8_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$7356 ($dff) from module module28_1.
Removing $procdff$7357 ($dff) from module module28_1.
Removing $procdff$7358 ($dff) from module module28_1.
Promoting init spec \reg98 = 5'00000 to constant driver in module module70_1.
Promoting init spec \reg97 = 11'00000000000 to constant driver in module module70_1.
Promoted 2 init specs to constant drivers.
Replaced 3 DFF cells.

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module105_2..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module46_2..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \module8_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 1 unused cells and 185 unused wires.
<suppressed ~11 debug messages>

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module module105_1.
Optimizing module module105_2.
Optimizing module module132_1.
Optimizing module module28_1.
<suppressed ~12 debug messages>
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module46_2.
Optimizing module module70_1.
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module module8_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.9. Rerunning OPT passes. (Maybe there is more to do..)

9.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module105_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module105_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module132_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module46_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module46_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module70_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module8_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~360 debug messages>

9.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module105_1.
  Optimizing cells in module \module105_2.
  Optimizing cells in module \module132_1.
  Optimizing cells in module \module28_1.
  Optimizing cells in module \module28_2.
  Optimizing cells in module \module46_1.
  Optimizing cells in module \module46_2.
  Optimizing cells in module \module70_1.
  Optimizing cells in module \module70_2.
  Optimizing cells in module \module8_1.
  Optimizing cells in module \module8_2.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module105_2'.
Finding identical cells in module `\module132_1'.
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module46_2'.
Finding identical cells in module `\module70_1'.
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\module8_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$7354 ($dff) from module module28_1.
Replaced 1 DFF cells.

9.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module105_2..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module46_2..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \module8_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

9.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module module105_1.
Optimizing module module105_2.
Optimizing module module132_1.
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module46_2.
Optimizing module module70_1.
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module module8_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.16. Rerunning OPT passes. (Maybe there is more to do..)

9.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \module105_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module105_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module132_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module28_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module46_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module46_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \module70_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module70_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \module8_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~360 debug messages>

9.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \module105_1.
  Optimizing cells in module \module105_2.
  Optimizing cells in module \module132_1.
  Optimizing cells in module \module28_1.
  Optimizing cells in module \module28_2.
  Optimizing cells in module \module46_1.
  Optimizing cells in module \module46_2.
  Optimizing cells in module \module70_1.
  Optimizing cells in module \module70_2.
  Optimizing cells in module \module8_1.
  Optimizing cells in module \module8_2.
  Optimizing cells in module \top.
  Optimizing cells in module \top_1.
  Optimizing cells in module \top_2.
Performed a total of 0 changes.

9.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module105_2'.
Finding identical cells in module `\module132_1'.
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module46_2'.
Finding identical cells in module `\module70_1'.
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\module8_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 0 cells.

9.6.20. Executing OPT_RMDFF pass (remove dff with constant values).

9.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module105_2..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module46_2..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \module8_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..

9.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module module105_1.
Optimizing module module105_2.
Optimizing module module132_1.
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
Optimizing module module46_2.
Optimizing module module70_1.
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module module8_2.
Optimizing module top.
Optimizing module top_1.
Optimizing module top_2.

9.6.23. Finished OPT passes. (There is nothing left to do.)

9.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 17 bits (of 20) from mux cell module105_1.$procmux$7243 ($mux).
Removed top 17 bits (of 20) from mux cell module105_1.$procmux$7246 ($mux).
Removed top 19 bits (of 20) from mux cell module105_1.$procmux$7240 ($mux).
Removed top 19 bits (of 20) from FF cell module105_1.$procdff$7344 ($dff).
Removed top 17 bits (of 20) from FF cell module105_1.$procdff$7343 ($dff).
Removed top 14 bits (of 15) from mux cell module105_1.$ternary$syn_identity.v:453$1034 ($mux).
Removed top 12 bits (of 15) from port A of cell module105_1.$sshl$syn_identity.v:453$1035 ($sshl).
Removed top 14 bits (of 15) from port A of cell module105_1.$ne$syn_identity.v:453$1036 ($ne).
Removed top 8 bits (of 9) from port A of cell module105_1.$xor$syn_identity.v:455$1040 ($xor).
Removed top 17 bits (of 18) from port B of cell module105_1.$and$syn_identity.v:460$1051 ($and).
Removed top 22 bits (of 30) from port Y of cell module105_1.$and$syn_identity.v:460$1051 ($and).
Removed top 22 bits (of 30) from port A of cell module105_1.$xor$syn_identity.v:461$1052 ($xor).
Removed top 17 bits (of 30) from port B of cell module105_1.$xor$syn_identity.v:461$1052 ($xor).
Removed top 17 bits (of 30) from port Y of cell module105_1.$xor$syn_identity.v:461$1052 ($xor).
Removed top 17 bits (of 30) from port B of cell module105_1.$add$syn_identity.v:461$1053 ($add).
Removed top 16 bits (of 30) from port Y of cell module105_1.$add$syn_identity.v:461$1053 ($add).
Removed top 16 bits (of 30) from mux cell module105_1.$ternary$syn_identity.v:461$1054 ($mux).
Removed top 17 bits (of 18) from mux cell module105_1.$ternary$syn_identity.v:463$1058 ($mux).
Removed top 5 bits (of 15) from mux cell module105_1.$ternary$syn_identity.v:469$1068 ($mux).
Removed top 2 bits (of 12) from port A of cell module105_1.$ne$syn_identity.v:466$1066 ($ne).
Removed top 5 bits (of 15) from mux cell module105_1.$ternary$syn_identity.v:469$1070 ($mux).
Removed top 5 bits (of 15) from port A of cell module105_1.$xnor$syn_identity.v:469$1071 ($xnor).
Removed top 13 bits (of 14) from port A of cell module105_1.$mul$syn_identity.v:480$1085 ($mul).
Removed top 7 bits (of 8) from port B of cell module105_1.$or$syn_identity.v:487$1094 ($or).
Removed top 2 bits (of 3) from port B of cell module105_1.$eq$syn_identity.v:482$1086 ($eq).
Removed top 14 bits (of 15) from port A of cell module105_1.$or$syn_identity.v:482$1089 ($or).
Removed top 12 bits (of 15) from port B of cell module105_1.$or$syn_identity.v:482$1089 ($or).
Removed top 12 bits (of 15) from port Y of cell module105_1.$or$syn_identity.v:482$1089 ($or).
Removed top 11 bits (of 12) from port A of cell module105_1.$shr$syn_identity.v:483$1091 ($shr).
Removed top 19 bits (of 20) from port A of cell module105_1.$le$syn_identity.v:495$1105 ($le).
Removed top 10 bits (of 20) from mux cell module105_1.$ternary$syn_identity.v:495$1104 ($mux).
Removed top 16 bits (of 17) from port B of cell module105_1.$xnor$syn_identity.v:495$1106 ($xnor).
Removed top 1 bits (of 2) from port B of cell module105_1.$le$syn_identity.v:496$1109 ($le).
Removed top 9 bits (of 21) from mux cell module105_1.$ternary$syn_identity.v:497$1113 ($mux).
Removed top 19 bits (of 20) from wire module105_1.$0\reg114[19:0].
Removed top 17 bits (of 20) from wire module105_1.$0\reg115[19:0].
Removed top 16 bits (of 30) from wire module105_1.$add$syn_identity.v:461$1053_Y.
Removed top 22 bits (of 30) from wire module105_1.$and$syn_identity.v:460$1051_Y.
Removed top 16 bits (of 17) from wire module105_1.$le$syn_identity.v:495$1105_Y.
Removed top 14 bits (of 15) from wire module105_1.$logic_not$syn_identity.v:453$1032_Y.
Removed top 14 bits (of 15) from wire module105_1.$logic_not$syn_identity.v:459$1045_Y.
Removed top 19 bits (of 20) from wire module105_1.$logic_not$syn_identity.v:464$1063_Y.
Removed top 14 bits (of 15) from wire module105_1.$logic_or$syn_identity.v:453$1030_Y.
Removed top 12 bits (of 15) from wire module105_1.$or$syn_identity.v:482$1089_Y.
Removed top 17 bits (of 20) from wire module105_1.$procmux$7243_Y.
Removed top 19 bits (of 20) from wire module105_1.$reduce_xnor$syn_identity.v:487$1095_Y.
Removed top 19 bits (of 20) from wire module105_1.$reduce_xnor$syn_identity.v:494$1101_Y.
Removed top 1 bits (of 2) from wire module105_1.$reduce_xor$syn_identity.v:496$1108_Y.
Removed top 13 bits (of 14) from wire module105_1.$shl$syn_identity.v:480$1084_Y.
Removed top 14 bits (of 15) from wire module105_1.$ternary$syn_identity.v:453$1034_Y.
Removed top 16 bits (of 30) from wire module105_1.$ternary$syn_identity.v:461$1054_Y.
Removed top 17 bits (of 18) from wire module105_1.$ternary$syn_identity.v:463$1058_Y.
Removed top 5 bits (of 15) from wire module105_1.$ternary$syn_identity.v:469$1068_Y.
Removed top 5 bits (of 15) from wire module105_1.$ternary$syn_identity.v:469$1070_Y.
Removed top 10 bits (of 20) from wire module105_1.$ternary$syn_identity.v:495$1104_Y.
Removed top 9 bits (of 21) from wire module105_1.$ternary$syn_identity.v:497$1113_Y.
Removed top 29 bits (of 30) from wire module105_1.$xor$syn_identity.v:461$1052_Y.
Removed top 12 bits (of 15) from wire module105_1.wire110.
Removed top 3 bits (of 4) from wire module105_1.wire112.
Removed top 17 bits (of 18) from wire module105_1.wire113.
Removed top 19 bits (of 20) from wire module105_2._0001_.
Removed top 9 bits (of 14) from wire module105_2._0002_.
Removed top 9 bits (of 14) from wire module105_2.reg116.
Removed top 3 bits (of 4) from wire module105_2.wire112.
Removed top 12 bits (of 13) from FF cell module132_1.$procdff$7351 ($dff).
Removed top 3 bits (of 7) from FF cell module132_1.$procdff$7346 ($dff).
Removed top 2 bits (of 3) from FF cell module132_1.$procdff$7345 ($dff).
Removed top 13 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:357$923 ($mux).
Removed top 12 bits (of 22) from port Y of cell module132_1.$neg$syn_identity.v:359$930 ($neg).
Removed top 12 bits (of 22) from port A of cell module132_1.$neg$syn_identity.v:359$930 ($neg).
Removed top 9 bits (of 10) from port B of cell module132_1.$eq$syn_identity.v:370$952 ($eq).
Removed top 6 bits (of 7) from port B of cell module132_1.$le$syn_identity.v:366$941 ($le).
Removed top 5 bits (of 15) from mux cell module132_1.$ternary$syn_identity.v:367$947 ($mux).
Removed top 2 bits (of 10) from port A of cell module132_1.$xnor$syn_identity.v:376$956 ($xnor).
Removed top 3 bits (of 10) from port B of cell module132_1.$le$syn_identity.v:376$959 ($le).
Removed top 12 bits (of 26) from port A of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed top 5 bits (of 26) from port Y of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed top 5 bits (of 26) from port B of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed top 11 bits (of 14) from port B of cell module132_1.$ne$syn_identity.v:384$974 ($ne).
Removed top 12 bits (of 13) from mux cell module132_1.$ternary$syn_identity.v:385$977 ($mux).
Removed top 12 bits (of 13) from port B of cell module132_1.$eq$syn_identity.v:385$978 ($eq).
Removed top 15 bits (of 23) from mux cell module132_1.$ternary$syn_identity.v:395$988 ($mux).
Removed top 15 bits (of 23) from port B of cell module132_1.$add$syn_identity.v:395$989 ($add).
Removed top 8 bits (of 21) from port B of cell module132_1.$ne$syn_identity.v:391$991 ($ne).
Removed top 27 bits (of 28) from port B of cell module132_1.$mul$syn_identity.v:396$993 ($mul).
Removed top 26 bits (of 28) from port Y of cell module132_1.$mul$syn_identity.v:396$993 ($mul).
Removed top 16 bits (of 28) from mux cell module132_1.$ternary$syn_identity.v:396$995 ($mux).
Removed top 12 bits (of 13) from port B of cell module132_1.$gt$syn_identity.v:403$1008 ($gt).
Removed top 4 bits (of 11) from port B of cell module132_1.$sshr$syn_identity.v:401$1000 ($sshr).
Removed top 12 bits (of 13) from port A of cell module132_1.$ne$syn_identity.v:401$1003 ($ne).
Removed top 12 bits (of 13) from port B of cell module132_1.$ne$syn_identity.v:401$1003 ($ne).
Removed top 9 bits (of 10) from mux cell module132_1.$ternary$syn_identity.v:401$1006 ($mux).
Removed top 15 bits (of 19) from port A of cell module132_1.$sshr$syn_identity.v:403$1009 ($sshr).
Removed top 13 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:357$921 ($mux).
Removed top 12 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:359$929 ($mux).
Removed top 15 bits (of 26) from mux cell module132_1.$ternary$syn_identity.v:381$970 ($mux).
Removed top 11 bits (of 23) from port Y of cell module132_1.$add$syn_identity.v:395$989 ($add).
Removed top 11 bits (of 23) from port A of cell module132_1.$add$syn_identity.v:395$989 ($add).
Removed cell module132_1.$ne$syn_identity.v:391$991 ($ne).
Removed top 13 bits (of 22) from mux cell module132_1.$ternary$syn_identity.v:357$920 ($mux).
Removed top 13 bits (of 22) from port Y of cell module132_1.$mul$syn_identity.v:357$918 ($mul).
Removed top 11 bits (of 23) from mux cell module132_1.$ternary$syn_identity.v:394$983 ($mux).
Removed top 10 bits (of 21) from port B of cell module132_1.$sub$syn_identity.v:381$971 ($sub).
Removed cell module132_1.$ternary$syn_identity.v:391$990 ($mux).
Removed top 12 bits (of 13) from wire module132_1.$0\reg140[12:0].
Removed top 2 bits (of 3) from wire module132_1.$0\reg146[2:0].
Removed top 11 bits (of 23) from wire module132_1.$add$syn_identity.v:395$989_Y.
Removed top 9 bits (of 10) from wire module132_1.$le$syn_identity.v:376$959_Y.
Removed top 9 bits (of 10) from wire module132_1.$logic_not$syn_identity.v:370$951_Y.
Removed top 22 bits (of 23) from wire module132_1.$logic_or$syn_identity.v:395$985_Y.
Removed top 13 bits (of 22) from wire module132_1.$mul$syn_identity.v:357$918_Y.
Removed top 6 bits (of 7) from wire module132_1.$reduce_and$syn_identity.v:366$940_Y.
Removed top 12 bits (of 13) from wire module132_1.$reduce_and$syn_identity.v:385$976_Y.
Removed top 9 bits (of 10) from wire module132_1.$reduce_xnor$syn_identity.v:367$943_Y.
Removed top 9 bits (of 10) from wire module132_1.$reduce_xnor$syn_identity.v:370$948_Y.
Removed top 5 bits (of 15) from wire module132_1.$ternary$syn_identity.v:367$947_Y.
Removed top 15 bits (of 26) from wire module132_1.$ternary$syn_identity.v:381$970_Y.
Removed top 11 bits (of 23) from wire module132_1.$ternary$syn_identity.v:394$983_Y.
Removed top 15 bits (of 23) from wire module132_1.$ternary$syn_identity.v:395$988_Y.
Removed top 4 bits (of 11) from wire module132_1.wire150.
Removed top 9 bits (of 10) from wire module132_1.wire152.
Removed top 15 bits (of 17) from wire module132_1.wire155.
Removed top 19 bits (of 20) from FF cell module28_1.$procdff$7361 ($dff).
Removed top 15 bits (of 16) from FF cell module28_1.$procdff$7360 ($dff).
Removed top 13 bits (of 21) from FF cell module28_1.$procdff$7359 ($dff).
Removed top 10 bits (of 22) from mux cell module28_1.$ternary$syn_identity.v:188$792 ($mux).
Removed top 1 bits (of 13) from mux cell module28_1.$ternary$syn_identity.v:240$838 ($mux).
Removed top 2 bits (of 3) from mux cell module28_1.$ternary$syn_identity.v:238$836 ($mux).
Removed top 1 bits (of 13) from port A of cell module28_1.$ne$syn_identity.v:240$839 ($ne).
Removed top 12 bits (of 21) from mux cell module28_1.$ternary$syn_identity.v:243$850 ($mux).
Removed top 13 bits (of 21) from wire module28_1.$0\reg43[20:0].
Removed top 2 bits (of 3) from wire module28_1.$logic_not$syn_identity.v:238$834_Y.
Removed top 7 bits (of 8) from wire module28_1.$reduce_xnor$syn_identity.v:215$803_Y.
Removed top 10 bits (of 22) from wire module28_1.$ternary$syn_identity.v:188$792_Y.
Removed top 1 bits (of 13) from wire module28_1.$ternary$syn_identity.v:240$838_Y.
Removed top 13 bits (of 14) from wire module28_1.wire101.
Removed top 9 bits (of 10) from wire module28_1.wire103.
Removed top 5 bits (of 6) from wire module28_1.wire130.
Removed top 12 bits (of 21) from wire module28_1.wire131.
Removed top 21 bits (of 22) from wire module28_1.wire69.
Removed top 15 bits (of 16) from wire module28_2._002_.
Removed top 13 bits (of 21) from wire module28_2.reg43.
Removed top 2 bits (of 3) from wire module28_2.wire33.
Removed top 14 bits (of 15) from FF cell module46_1.$procdff$7599 ($dff).
Removed top 7 bits (of 8) from port A of cell module46_1.$xnor$syn_identity.v:687$1256 ($xnor).
Removed top 4 bits (of 13) from port A of cell module46_1.$sshl$syn_identity.v:687$1257 ($sshl).
Removed top 9 bits (of 10) from port A of cell module46_1.$le$syn_identity.v:692$1263 ($le).
Removed top 5 bits (of 10) from mux cell module46_1.$ternary$syn_identity.v:692$1269 ($mux).
Removed top 12 bits (of 13) from port B of cell module46_1.$eq$syn_identity.v:698$1277 ($eq).
Removed top 27 bits (of 29) from mux cell module46_1.$ternary$syn_identity.v:700$1279 ($mux).
Removed top 6 bits (of 7) from port A of cell module46_1.$shl$syn_identity.v:703$1283 ($shl).
Removed top 14 bits (of 15) from port B of cell module46_1.$shl$syn_identity.v:703$1283 ($shl).
Removed top 14 bits (of 15) from mux cell module46_1.$ternary$syn_identity.v:704$1288 ($mux).
Removed top 15 bits (of 16) from port B of cell module46_1.$add$syn_identity.v:704$1292 ($add).
Removed top 13 bits (of 16) from port Y of cell module46_1.$add$syn_identity.v:704$1292 ($add).
Removed cell module46_1.$ternary$syn_identity.v:707$1294 ($mux).
Removed top 7 bits (of 18) from port A of cell module46_1.$sub$syn_identity.v:707$1296 ($sub).
Removed top 17 bits (of 18) from port B of cell module46_1.$sub$syn_identity.v:707$1296 ($sub).
Removed top 12 bits (of 13) from port A of cell module46_1.$lt$syn_identity.v:707$1297 ($lt).
Removed top 17 bits (of 18) from mux cell module46_1.$ternary$syn_identity.v:708$1299 ($mux).
Removed top 17 bits (of 18) from port B of cell module46_1.$or$syn_identity.v:708$1300 ($or).
Removed top 14 bits (of 15) from wire module46_1.$0\reg56[14:0].
Removed top 11 bits (of 12) from wire module46_1.$eq$syn_identity.v:696$1272_Y.
Removed top 10 bits (of 11) from wire module46_1.$le$syn_identity.v:692$1263_Y.
Removed top 7 bits (of 8) from wire module46_1.$reduce_or$syn_identity.v:687$1255_Y.
Removed top 27 bits (of 29) from wire module46_1.$ternary$syn_identity.v:700$1279_Y.
Removed top 14 bits (of 15) from wire module46_1.$ternary$syn_identity.v:704$1288_Y.
Removed top 17 bits (of 18) from wire module46_1.$ternary$syn_identity.v:708$1299_Y.
Removed top 17 bits (of 19) from wire module46_1.wire51.
Removed top 2 bits (of 15) from wire module46_1.wire54.
Removed top 5 bits (of 10) from wire module46_1.wire55.
Removed top 18 bits (of 19) from wire module46_1.wire57.
Removed top 8 bits (of 10) from wire module46_1.wire58.
Removed top 11 bits (of 18) from wire module46_1.wire60.
Removed top 13 bits (of 16) from wire module46_1.wire61.
Removed top 12 bits (of 14) from wire module46_1.wire63.
Removed top 2 bits (of 4) from wire module46_1.wire64.
Removed top 2 bits (of 5) from wire module46_2.wire55.
Removed top 6 bits (of 7) from wire module46_2.wire60.
Removed top 7 bits (of 8) from FF cell module70_1.$procdff$7336 ($dff).
Removed top 11 bits (of 12) from FF cell module70_1.$procdff$7335 ($dff).
Removed top 10 bits (of 11) from FF cell module70_1.$procdff$7334 ($dff).
Removed top 15 bits (of 16) from FF cell module70_1.$procdff$7333 ($dff).
Removed top 13 bits (of 14) from FF cell module70_1.$procdff$7326 ($dff).
Removed top 5 bits (of 6) from port A of cell module70_1.$lt$syn_identity.v:572$1133 ($lt).
Removed top 7 bits (of 8) from port B of cell module70_1.$ge$syn_identity.v:576$1137 ($ge).
Removed top 5 bits (of 14) from port Y of cell module70_1.$xor$syn_identity.v:577$1143 ($xor).
Removed top 5 bits (of 14) from port B of cell module70_1.$le$syn_identity.v:577$1144 ($le).
Removed top 13 bits (of 14) from port A of cell module70_1.$and$syn_identity.v:577$1145 ($and).
Removed top 3 bits (of 6) from mux cell module70_1.$ternary$syn_identity.v:577$1149 ($mux).
Removed top 5 bits (of 19) from port A of cell module70_1.$gt$syn_identity.v:578$1151 ($gt).
Removed top 11 bits (of 12) from port A of cell module70_1.$or$syn_identity.v:581$1160 ($or).
Removed top 11 bits (of 12) from port A of cell module70_1.$add$syn_identity.v:580$1156 ($add).
Removed top 4 bits (of 12) from port Y of cell module70_1.$add$syn_identity.v:580$1156 ($add).
Removed top 16 bits (of 24) from port A of cell module70_1.$gt$syn_identity.v:581$1157 ($gt).
Removed top 10 bits (of 24) from port B of cell module70_1.$gt$syn_identity.v:581$1157 ($gt).
Removed top 4 bits (of 12) from mux cell module70_1.$ternary$syn_identity.v:581$1159 ($mux).
Removed top 8 bits (of 16) from port A of cell module70_1.$xnor$syn_identity.v:581$1162 ($xnor).
Removed top 15 bits (of 16) from port A of cell module70_1.$le$syn_identity.v:581$1163 ($le).
Removed top 3 bits (of 12) from mux cell module70_1.$ternary$syn_identity.v:581$1164 ($mux).
Removed top 7 bits (of 8) from port B of cell module70_1.$or$syn_identity.v:593$1177 ($or).
Removed top 20 bits (of 21) from mux cell module70_1.$ternary$syn_identity.v:594$1182 ($mux).
Removed top 20 bits (of 21) from port B of cell module70_1.$and$syn_identity.v:594$1183 ($and).
Removed top 18 bits (of 21) from port Y of cell module70_1.$and$syn_identity.v:594$1183 ($and).
Removed top 18 bits (of 21) from port A of cell module70_1.$and$syn_identity.v:594$1183 ($and).
Removed top 7 bits (of 8) from port B of cell module70_1.$lt$syn_identity.v:596$1190 ($lt).
Removed top 12 bits (of 13) from port A of cell module70_1.$neg$syn_identity.v:596$1191 ($neg).
Removed top 3 bits (of 4) from port A of cell module70_1.$xnor$syn_identity.v:611$1203 ($xnor).
Removed top 3 bits (of 4) from port B of cell module70_1.$xnor$syn_identity.v:611$1203 ($xnor).
Removed top 10 bits (of 11) from port B of cell module70_1.$mul$syn_identity.v:616$1204 ($mul).
Removed top 2 bits (of 11) from port Y of cell module70_1.$mul$syn_identity.v:616$1204 ($mul).
Removed top 14 bits (of 20) from mux cell module70_1.$ternary$syn_identity.v:616$1208 ($mux).
Removed top 10 bits (of 19) from port B of cell module70_1.$and$syn_identity.v:625$1216 ($and).
Removed top 8 bits (of 19) from port Y of cell module70_1.$and$syn_identity.v:625$1216 ($and).
Removed top 8 bits (of 19) from port A of cell module70_1.$and$syn_identity.v:625$1216 ($and).
Removed top 2 bits (of 8) from mux cell module70_1.$ternary$syn_identity.v:630$1219 ($mux).
Removed top 2 bits (of 8) from mux cell module70_1.$ternary$syn_identity.v:630$1220 ($mux).
Removed top 6 bits (of 8) from port Y of cell module70_1.$sshl$syn_identity.v:633$1230 ($sshl).
Removed top 4 bits (of 12) from port B of cell module70_1.$or$syn_identity.v:581$1160 ($or).
Removed top 4 bits (of 12) from port Y of cell module70_1.$or$syn_identity.v:581$1160 ($or).
Removed top 5 bits (of 8) from port Y of cell module70_1.$or$syn_identity.v:593$1177 ($or).
Removed top 5 bits (of 8) from port A of cell module70_1.$or$syn_identity.v:593$1177 ($or).
Removed top 3 bits (of 9) from port Y of cell module70_1.$mul$syn_identity.v:616$1204 ($mul).
Removed cell module70_1.$not$syn_identity.v:615$1205 ($not).
Removed top 7 bits (of 8) from wire module70_1.$0\reg76[7:0].
Removed top 3 bits (of 6) from wire module70_1.$0\reg80[5:0].
Removed top 13 bits (of 14) from wire module70_1.$0\reg91[13:0].
Removed top 4 bits (of 12) from wire module70_1.$add$syn_identity.v:580$1156_Y.
Removed top 18 bits (of 21) from wire module70_1.$and$syn_identity.v:594$1183_Y.
Removed top 13 bits (of 14) from wire module70_1.$le$syn_identity.v:577$1144_Y.
Removed top 11 bits (of 12) from wire module70_1.$logic_not$syn_identity.v:579$1155_Y.
Removed top 2 bits (of 3) from wire module70_1.$logic_not$syn_identity.v:584$1173_Y.
Removed top 7 bits (of 8) from wire module70_1.$logic_not$syn_identity.v:593$1176_Y.
Removed top 5 bits (of 6) from wire module70_1.$ne$syn_identity.v:577$1146_Y.
Removed top 4 bits (of 12) from wire module70_1.$or$syn_identity.v:581$1160_Y.
Removed top 5 bits (of 8) from wire module70_1.$or$syn_identity.v:593$1177_Y.
Removed top 4 bits (of 12) from wire module70_1.$ternary$syn_identity.v:581$1159_Y.
Removed top 5 bits (of 14) from wire module70_1.$xor$syn_identity.v:577$1143_Y.
Removed top 18 bits (of 19) from wire module70_1.wire94.
Removed top 6 bits (of 9) from wire module70_1.wire96.
Removed top 2 bits (of 3) from wire module70_2._0002_.
Removed top 1 bits (of 9) from wire module70_2._0003_.
Removed top 3 bits (of 11) from wire module70_2._0009_.
Removed top 1 bits (of 9) from wire module70_2.reg81.
Removed top 3 bits (of 11) from wire module70_2.reg92.
Removed top 3 bits (of 4) from wire module70_2.wire87.
Removed top 4 bits (of 7) from port Y of cell module8_1.$not$syn_identity.v:285$881 ($not).
Removed top 4 bits (of 7) from port A of cell module8_1.$not$syn_identity.v:285$881 ($not).
Removed top 15 bits (of 16) from port B of cell module8_1.$eq$syn_identity.v:284$875 ($eq).
Removed top 15 bits (of 16) from port B of cell module8_1.$add$syn_identity.v:284$876 ($add).
Removed top 9 bits (of 16) from port Y of cell module8_1.$add$syn_identity.v:284$876 ($add).
Removed top 9 bits (of 16) from port A of cell module8_1.$add$syn_identity.v:284$876 ($add).
Removed top 4 bits (of 7) from port A of cell module8_1.$neg$syn_identity.v:285$878 ($neg).
Removed top 4 bits (of 7) from port Y of cell module8_1.$add$syn_identity.v:285$880 ($add).
Removed top 4 bits (of 7) from port A of cell module8_1.$add$syn_identity.v:285$880 ($add).
Removed top 4 bits (of 7) from port B of cell module8_1.$add$syn_identity.v:285$880 ($add).
Removed top 12 bits (of 17) from mux cell module8_1.$ternary$syn_identity.v:292$888 ($mux).
Removed top 6 bits (of 7) from port B of cell module8_1.$xnor$syn_identity.v:298$895 ($xnor).
Removed top 20 bits (of 21) from port B of cell module8_1.$or$syn_identity.v:302$906 ($or).
Removed top 18 bits (of 21) from port Y of cell module8_1.$or$syn_identity.v:302$906 ($or).
Removed top 14 bits (of 21) from port A of cell module8_1.$lt$syn_identity.v:302$907 ($lt).
Removed top 18 bits (of 21) from port B of cell module8_1.$lt$syn_identity.v:302$907 ($lt).
Removed top 4 bits (of 7) from port Y of cell module8_1.$neg$syn_identity.v:285$878 ($neg).
Removed top 4 bits (of 7) from port Y of cell module8_1.$mul$syn_identity.v:285$879 ($mul).
Removed top 12 bits (of 17) from wire module8_1.$0\reg18[16:0].
Removed top 4 bits (of 7) from wire module8_1.$add$syn_identity.v:285$880_Y.
Removed top 15 bits (of 16) from wire module8_1.$logic_not$syn_identity.v:284$874_Y.
Removed top 20 bits (of 21) from wire module8_1.$logic_not$syn_identity.v:302$905_Y.
Removed top 4 bits (of 7) from wire module8_1.$mul$syn_identity.v:285$879_Y.
Removed top 4 bits (of 7) from wire module8_1.$neg$syn_identity.v:285$878_Y.
Removed top 18 bits (of 21) from wire module8_1.$or$syn_identity.v:302$906_Y.
Removed top 2 bits (of 14) from wire module8_1.wire20.
Removed top 4 bits (of 5) from wire module8_1.wire21.
Removed top 21 bits (of 22) from wire module8_1.wire22.
Removed top 10 bits (of 11) from wire module8_1.wire23.
Removed top 2 bits (of 12) from wire module8_2._000_.
Removed top 2 bits (of 12) from wire module8_2.reg17.
Removed top 12 bits (of 17) from wire module8_2.reg18.
Removed top 1 bits (of 16) from mux cell top_1.$procmux$7298 ($mux).
Removed top 8 bits (of 9) from port A of cell top_1.$or$syn_identity.v:54$700 ($or).
Removed top 1 bits (of 9) from port Y of cell top_1.$or$syn_identity.v:54$700 ($or).
Removed top 1 bits (of 9) from port B of cell top_1.$xnor$syn_identity.v:54$701 ($xnor).
Removed top 19 bits (of 20) from port B of cell top_1.$mul$syn_identity.v:55$704 ($mul).
Removed top 19 bits (of 20) from port A of cell top_1.$neg$syn_identity.v:55$706 ($neg).
Removed top 4 bits (of 20) from port Y of cell top_1.$add$syn_identity.v:55$708 ($add).
Removed top 4 bits (of 20) from port A of cell top_1.$add$syn_identity.v:55$708 ($add).
Removed top 4 bits (of 20) from port B of cell top_1.$add$syn_identity.v:55$708 ($add).
Removed top 18 bits (of 19) from port A of cell top_1.$sshl$syn_identity.v:78$726 ($sshl).
Removed top 3 bits (of 8) from mux cell top_1.$ternary$syn_identity.v:81$729 ($mux).
Removed top 11 bits (of 19) from mux cell top_1.$ternary$syn_identity.v:81$731 ($mux).
Removed top 12 bits (of 17) from mux cell top_1.$ternary$syn_identity.v:82$737 ($mux).
Removed top 11 bits (of 16) from port Y of cell top_1.$shl$syn_identity.v:82$735 ($shl).
Removed top 21 bits (of 36) from port A of cell top_1.$lt$syn_identity.v:84$742 ($lt).
Removed top 35 bits (of 36) from port A of cell top_1.$and$syn_identity.v:84$741 ($and).
Removed top 31 bits (of 36) from port B of cell top_1.$and$syn_identity.v:84$741 ($and).
Removed top 31 bits (of 36) from port Y of cell top_1.$and$syn_identity.v:84$741 ($and).
Removed top 9 bits (of 17) from port A of cell top_1.$neg$syn_identity.v:92$745 ($neg).
Removed top 10 bits (of 18) from port Y of cell top_1.$xnor$syn_identity.v:90$751 ($xnor).
Removed top 6 bits (of 14) from port B of cell top_1.$xnor$syn_identity.v:93$752 ($xnor).
Removed top 7 bits (of 18) from port Y of cell top_1.$sshl$syn_identity.v:99$756 ($sshl).
Removed top 25 bits (of 26) from port A of cell top_1.$add$syn_identity.v:102$760 ($add).
Removed top 22 bits (of 26) from port B of cell top_1.$add$syn_identity.v:102$760 ($add).
Removed top 21 bits (of 26) from port Y of cell top_1.$add$syn_identity.v:102$760 ($add).
Removed top 4 bits (of 20) from port Y of cell top_1.$not$syn_identity.v:55$707 ($not).
Removed top 4 bits (of 20) from port A of cell top_1.$not$syn_identity.v:55$707 ($not).
Removed top 4 bits (of 20) from port Y of cell top_1.$mul$syn_identity.v:55$704 ($mul).
Removed top 4 bits (of 20) from port Y of cell top_1.$neg$syn_identity.v:55$706 ($neg).
Removed top 21 bits (of 26) from wire top_1.$add$syn_identity.v:102$760_Y.
Removed top 31 bits (of 36) from wire top_1.$and$syn_identity.v:84$741_Y.
Removed top 25 bits (of 26) from wire top_1.$lt$syn_identity.v:101$759_Y.
Removed top 4 bits (of 20) from wire top_1.$mul$syn_identity.v:55$704_Y.
Removed top 4 bits (of 20) from wire top_1.$not$syn_identity.v:55$707_Y.
Removed top 1 bits (of 9) from wire top_1.$or$syn_identity.v:54$700_Y.
Removed top 1 bits (of 16) from wire top_1.$procmux$7298_Y.
Removed top 8 bits (of 9) from wire top_1.$reduce_or$syn_identity.v:54$699_Y.
Removed top 19 bits (of 20) from wire top_1.$reduce_or$syn_identity.v:55$703_Y.
Removed top 10 bits (of 18) from wire top_1.$xnor$syn_identity.v:90$751_Y.
Removed top 18 bits (of 19) from wire top_1.wire5.
Removed top 1 bits (of 16) from wire top_2.reg164.

9.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

9.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module105_2..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module46_2..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \module8_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 2 unused cells and 146 unused wires.
<suppressed ~15 debug messages>

9.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.11. Executing OPT pass (performing simple optimizations).

9.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module module105_1.
<suppressed ~8 debug messages>
Optimizing module module105_2.
Optimizing module module132_1.
<suppressed ~2 debug messages>
Optimizing module module28_1.
Optimizing module module28_2.
Optimizing module module46_1.
<suppressed ~4 debug messages>
Optimizing module module46_2.
Optimizing module module70_1.
<suppressed ~5 debug messages>
Optimizing module module70_2.
Optimizing module module8_1.
Optimizing module module8_2.
Optimizing module top.
Optimizing module top_1.
<suppressed ~3 debug messages>
Optimizing module top_2.

9.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\module105_1'.
Finding identical cells in module `\module105_2'.
Finding identical cells in module `\module132_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\module28_1'.
Finding identical cells in module `\module28_2'.
Finding identical cells in module `\module46_1'.
Finding identical cells in module `\module46_2'.
Finding identical cells in module `\module70_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\module70_2'.
Finding identical cells in module `\module8_1'.
Finding identical cells in module `\module8_2'.
Finding identical cells in module `\top'.
Finding identical cells in module `\top_1'.
Finding identical cells in module `\top_2'.
Removed a total of 2 cells.

9.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

9.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \module105_1..
Finding unused cells or wires in module \module105_2..
Finding unused cells or wires in module \module132_1..
Finding unused cells or wires in module \module28_1..
Finding unused cells or wires in module \module28_2..
Finding unused cells or wires in module \module46_1..
Finding unused cells or wires in module \module46_2..
Finding unused cells or wires in module \module70_1..
Finding unused cells or wires in module \module70_2..
Finding unused cells or wires in module \module8_1..
Finding unused cells or wires in module \module8_2..
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \top_1..
Finding unused cells or wires in module \top_2..
Removed 11 unused cells and 34 unused wires.
<suppressed ~16 debug messages>

9.11.5. Finished fast OPT passes.

9.12. Printing statistics.

=== module105_1 ===

   Number of wires:                 82
   Number of wire bits:            987
   Number of public wires:          21
   Number of public wire bits:     394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                            1
     $and                            1
     $dff                            8
     $le                             2
     $logic_not                      5
     $logic_or                       1
     $mux                           23
     $ne                             2
     $or                             1
     $reduce_and                     3
     $reduce_bool                    8
     $reduce_or                      5
     $reduce_xnor                    3
     $reduce_xor                     2
     $shl                            1
     $sshl                           1
     $sshr                           2
     $xnor                           2
     $xor                            2

=== module105_2 ===

   Number of wires:                723
   Number of wire bits:           1151
   Number of public wires:         550
   Number of public wire bits:     978
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                845
     $and                          154
     $dff                           72
     $mux                          123
     $not                          170
     $or                           243
     $xor                           83

=== module132_1 ===

   Number of wires:                 88
   Number of wire bits:           1029
   Number of public wires:          25
   Number of public wire bits:     433
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 75
     $add                            1
     $dff                            7
     $eq                             2
     $gt                             1
     $le                             2
     $logic_and                      3
     $logic_not                      4
     $logic_or                       1
     $mul                            2
     $mux                           21
     $ne                             2
     $neg                            1
     $not                            2
     $reduce_and                     1
     $reduce_bool                   11
     $reduce_or                      2
     $reduce_xnor                    4
     $reduce_xor                     1
     $sshl                           1
     $sshr                           2
     $sub                            1
     $xnor                           2
     $xor                            1

=== module28_1 ===

   Number of wires:                 64
   Number of wire bits:           1456
   Number of public wires:          31
   Number of public wire bits:     679
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $dff                            4
     $eq                             1
     $logic_not                      6
     $mul                            2
     $mux                           11
     $ne                             1
     $not                            1
     $reduce_and                     2
     $reduce_bool                    6
     $reduce_xnor                    3
     $sub                            1
     module105_1                     1
     module46_1                      1
     module70_1                      1

=== module28_2 ===

   Number of wires:                627
   Number of wire bits:           1853
   Number of public wires:         464
   Number of public wire bits:    1690
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                648
     $and                          171
     $dff                           26
     $mux                           19
     $not                          160
     $or                           167
     $xor                          102
     module105_2                     1
     module46_2                      1
     module70_2                      1

=== module46_1 ===

   Number of wires:                 40
   Number of wire bits:            493
   Number of public wires:          21
   Number of public wire bits:     351
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $add                            2
     $dff                            1
     $eq                             1
     $le                             1
     $logic_and                      1
     $logic_not                      2
     $lt                             1
     $mux                            6
     $or                             1
     $reduce_bool                    4
     $reduce_or                      2
     $shl                            1
     $sshl                           1
     $sshr                           1
     $sub                            1
     $xnor                           1

=== module46_2 ===

   Number of wires:                146
   Number of wire bits:            468
   Number of public wires:         105
   Number of public wire bits:     427
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and                           37
     $not                           44
     $or                            42
     $xor                           23

=== module70_1 ===

   Number of wires:                100
   Number of wire bits:            993
   Number of public wires:          30
   Number of public wire bits:     466
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $add                            1
     $and                            4
     $dff                           12
     $ge                             1
     $gt                             2
     $le                             2
     $logic_and                      1
     $logic_not                      5
     $lt                             2
     $mul                            2
     $mux                           22
     $ne                             3
     $neg                            1
     $not                            2
     $or                             2
     $reduce_and                     1
     $reduce_bool                    7
     $reduce_or                      2
     $reduce_xnor                    4
     $reduce_xor                     2
     $shl                            1
     $sshl                           2
     $sshr                           2
     $xnor                           3
     $xor                            1

=== module70_2 ===

   Number of wires:               1019
   Number of wire bits:           1513
   Number of public wires:         737
   Number of public wire bits:    1231
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1067
     $and                          260
     $dff                           51
     $mux                           70
     $not                          265
     $or                           270
     $xor                          151

=== module8_1 ===

   Number of wires:                 42
   Number of wire bits:            437
   Number of public wires:          18
   Number of public wire bits:     266
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                            2
     $dff                            2
     $eq                             1
     $logic_not                      4
     $lt                             2
     $mul                            1
     $mux                            4
     $neg                            1
     $not                            1
     $or                             2
     $reduce_and                     1
     $reduce_bool                    2
     $reduce_or                      3
     $shl                            2
     $shr                            1
     $sshl                           1
     $sub                            1
     $xnor                           2

=== module8_2 ===

   Number of wires:                319
   Number of wire bits:            566
   Number of public wires:         228
   Number of public wire bits:     475
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                337
     $and                           90
     $dff                           15
     $mux                           42
     $not                           87
     $or                            74
     $xor                           29

=== top ===

   Number of wires:                 13
   Number of wire bits:            546
   Number of public wires:           8
   Number of public wire bits:     259
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $assert                         1
     $dff                            2
     $eq                             1
     top_1                           1
     top_2                           1

=== top_1 ===

   Number of wires:                 78
   Number of wire bits:           1454
   Number of public wires:          26
   Number of public wire bits:     534
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $add                            3
     $and                            1
     $dff                            6
     $gt                             1
     $logic_not                      2
     $lt                             3
     $mul                            1
     $mux                           16
     $ne                             1
     $neg                            2
     $not                            4
     $or                             1
     $reduce_and                     1
     $reduce_bool                    6
     $reduce_or                      3
     $reduce_xor                     2
     $shl                            2
     $shr                            1
     $sshl                           2
     $xnor                           4
     module28_1                      1
     module8_1                       1

=== top_2 ===

   Number of wires:                673
   Number of wire bits:           1675
   Number of public wires:         491
   Number of public wire bits:    1493
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                772
     $and                          201
     $dff                           65
     $mux                           73
     $not                          178
     $or                           150
     $xor                          103
     module28_2                      1
     module8_2                       1

=== design hierarchy ===

   top                               1
     top_1                           1
       module28_1                    1
         module105_1                 1
         module46_1                  1
         module70_1                  1
       module8_1                     1
     top_2                           1
       module28_2                    1
         module105_2                 1
         module46_2                  1
         module70_2                  1
       module8_2                     1

   Number of wires:               3926
   Number of wire bits:          13592
   Number of public wires:        2730
   Number of public wire bits:    9243
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4134
     $add                            9
     $and                          919
     $assert                         1
     $dff                          264
     $eq                             4
     $ge                             1
     $gt                             3
     $le                             5
     $logic_and                      2
     $logic_not                     24
     $logic_or                       1
     $lt                             8
     $mul                            6
     $mux                          409
     $ne                             7
     $neg                            4
     $not                          912
     $or                           953
     $reduce_and                     8
     $reduce_bool                   33
     $reduce_or                     15
     $reduce_xnor                   10
     $reduce_xor                     6
     $shl                            7
     $shr                            2
     $sshl                           7
     $sshr                           5
     $sub                            3
     $xnor                          12
     $xor                          494

9.13. Executing CHECK pass (checking for obvious problems).
checking module module105_1..
checking module module105_2..
checking module module132_1..
checking module module28_1..
checking module module28_2..
checking module module46_1..
checking module module46_2..
checking module module70_1..
checking module module70_2..
checking module module8_1..
checking module module8_2..
checking module top..
checking module top_1..
checking module top_2..
found and reported 0 problems.

10. Executing HIERARCHY pass (managing design hierarchy).

Syntax error in command `hierarchy -smtcheck':

    hierarchy [-check] [-top <module>]
    hierarchy -generate <cell-types> <port-decls>

In parametric designs, a module might exists in several variations with
different parameter values. This pass looks at all modules in the current
design an re-runs the language frontends for the parametric modules as
needed. It also resolves assignments to wired logic data types (wand/wor),
resolves positional module parameters, unroll array instances, and more.

    -check
        also check the design hierarchy. this generates an error when
        an unknown module is used as cell type.

    -simcheck
        like -check, but also throw an error if blackbox modules are
        instantiated, and throw an error if the design has no top module.

    -purge_lib
        by default the hierarchy command will not remove library (blackbox)
        modules. use this option to also remove unused blackbox modules.

    -libdir <directory>
        search for files named <module_name>.v in the specified directory
        for unknown modules and automatically run read_verilog for each
        unknown module.

    -keep_positionals
        per default this pass also converts positional arguments in cells
        to arguments using port names. This option disables this behavior.

    -keep_portwidths
        per default this pass adjusts the port width on cells that are
        module instances when the width does not match the module port. This
        option disables this behavior.

    -nodefaults
        do not resolve input port default values

    -nokeep_asserts
        per default this pass sets the "keep" attribute on all modules
        that directly or indirectly contain one or more formal properties.
        This option disables this behavior.

    -top <module>
        use the specified top module to build the design hierarchy. Modules
        outside this tree (unused modules) are removed.

        when the -top option is used, the 'top' attribute will be set on the
        specified top module. otherwise a module with the 'top' attribute set
        will implicitly be used as top module, if such a module exists.

    -auto-top
        automatically determine the top of the design hierarchy and mark it.

    -chparam name value 
       elaborate the top module using this parameter value. Modules on which
       this parameter does not exist may cause a warning message to be output.
       This option can be specified multiple times to override multiple
       parameters. String values must be passed in double quotes (").

In -generate mode this pass generates blackbox modules for the given cell
types (wildcards supported). For this the design is searched for cells that
match the given types and then the given port declarations are used to
determine the direction of the ports. The syntax for a port declaration is:

    {i|o|io}[@<num>]:<portname>

Input ports are specified with the 'i' prefix, output ports with the 'o'
prefix and inout ports with the 'io' prefix. The optional <num> specifies
the position of the port in the parameter list (needed when instantiated
using positional arguments). When <num> is not specified, the <portname> can
also contain wildcard characters.

This pass ignores the current selection and always operates on all modules
in the current design.

ERROR: Command syntax error: Unknown option or option in arguments.
> hierarchy -smtcheck
>           ^
