block/SYSCFG:
  description: System configuration controller.
  items:
  - name: BOOTCR
    description: SYSCFG boot pin control register.
    byte_offset: 0
    fieldset: BOOTCR
  - name: CM55CR
    description: SYSCFG Cortex-M55 control register.
    byte_offset: 4
    fieldset: CM55CR
  - name: CM55TCMCR
    description: SYSCFG Cortex-M55 TCM control register.
    byte_offset: 8
    fieldset: CM55TCMCR
  - name: CM55RWMCR
    description: SYSCFG Cortex-CM55 memory RW margin register.
    byte_offset: 12
    fieldset: CM55RWMCR
  - name: INITSVTORCR
    description: SYSCFG Cortex-M55 SVTOR control register.
    byte_offset: 16
    fieldset: INITSVTORCR
  - name: INITNSVTORCR
    description: SYSCFG Cortex-M55 NSVTOR control register.
    byte_offset: 20
    fieldset: INITNSVTORCR
  - name: CM55RSTCR
    description: SYSCFG Cortex-M55 reset type control register.
    byte_offset: 24
    fieldset: CM55RSTCR
  - name: CM55PAHBWPR
    description: SYSCFG Cortex-M55 P-AHB write posting control register.
    byte_offset: 28
    fieldset: CM55PAHBWPR
  - name: VENCRAMCR
    description: SYSCFG VENCRAM control register.
    byte_offset: 32
    fieldset: VENCRAMCR
  - name: POTTAMPRSTCR
    description: SYSCFG potential tamper reset register.
    byte_offset: 36
    fieldset: POTTAMPRSTCR
  - name: ICNEWRCR
    description: SYSCFG AHB-AXI bridge early write response control register.
    byte_offset: 52
    fieldset: ICNEWRCR
  - name: ICNCGCR
    description: SYSCFG ICN clock gating control register.
    byte_offset: 56
    fieldset: ICNCGCR
  - name: ICNBWRCR
    description: SYSCFG ICN bandwidth regulator control register.
    byte_offset: 60
    fieldset: ICNBWRCR
  - name: IOCR
    description: SYSCFG /O control register.
    byte_offset: 64
    fieldset: IOCR
  - name: VDDIO1CCCR
    description: SYSCFG VDDIO1 compensation cell control register.
    byte_offset: 68
    fieldset: VDDIO1CCCR
  - name: VDDIO1CCSR
    description: SYSCFG VDDIO1 compensation cell status register.
    byte_offset: 72
    fieldset: VDDIO1CCSR
  - name: VDDIO2CCCR
    description: SYSCFG VDDIO2 compensation cell control register.
    byte_offset: 76
    fieldset: VDDIO2CCCR
  - name: VDDIO2CCSR
    description: SYSCFG VDDIO2 compensation cell status register.
    byte_offset: 80
    fieldset: VDDIO2CCSR
  - name: VDDIO3CCCR
    description: SYSCFG VDDIO3 compensation cell control register.
    byte_offset: 84
    fieldset: VDDIO3CCCR
  - name: VDDIO3CCSR
    description: SYSCFG VDDIO3 compensation cell status register.
    byte_offset: 88
    fieldset: VDDIO3CCSR
  - name: VDDIO4CCCR
    description: SYSCFG VDDIO4 compensation cell control register.
    byte_offset: 92
    fieldset: VDDIO4CCCR
  - name: VDDIO4CCSR
    description: SYSCFG VDDIO4 compensation cell status register.
    byte_offset: 96
    fieldset: VDDIO4CCSR
  - name: VDDIOCCCR
    description: SYSCFG VDDIO compensation cell control register.
    byte_offset: 100
    fieldset: VDDIOCCCR
  - name: VDDIOCCSR
    description: SYSCFG VDDIO compensation cell status register.
    byte_offset: 104
    fieldset: VDDIOCCSR
  - name: CBR
    description: SYSCFG control timer break register.
    byte_offset: 108
    fieldset: CBR
  - name: SEC_AIDCR
    description: SYSCFG DMA CID secure control register.
    byte_offset: 112
    fieldset: SEC_AIDCR
  - name: FMC_RETIMECR
    description: SYSCFG FMC retiming logic control register.
    byte_offset: 116
    fieldset: FMC_RETIMECR
  - name: NPU_ICNCR
    description: SYSCFG NPU RAM interleaving control register.
    byte_offset: 120
    fieldset: NPU_ICNCR
  - name: BOOTSR
    description: SYSCFG boot pin status register.
    byte_offset: 256
    fieldset: BOOTSR
  - name: AHBWP_ERROR_SR
    description: SYSCFG AHB write posting address error register.
    byte_offset: 260
    fieldset: AHBWP_ERROR_SR
  - name: SMPSHDPCR
    description: SYSCFG SMPS observable signals through HDP selection configuration register.
    byte_offset: 1024
    fieldset: SMPSHDPCR
  - name: NONSEC_AIDCR
    description: SYSCFG DMA CID non-secure control register.
    byte_offset: 2048
    fieldset: NONSEC_AIDCR
fieldset/AHBWP_ERROR_SR:
  description: SYSCFG AHB write posting address error register.
  fields:
  - name: PAHB_ERROR_ADDR
    description: Reports address of the first error in P-AHB write-posting buffer.
    bit_offset: 0
    bit_size: 32
fieldset/BOOTCR:
  description: SYSCFG boot pin control register.
  fields:
  - name: BOOT0_PD
    description: BOOT0 pin pull-down disable.
    bit_offset: 0
    bit_size: 1
    enum: BOOT0_PD
  - name: BOOT1_PD
    description: BOOT1 pin pull-down disable.
    bit_offset: 1
    bit_size: 1
    enum: BOOT1_PD
fieldset/BOOTSR:
  description: SYSCFG boot pin status register.
  fields:
  - name: BOOT0
    description: BOOT0 pin value.
    bit_offset: 0
    bit_size: 1
    enum: BOOT0
  - name: BOOT1
    description: BOOT1 pin value.
    bit_offset: 1
    bit_size: 1
    enum: BOOT1
fieldset/CBR:
  description: SYSCFG control timer break register.
  fields:
  - name: CM55L
    description: CM55 lockup lock enable.
    bit_offset: 0
    bit_size: 1
    enum: CM55L
  - name: PVDL_LOCK
    description: PVD lock enable.
    bit_offset: 2
    bit_size: 1
    enum: PVDL_LOCK
  - name: BKPRAML
    description: Backup SRAM double ECC error lock.
    bit_offset: 3
    bit_size: 1
    enum: BKPRAML
  - name: CM55CACHEL
    description: CM55 cache double ECC error lock.
    bit_offset: 5
    bit_size: 1
    enum: CM55CACHEL
  - name: CM55TCML
    description: CM55 TCM double ECC error lock.
    bit_offset: 6
    bit_size: 1
    enum: CM55TCML
fieldset/CM55CR:
  description: SYSCFG Cortex-M55 control register.
  fields:
  - name: FPU_IT_EN
    description: Enable FPU exception.
    bit_offset: 0
    bit_size: 6
  - name: LOCKSVTAIRCR
    description: Prevent changes to:.
    bit_offset: 16
    bit_size: 1
  - name: LOCKNSVTOR
    description: Prevent changes to the non-secure vector table base address.
    bit_offset: 17
    bit_size: 1
  - name: LOCKSMPU
    description: Prevent changes to programmed secure MPU memory regions.
    bit_offset: 18
    bit_size: 1
  - name: LOCKNSMPU
    description: Prevent changes to non-secure MPU memory regions already programmed.
    bit_offset: 19
    bit_size: 1
  - name: LOCKSAU
    description: Prevent changes to secure SAU memory regions already programmed.
    bit_offset: 20
    bit_size: 1
  - name: LOCKDCAIC
    description: Disable access to the instruction cache direct cache access registers DCAICLR and DCAICRR.
    bit_offset: 21
    bit_size: 1
fieldset/CM55PAHBWPR:
  description: SYSCFG Cortex-M55 P-AHB write posting control register.
  fields:
  - name: PAHB_ERROR_ACK
    description: Error capture in write posting buffer.
    bit_offset: 0
    bit_size: 1
    enum: PAHB_ERROR_ACK
fieldset/CM55RSTCR:
  description: SYSCFG Cortex-M55 reset type control register.
  fields:
  - name: CORE_RESET_TYPE
    description: Select reset to apply on core upon SYSRESETREQ.
    bit_offset: 0
    bit_size: 1
    enum: CORE_RESET_TYPE
  - name: LOCKUP_RST_EN
    description: Select action to perform on a lockup state on the core.
    bit_offset: 1
    bit_size: 1
    enum: LOCKUP_RST_EN
  - name: LOCKUP_NMI_EN
    description: Select action to perform on a lockup state on the core.
    bit_offset: 2
    bit_size: 1
    enum: LOCKUP_NMI_EN
fieldset/CM55RWMCR:
  description: SYSCFG Cortex-CM55 memory RW margin register.
  fields:
  - name: RME_TCM
    description: RW margin enable input for TCM memories.
    bit_offset: 0
    bit_size: 1
    enum: RME_TCM
  - name: RM_TCM
    description: External RW margin inputs for TCM memories.
    bit_offset: 1
    bit_size: 4
  - name: BC1_TCM
    description: Biasing level adjust input recommended for Vnom.
    bit_offset: 5
    bit_size: 1
  - name: BC2_TCM
    description: Biasing level adjust input recommended for Vnom + 10%.
    bit_offset: 6
    bit_size: 1
  - name: RME_CACHE
    description: RW margin enable input for caches memories.
    bit_offset: 7
    bit_size: 1
    enum: RME_CACHE
  - name: RM_CACHE
    description: External read/write (RW) margin inputs for caches memories.
    bit_offset: 8
    bit_size: 4
  - name: BC1_CACHE
    description: Biasing level adjust input recommended for Vnom.
    bit_offset: 12
    bit_size: 1
  - name: BC2_CACHE
    description: Biasing level adjust input recommended for Vnom + 10%.
    bit_offset: 13
    bit_size: 1
fieldset/CM55TCMCR:
  description: SYSCFG Cortex-M55 TCM control register.
  fields:
  - name: CFGITCMSZ
    description: Select ITCM memory size.
    bit_offset: 0
    bit_size: 4
    enum: CFGITCMSZ
  - name: CFGDTCMSZ
    description: Select DTCM memory size.
    bit_offset: 4
    bit_size: 4
    enum: CFGDTCMSZ
  - name: LOCKTCM
    description: Disable writes to registers associated with the TCM region.
    bit_offset: 16
    bit_size: 1
  - name: LOCKITGU
    description: Disable writes to registers associated with the ITCM interface security gating.
    bit_offset: 17
    bit_size: 1
  - name: LOCKDTGU
    description: Disable writes to registers associated with the DTCM interface security gating.
    bit_offset: 18
    bit_size: 1
  - name: ITCMWSDISABLE
    description: Disable wait-state applied by default on extended ITCM memory.
    bit_offset: 23
    bit_size: 1
  - name: DTCMWSDISABLE
    description: Disable wait-state applied by default on extended DTCM memory.
    bit_offset: 24
    bit_size: 1
fieldset/FMC_RETIMECR:
  description: SYSCFG FMC retiming logic control register.
  fields:
  - name: CFG_RETIME_RX
    description: Retiming on Rx path.
    bit_offset: 0
    bit_size: 1
    enum: CFG_RETIME_RX
  - name: CFG_RETIME_TX
    description: Retiming on Tx path.
    bit_offset: 1
    bit_size: 1
    enum: CFG_RETIME_TX
  - name: SDFBCLK_180
    description: Delay on feedback clock.
    bit_offset: 2
    bit_size: 1
    enum: SDFBCLK_180
fieldset/ICNBWRCR:
  description: SYSCFG ICN bandwidth regulator control register.
  fields:
  - name: ICNBWRCR
    description: Bandwidth regulator control bits.
    bit_offset: 0
    bit_size: 32
fieldset/ICNCGCR:
  description: SYSCFG ICN clock gating control register.
  fields:
  - name: ICNCGCR
    description: When bit[i] is set to 1, ICN clock gating[i] is OFF.
    bit_offset: 0
    bit_size: 32
fieldset/ICNEWRCR:
  description: SYSCFG AHB-AXI bridge early write response control register.
  fields:
  - name: SDMMC1_EARLY_WR_RSP_ENABLE
    description: None.
    bit_offset: 0
    bit_size: 1
    enum: SDMMC1_EARLY_WR_RSP_ENABLE
  - name: SDMMC2_EARLY_WR_RSP_ENABLE
    description: None.
    bit_offset: 1
    bit_size: 1
    enum: SDMMC2_EARLY_WR_RSP_ENABLE
  - name: USB1_EARLY_WR_RSP_ENABLE
    description: None.
    bit_offset: 2
    bit_size: 1
    enum: USB1_EARLY_WR_RSP_ENABLE
  - name: USB2_EARLY_WR_RSP_ENABLE
    description: None.
    bit_offset: 3
    bit_size: 1
    enum: USB2_EARLY_WR_RSP_ENABLE
fieldset/INITNSVTORCR:
  description: SYSCFG Cortex-M55 NSVTOR control register.
  fields:
  - name: NSVTOR_ADDR
    description: Non-secure vector table base address.
    bit_offset: 7
    bit_size: 25
fieldset/INITSVTORCR:
  description: SYSCFG Cortex-M55 SVTOR control register.
  fields:
  - name: SVTOR_ADDR
    description: Secure vector table base address.
    bit_offset: 7
    bit_size: 25
fieldset/IOCR:
  description: SYSCFG /O control register.
  fields:
  - name: IOCR
    description: Digital or analog pins.
    bit_offset: 0
    bit_size: 32
    enum: IOCR
fieldset/NONSEC_AIDCR:
  description: SYSCFG DMA CID non-secure control register.
  fields:
  - name: DMACID_NONSEC
    description: Non-secure OS allocates specific CID to DMA channel through these bits.
    bit_offset: 0
    bit_size: 3
fieldset/NPU_ICNCR:
  description: SYSCFG NPU RAM interleaving control register.
  fields:
  - name: INTERLEAVING_ACTIVE
    description: Control interleaving on NPU RAMs.
    bit_offset: 0
    bit_size: 1
    enum: INTERLEAVING_ACTIVE
fieldset/POTTAMPRSTCR:
  description: SYSCFG potential tamper reset register.
  fields:
  - name: POTTAMPERSETMASK
    description: This bit can be set by software to mask PKA, SAES, CRYP1/2, and HASH reset, in case of potential tamper.
    bit_offset: 0
    bit_size: 1
    enum: POTTAMPERSETMASK
fieldset/SEC_AIDCR:
  description: SYSCFG DMA CID secure control register.
  fields:
  - name: DMACID_SEC
    description: Secure OS allocates specific CID to DMA channel through these bits.
    bit_offset: 0
    bit_size: 3
fieldset/SMPSHDPCR:
  description: SYSCFG SMPS observable signals through HDP selection configuration register.
  fields:
  - name: SMPSHDPSEL
    description: 'Others: Reserved.'
    bit_offset: 0
    bit_size: 4
    enum: SMPSHDPSEL
fieldset/VDDIO1CCCR:
  description: SYSCFG VDDIO1 compensation cell control register.
  fields:
  - name: RANSRC
    description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
    bit_offset: 0
    bit_size: 4
  - name: RAPSRC
    description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
    bit_offset: 4
    bit_size: 4
  - name: EN
    description: Enables the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO1CCCR_EN
  - name: CS
    description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 9
    bit_size: 1
    enum: VDDIO1CCCR_CS
fieldset/VDDIO1CCSR:
  description: SYSCFG VDDIO1 compensation cell status register.
  fields:
  - name: ANSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
    bit_offset: 0
    bit_size: 4
  - name: APSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
    bit_offset: 4
    bit_size: 4
  - name: READY
    description: Provides the compensation cell status of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO1CCSR_READY
fieldset/VDDIO2CCCR:
  description: SYSCFG VDDIO2 compensation cell control register.
  fields:
  - name: RANSRC
    description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
    bit_offset: 0
    bit_size: 4
  - name: RAPSRC
    description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
    bit_offset: 4
    bit_size: 4
  - name: EN
    description: Enables the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO2CCCR_EN
  - name: CS
    description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 9
    bit_size: 1
    enum: VDDIO2CCCR_CS
fieldset/VDDIO2CCSR:
  description: SYSCFG VDDIO2 compensation cell status register.
  fields:
  - name: ANSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
    bit_offset: 0
    bit_size: 4
  - name: APSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
    bit_offset: 4
    bit_size: 4
  - name: READY
    description: Provides the compensation cell status of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO2CCSR_READY
fieldset/VDDIO3CCCR:
  description: SYSCFG VDDIO3 compensation cell control register.
  fields:
  - name: RANSRC
    description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
    bit_offset: 0
    bit_size: 4
  - name: RAPSRC
    description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
    bit_offset: 4
    bit_size: 4
  - name: EN
    description: Enables the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO3CCCR_EN
  - name: CS
    description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 9
    bit_size: 1
    enum: VDDIO3CCCR_CS
fieldset/VDDIO3CCSR:
  description: SYSCFG VDDIO3 compensation cell status register.
  fields:
  - name: ANSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
    bit_offset: 0
    bit_size: 4
  - name: APSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
    bit_offset: 4
    bit_size: 4
  - name: READY
    description: Provides the compensation cell status of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO3CCSR_READY
fieldset/VDDIO4CCCR:
  description: SYSCFG VDDIO4 compensation cell control register.
  fields:
  - name: RANSRC
    description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
    bit_offset: 0
    bit_size: 4
  - name: RAPSRC
    description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
    bit_offset: 4
    bit_size: 4
  - name: EN
    description: Enables the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO4CCCR_EN
  - name: CS
    description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
    bit_offset: 9
    bit_size: 1
    enum: VDDIO4CCCR_CS
fieldset/VDDIO4CCSR:
  description: SYSCFG VDDIO4 compensation cell status register.
  fields:
  - name: ANSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
    bit_offset: 0
    bit_size: 4
  - name: APSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
    bit_offset: 4
    bit_size: 4
  - name: READY
    description: Provides the compensation cell status of I/Os supplied by VDDIOx.
    bit_offset: 8
    bit_size: 1
    enum: VDDIO4CCSR_READY
fieldset/VDDIOCCCR:
  description: SYSCFG VDDIO compensation cell control register.
  fields:
  - name: RANSRC
    description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
    bit_offset: 0
    bit_size: 4
  - name: RAPSRC
    description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
    bit_offset: 4
    bit_size: 4
  - name: EN
    description: Enables the compensation cell of I/Os supplied by VDDIO.
    bit_offset: 8
    bit_size: 1
    enum: VDDIOCCCR_EN
  - name: CS
    description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIO.
    bit_offset: 9
    bit_size: 1
    enum: VDDIOCCCR_CS
fieldset/VDDIOCCSR:
  description: SYSCFG VDDIO compensation cell status register.
  fields:
  - name: ANSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
    bit_offset: 0
    bit_size: 4
  - name: APSRC
    description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
    bit_offset: 4
    bit_size: 4
  - name: READY
    description: Provides the compensation cell status of I/Os supplied by VDDIO.
    bit_offset: 8
    bit_size: 1
    enum: VDDIOCCSR_READY
fieldset/VENCRAMCR:
  description: SYSCFG VENCRAM control register.
  fields:
  - name: VENCRAM_EN
    description: VENCRAM allocation VENC if active, or to system (if VENC inactive).
    bit_offset: 0
    bit_size: 1
enum/BKPRAML:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Backup SRAM double ECC error signal disconnected from TIM1/8/15/16/17 break inputs.
    value: 0
  - name: B_0x1
    description: Backup SRAM double ECC error signal connected to TIM1/8/15/16/17 break inputs.
    value: 1
enum/BOOT0:
  bit_size: 1
  variants:
  - name: B_0x0
    description: BOOT0 pin connected to VSS (or left open if BOOT0_PD = 0).
    value: 0
  - name: B_0x1
    description: BOOT0 pin connected to VDD.
    value: 1
enum/BOOT0_PD:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Pull-down enabled. The BOOT0 pin can be left open and takes a value of 0 if open.
    value: 0
  - name: B_0x1
    description: Pull-down disabled. The BOOT0 pin must not be left open.
    value: 1
enum/BOOT1:
  bit_size: 1
  variants:
  - name: B_0x0
    description: BOOT1 pin connected to VSS (or left open if BOOT1_PD = 0 in BOOTCR).
    value: 0
  - name: B_0x1
    description: BOOT1 pin connected to VDD.
    value: 1
enum/BOOT1_PD:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Pull-down enabled. The BOOT1 pin can be left open and takes a value of 0 if open.
    value: 0
  - name: B_0x1
    description: Pull-down disabled. The BOOT1 pin must not be left open.
    value: 1
enum/CFGDTCMSZ:
  bit_size: 4
  variants:
  - name: B_0x8
    description: 128 Kbytes (default value).
    value: 8
  - name: B_0x9
    description: 256 Kbytes.
    value: 9
enum/CFGITCMSZ:
  bit_size: 4
  variants:
  - name: B_0x7
    description: 64 KB (default value).
    value: 7
  - name: B_0x8
    description: 128 Kbytes.
    value: 8
  - name: B_0x9
    description: 256 Kbytes.
    value: 9
enum/CFG_RETIME_RX:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No retiming on Rx path.
    value: 0
  - name: B_0x1
    description: Retiming on Rx path.
    value: 1
enum/CFG_RETIME_TX:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No retiming on Tx path.
    value: 0
  - name: B_0x1
    description: Retiming on Tx path.
    value: 1
enum/CM55CACHEL:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Cortex-M55 cache double ECC error signal disconnected from TIM1/8/15/16/17 break inputs.
    value: 0
  - name: B_0x1
    description: Cortex-M55 cache double ECC error signal connected to TIM1/8/15/16/17 break inputs.
    value: 1
enum/CM55L:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Cortex-M55 lockup output disconnected from TIM1/8/15/16/17 break inputs.
    value: 0
  - name: B_0x1
    description: Cortex-M55 lockup output disconnected from TIM1/8/15/16/17 break inputs.
    value: 1
enum/CM55TCML:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Cortex-M55 TCM double ECC error signal disconnected from TIM1/8/15/16/17 break inputs.
    value: 0
  - name: B_0x1
    description: Cortex-M55 TCM double ECC error signal connected to TIM1/8/15/16/17 break inputs.
    value: 1
enum/CORE_RESET_TYPE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Warm reset (default value).
    value: 0
  - name: B_0x1
    description: Power-on reset.
    value: 1
enum/INTERLEAVING_ACTIVE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Interleaving disabled.
    value: 0
  - name: B_0x1
    description: Interleaving enabled.
    value: 1
enum/IOCR:
  bit_size: 32
  variants:
  - name: B_0x0
    description: High-speed mode disabled, or use ADC ANA pin.
    value: 0
  - name: B_0x1
    description: High-speed mode enabled, or connect internal ADC ANA signal to GPIO.
    value: 1
enum/LOCKUP_NMI_EN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Lockup state must be recovered from NVIC interrupt (default value).
    value: 0
  - name: B_0x1
    description: Lockup generates a NMI on the core.
    value: 1
enum/LOCKUP_RST_EN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Lockup state shall be recovered from interrupt (default value).
    value: 0
  - name: B_0x1
    description: Lockup requests a warm reset to the RCC.
    value: 1
enum/PAHB_ERROR_ACK:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Error capture.
    value: 0
  - name: B_0x1
    description: Clean error.
    value: 1
enum/POTTAMPERSETMASK:
  bit_size: 1
  variants:
  - name: B_0x0
    description: PKA, SAES, CRYP1/2, and HASH reset in case of potential tamper.
    value: 0
  - name: B_0x1
    description: PKA, SAES, CRYP1/2, and HASH not reset in case of potential tamper.
    value: 1
enum/PVDL_LOCK:
  bit_size: 1
  variants:
  - name: B_0x0
    description: PVD interrupt disconnected from TIM1/8/15/16/17 break input. PVDE bits can be programmed by the application.
    value: 0
  - name: B_0x1
    description: PVD interrupt connected to TIM1/8/15/16/17 break input. PVDE and bits are read only.
    value: 1
enum/RME_CACHE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Default RW margin settings.
    value: 0
  - name: B_0x1
    description: Use external pin RW margin setting.
    value: 1
enum/RME_TCM:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Default RW margin settings.
    value: 0
  - name: B_0x1
    description: Use external pin RW margin setting.
    value: 1
enum/SDFBCLK_180:
  bit_size: 1
  variants:
  - name: B_0x0
    description: No delay on the feedback clock.
    value: 0
  - name: B_0x1
    description: Half a cycle delay on the feedback clock.
    value: 1
enum/SDMMC1_EARLY_WR_RSP_ENABLE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
    value: 0
  - name: B_0x1
    description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
    value: 1
enum/SDMMC2_EARLY_WR_RSP_ENABLE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
    value: 0
  - name: B_0x1
    description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
    value: 1
enum/SMPSHDPSEL:
  bit_size: 4
  variants:
  - name: B_0x0
    description: Standard run mode (no HDP).
    value: 0
  - name: B_0xC
    description: Analyze fsm mode analysis.
    value: 12
  - name: B_0xD
    description: Analyze fsm mos analysis.
    value: 13
  - name: B_0xE
    description: Analyze fsm rampe analysis.
    value: 14
  - name: B_0xF
    description: Analyze fsm mode analysis.
    value: 15
enum/VDDIO1CCCR_CS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O code from the cell (available in the VDDIOxCCSR).
    value: 0
  - name: B_0x1
    description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register.
    value: 1
enum/VDDIO1CCCR_EN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell disabled.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell enabled.
    value: 1
enum/VDDIO1CCSR_READY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell not ready.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell ready.
    value: 1
enum/VDDIO2CCCR_CS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O code from the cell (available in the VDDIOxCCSR).
    value: 0
  - name: B_0x1
    description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register.
    value: 1
enum/VDDIO2CCCR_EN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell disabled.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell enabled.
    value: 1
enum/VDDIO2CCSR_READY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell not ready.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell ready.
    value: 1
enum/VDDIO3CCCR_CS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O code from the cell (available in the VDDIOxCCSR).
    value: 0
  - name: B_0x1
    description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register.
    value: 1
enum/VDDIO3CCCR_EN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell disabled.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell enabled.
    value: 1
enum/VDDIO3CCSR_READY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell not ready.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell ready.
    value: 1
enum/VDDIO4CCCR_CS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O code from the cell (available in the VDDIOxCCSR).
    value: 0
  - name: B_0x1
    description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register.
    value: 1
enum/VDDIO4CCCR_EN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell disabled.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell enabled.
    value: 1
enum/VDDIO4CCSR_READY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIOx I/O compensation cell not ready.
    value: 0
  - name: B_0x1
    description: VDDIOx I/O compensation cell ready.
    value: 1
enum/VDDIOCCCR_CS:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIO I/O code from the cell (available in the VDDIOCCSR).
    value: 0
  - name: B_0x1
    description: VDDIO I/O code from RANSRC[3:0] and RAPSRC[3:0].
    value: 1
enum/VDDIOCCCR_EN:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIO I/O compensation cell disabled.
    value: 0
  - name: B_0x1
    description: VDDIO I/O compensation cell enabled.
    value: 1
enum/VDDIOCCSR_READY:
  bit_size: 1
  variants:
  - name: B_0x0
    description: VDDIO I/O compensation cell not ready.
    value: 0
  - name: B_0x1
    description: VDDIO I/O compensation cell ready.
    value: 1
enum/USB1_EARLY_WR_RSP_ENABLE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
    value: 0
  - name: B_0x1
    description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
    value: 1
enum/USB2_EARLY_WR_RSP_ENABLE:
  bit_size: 1
  variants:
  - name: B_0x0
    description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
    value: 0
  - name: B_0x1
    description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
    value: 1
