!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FIELD_DESCRIPTION!C++	name	/aliased names/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!C++	M,module	/modules/
!_TAG_KIND_DESCRIPTION!C++	P,partition	/partitions/
!_TAG_KIND_DESCRIPTION!C++	c,class	/classes/
!_TAG_KIND_DESCRIPTION!C++	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C++	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C++	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C++	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C++	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C++	m,member	/class, struct, and union members/
!_TAG_KIND_DESCRIPTION!C++	n,namespace	/namespaces/
!_TAG_KIND_DESCRIPTION!C++	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C++	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C++	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C++	v,variable	/variable definitions/
!_TAG_KIND_DESCRIPTION!Fortran	E,enum	/enumerations/
!_TAG_KIND_DESCRIPTION!Fortran	M,method	/type bound procedures/
!_TAG_KIND_DESCRIPTION!Fortran	N,enumerator	/enumeration values/
!_TAG_KIND_DESCRIPTION!Fortran	S,submodule	/submodules/
!_TAG_KIND_DESCRIPTION!Fortran	b,blockData	/block data/
!_TAG_KIND_DESCRIPTION!Fortran	c,common	/common blocks/
!_TAG_KIND_DESCRIPTION!Fortran	e,entry	/entry points/
!_TAG_KIND_DESCRIPTION!Fortran	f,function	/functions/
!_TAG_KIND_DESCRIPTION!Fortran	i,interface	/interface contents, generic names, and operators/
!_TAG_KIND_DESCRIPTION!Fortran	k,component	/type and structure components/
!_TAG_KIND_DESCRIPTION!Fortran	l,label	/labels/
!_TAG_KIND_DESCRIPTION!Fortran	m,module	/modules/
!_TAG_KIND_DESCRIPTION!Fortran	n,namelist	/namelists/
!_TAG_KIND_DESCRIPTION!Fortran	p,program	/programs/
!_TAG_KIND_DESCRIPTION!Fortran	s,subroutine	/subroutines/
!_TAG_KIND_DESCRIPTION!Fortran	t,type	/derived types and structures/
!_TAG_KIND_DESCRIPTION!Fortran	v,variable	/program (global) and module variables/
!_TAG_KIND_DESCRIPTION!SystemVerilog	A,assert	/assertions (assert, assume, cover, restrict)/
!_TAG_KIND_DESCRIPTION!SystemVerilog	C,class	/classes/
!_TAG_KIND_DESCRIPTION!SystemVerilog	E,enum	/enumerators/
!_TAG_KIND_DESCRIPTION!SystemVerilog	H,checker	/checkers/
!_TAG_KIND_DESCRIPTION!SystemVerilog	I,interface	/interfaces/
!_TAG_KIND_DESCRIPTION!SystemVerilog	K,package	/packages/
!_TAG_KIND_DESCRIPTION!SystemVerilog	L,clocking	/clocking/
!_TAG_KIND_DESCRIPTION!SystemVerilog	M,modport	/modports/
!_TAG_KIND_DESCRIPTION!SystemVerilog	N,nettype	/nettype declarations/
!_TAG_KIND_DESCRIPTION!SystemVerilog	O,constraint	/constraints/
!_TAG_KIND_DESCRIPTION!SystemVerilog	P,program	/programs/
!_TAG_KIND_DESCRIPTION!SystemVerilog	R,property	/properties/
!_TAG_KIND_DESCRIPTION!SystemVerilog	S,struct	/structs and unions/
!_TAG_KIND_DESCRIPTION!SystemVerilog	T,typedef	/type declarations/
!_TAG_KIND_DESCRIPTION!SystemVerilog	V,covergroup	/covergroups/
!_TAG_KIND_DESCRIPTION!SystemVerilog	b,block	/blocks (begin, fork)/
!_TAG_KIND_DESCRIPTION!SystemVerilog	c,constant	/constants (parameter, specparam, enum values)/
!_TAG_KIND_DESCRIPTION!SystemVerilog	d,define	/text macros/
!_TAG_KIND_DESCRIPTION!SystemVerilog	e,event	/events/
!_TAG_KIND_DESCRIPTION!SystemVerilog	f,function	/functions/
!_TAG_KIND_DESCRIPTION!SystemVerilog	i,instance	/instances of module or interface/
!_TAG_KIND_DESCRIPTION!SystemVerilog	l,ifclass	/interface class/
!_TAG_KIND_DESCRIPTION!SystemVerilog	m,module	/modules/
!_TAG_KIND_DESCRIPTION!SystemVerilog	n,net	/net data types/
!_TAG_KIND_DESCRIPTION!SystemVerilog	p,port	/ports/
!_TAG_KIND_DESCRIPTION!SystemVerilog	q,sequence	/sequences/
!_TAG_KIND_DESCRIPTION!SystemVerilog	r,register	/variable data types/
!_TAG_KIND_DESCRIPTION!SystemVerilog	t,task	/tasks/
!_TAG_KIND_DESCRIPTION!SystemVerilog	w,member	/struct and union members/
!_TAG_KIND_DESCRIPTION!Verilog	b,block	/blocks (begin, fork)/
!_TAG_KIND_DESCRIPTION!Verilog	c,constant	/constants (parameter, specparam)/
!_TAG_KIND_DESCRIPTION!Verilog	d,define	/text macros/
!_TAG_KIND_DESCRIPTION!Verilog	e,event	/events/
!_TAG_KIND_DESCRIPTION!Verilog	f,function	/functions/
!_TAG_KIND_DESCRIPTION!Verilog	i,instance	/instances of module/
!_TAG_KIND_DESCRIPTION!Verilog	m,module	/modules/
!_TAG_KIND_DESCRIPTION!Verilog	n,net	/net data types/
!_TAG_KIND_DESCRIPTION!Verilog	p,port	/ports/
!_TAG_KIND_DESCRIPTION!Verilog	r,register	/variable data types/
!_TAG_KIND_DESCRIPTION!Verilog	t,task	/tasks/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	0.0	/current.age/
!_TAG_PARSER_VERSION!C++	1.1	/current.age/
!_TAG_PARSER_VERSION!Fortran	1.1	/current.age/
!_TAG_PARSER_VERSION!SystemVerilog	1.1	/current.age/
!_TAG_PARSER_VERSION!Verilog	1.1	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/u/risheek/SystemVerilog/my_lab/DMA_CNTRLR/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.1.0	/p6.1.20240922.0/
!_TAG_ROLE_DESCRIPTION!C++!header	exported	/exported with "exported imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!header	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C++!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C++!macro	undef	/undefined/
!_TAG_ROLE_DESCRIPTION!C++!module	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!module	partOwner	/used for specifying a partition/
!_TAG_ROLE_DESCRIPTION!C++!partition	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!SystemVerilog!module	decl	/declaring instances/
!_TAG_ROLE_DESCRIPTION!Verilog!module	decl	/declaring instances/
AADDR	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output [32-1:0]     AADDR;$/;"	p	module:dma_axi64_core0_axim_cmd
AADDR	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [32-1:0]           AADDR;$/;"	r	module:dma_axi64_core0_axim_cmd
AADDR_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire [32-1:0]       AADDR_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
AID	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output [`CMD_BITS-1:0]     AID;$/;"	p	module:dma_axi64_core0_axim_cmd
AID	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [`CMD_BITS-1:0]           AID;$/;"	r	module:dma_axi64_core0_axim_cmd
AID	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input [`CMD_BITS-1:0]      AID;$/;"	p	module:dma_axi64_core0_axim_resp
AID_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire [`CMD_BITS-1:0]       AID_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
AID_reg	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [`CMD_BITS-1:0]           AID_reg;$/;"	r	module:dma_axi64_core0_axim_cmd
AJOINT	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               AJOINT;$/;"	p	module:dma_axi64_core0_axim_cmd
AJOINT	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg                   AJOINT;$/;"	r	module:dma_axi64_core0_axim_cmd
AJOINT	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               AJOINT;$/;"	p	module:dma_axi64_core0_axim_wdata
AJOINT	dma_axi64/dma_axi64_core0_axim_wr.v	/^   wire               AJOINT;$/;"	n	module:dma_axi64_core0_axim_wr
ALEN	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output [`LEN_BITS-1:0]     ALEN;$/;"	p	module:dma_axi64_core0_axim_cmd
ALEN	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [`LEN_BITS-1:0]           ALEN;$/;"	r	module:dma_axi64_core0_axim_cmd
ALEN_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire [`LEN_BITS-1:0]       ALEN_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
APORT	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               APORT;$/;"	p	module:dma_axi64_core0_axim_cmd
APORT	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg                   APORT;$/;"	r	module:dma_axi64_core0_axim_cmd
ARADDR	dma_axi64/dma_axi64_core0.v	/^   output [31:0]             ARADDR;$/;"	p	module:dma_axi64_core0
ARADDR	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [32-1:0]     ARADDR;$/;"	p	module:dma_axi64_core0_axim_rd
ARADDR	dma_axi64/dma_axi64_core0_top.v	/^   output [31:0]            ARADDR;$/;"	p	module:dma_axi64_core0_top
ARADDR0	dma_axi64/dma_axi64.v	/^  output [32-1:0]             ARADDR0;$/;"	p	module:dma_axi64
ARADDR0	verif/TOP/dma_ctrl_assertion.sv	/^  input [32-1:0]             ARADDR0;$/;"	p	module:dma_ctrl_assertion
AREADY	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               AREADY;$/;"	p	module:dma_axi64_core0_axim_cmd
AREADY	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input               AREADY;$/;"	p	module:dma_axi64_core0_axim_resp
ARID	dma_axi64/dma_axi64_core0_axim_rd.v	/^   wire [`CMD_BITS-1:0]       ARID;$/;"	n	module:dma_axi64_core0_axim_rd
ARID	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input [`CMD_BITS-1:0]      ARID;$/;"	p	module:dma_axi64_core0_axim_rdata
ARID0	dma_axi64/dma_axi64.v	/^  output [`ID_BITS-1:0]               ARID0;$/;"	p	module:dma_axi64
ARID0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`ID_BITS-1:0]               ARID0;$/;"	p	module:dma_ctrl_assertion
ARLEN	dma_axi64/dma_axi64_core0.v	/^   output [`LEN_BITS-1:0]    ARLEN;$/;"	p	module:dma_axi64_core0
ARLEN	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [`LEN_BITS-1:0]     ARLEN;$/;"	p	module:dma_axi64_core0_axim_rd
ARLEN	dma_axi64/dma_axi64_core0_top.v	/^   output [`LEN_BITS-1:0]   ARLEN;$/;"	p	module:dma_axi64_core0_top
ARLEN0	dma_axi64/dma_axi64.v	/^  output [`LEN_BITS-1:0]              ARLEN0;$/;"	p	module:dma_axi64
ARLEN0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`LEN_BITS-1:0]              ARLEN0;$/;"	p	module:dma_ctrl_assertion
ARPORT	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               ARPORT;$/;"	p	module:dma_axi64_core0_axim_rd
ARREADY	dma_axi64/dma_axi64_core0.v	/^   input                     ARREADY;$/;"	p	module:dma_axi64_core0
ARREADY	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               ARREADY;$/;"	p	module:dma_axi64_core0_axim_rd
ARREADY	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               ARREADY;$/;"	p	module:dma_axi64_core0_axim_rdata
ARREADY	dma_axi64/dma_axi64_core0_top.v	/^   input                    ARREADY;$/;"	p	module:dma_axi64_core0_top
ARREADY0	dma_axi64/dma_axi64.v	/^  input                               ARREADY0;$/;"	p	module:dma_axi64
ARREADY0	verif/TOP/dma_ctrl_assertion.sv	/^  input                               ARREADY0;$/;"	p	module:dma_ctrl_assertion
ARSIZE	dma_axi64/dma_axi64_core0.v	/^   output [`SIZE_BITS-1:0]                       ARSIZE;$/;"	p	module:dma_axi64_core0
ARSIZE	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [1:0]           ARSIZE;$/;"	p	module:dma_axi64_core0_axim_rd
ARSIZE	dma_axi64/dma_axi64_core0_top.v	/^   output [`SIZE_BITS-1:0]                      ARSIZE;$/;"	p	module:dma_axi64_core0_top
ARSIZE0	dma_axi64/dma_axi64.v	/^  output [`SIZE_BITS-1:0]      ARSIZE0;$/;"	p	module:dma_axi64
ARSIZE0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`SIZE_BITS-1:0]      ARSIZE0;$/;"	p	module:dma_ctrl_assertion
ARVALID	dma_axi64/dma_axi64_core0.v	/^   output                    ARVALID;$/;"	p	module:dma_axi64_core0
ARVALID	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               ARVALID;$/;"	p	module:dma_axi64_core0_axim_rd
ARVALID	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               ARVALID;$/;"	p	module:dma_axi64_core0_axim_rdata
ARVALID	dma_axi64/dma_axi64_core0_top.v	/^   output                   ARVALID;$/;"	p	module:dma_axi64_core0_top
ARVALID0	dma_axi64/dma_axi64.v	/^  output                              ARVALID0;$/;"	p	module:dma_axi64
ARVALID0	verif/TOP/dma_ctrl_assertion.sv	/^  input                              ARVALID0;$/;"	p	module:dma_ctrl_assertion
AR_HANDSHAKE_P	verif/TOP/dma_ctrl_assertion.sv	/^  AR_HANDSHAKE_P:     assert property(ar_handshake_p);$/;"	A	module:dma_ctrl_assertion
ASIZE	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output [1:0]           ASIZE;$/;"	p	module:dma_axi64_core0_axim_cmd
ASIZE	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [1:0]               ASIZE;$/;"	r	module:dma_axi64_core0_axim_cmd
ASIZE_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire [1:0]               ASIZE_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
AVALID	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               AVALID;$/;"	p	module:dma_axi64_core0_axim_cmd
AVALID	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input               AVALID;$/;"	p	module:dma_axi64_core0_axim_resp
AVALID_reg	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg                   AVALID_reg;$/;"	r	module:dma_axi64_core0_axim_cmd
AWADDR	dma_axi64/dma_axi64_core0.v	/^   output [31:0]             AWADDR;$/;"	p	module:dma_axi64_core0
AWADDR	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input [32-1:0]      AWADDR;$/;"	p	module:dma_axi64_core0_axim_wdata
AWADDR	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [32-1:0]     AWADDR;$/;"	p	module:dma_axi64_core0_axim_wr
AWADDR	dma_axi64/dma_axi64_core0_top.v	/^   output [31:0]            AWADDR;$/;"	p	module:dma_axi64_core0_top
AWADDR0	dma_axi64/dma_axi64.v	/^  output [32-1:0]             AWADDR0;$/;"	p	module:dma_axi64
AWADDR0	verif/TOP/dma_ctrl_assertion.sv	/^  input [32-1:0]             AWADDR0;$/;"	p	module:dma_ctrl_assertion
AWID	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input [`CMD_BITS-1:0]       AWID;$/;"	p	module:dma_axi64_core0_axim_wdata
AWID	dma_axi64/dma_axi64_core0_axim_wr.v	/^   wire [`CMD_BITS-1:0]       AWID;$/;"	n	module:dma_axi64_core0_axim_wr
AWID0	dma_axi64/dma_axi64.v	/^  output [`ID_BITS-1:0]               AWID0;$/;"	p	module:dma_axi64
AWID0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`ID_BITS-1:0]               AWID0;$/;"	p	module:dma_ctrl_assertion
AWLEN	dma_axi64/dma_axi64_core0.v	/^   output [`LEN_BITS-1:0]    AWLEN;$/;"	p	module:dma_axi64_core0
AWLEN	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input [`LEN_BITS-1:0]      AWLEN;$/;"	p	module:dma_axi64_core0_axim_wdata
AWLEN	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [`LEN_BITS-1:0]     AWLEN;$/;"	p	module:dma_axi64_core0_axim_wr
AWLEN	dma_axi64/dma_axi64_core0_top.v	/^   output [`LEN_BITS-1:0]   AWLEN;$/;"	p	module:dma_axi64_core0_top
AWLEN0	dma_axi64/dma_axi64.v	/^  output [`LEN_BITS-1:0]              AWLEN0;$/;"	p	module:dma_axi64
AWLEN0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`LEN_BITS-1:0]              AWLEN0;$/;"	p	module:dma_ctrl_assertion
AWPORT	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               AWPORT;$/;"	p	module:dma_axi64_core0_axim_wr
AWREADY	dma_axi64/dma_axi64_core0.v	/^   input                     AWREADY;$/;"	p	module:dma_axi64_core0
AWREADY	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               AWREADY;$/;"	p	module:dma_axi64_core0_axim_wdata
AWREADY	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               AWREADY;$/;"	p	module:dma_axi64_core0_axim_wr
AWREADY	dma_axi64/dma_axi64_core0_top.v	/^   input                    AWREADY;$/;"	p	module:dma_axi64_core0_top
AWREADY0	dma_axi64/dma_axi64.v	/^  input                               AWREADY0;$/;"	p	module:dma_axi64
AWREADY0	verif/TOP/dma_ctrl_assertion.sv	/^  input                               AWREADY0;$/;"	p	module:dma_ctrl_assertion
AWSIZE	dma_axi64/dma_axi64_core0.v	/^   output [`SIZE_BITS-1:0]                       AWSIZE;$/;"	p	module:dma_axi64_core0
AWSIZE	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input [1:0]               AWSIZE;$/;"	p	module:dma_axi64_core0_axim_wdata
AWSIZE	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [1:0]           AWSIZE;$/;"	p	module:dma_axi64_core0_axim_wr
AWSIZE	dma_axi64/dma_axi64_core0_top.v	/^   output [`SIZE_BITS-1:0]                      AWSIZE;$/;"	p	module:dma_axi64_core0_top
AWSIZE0	dma_axi64/dma_axi64.v	/^  output [`SIZE_BITS-1:0]      AWSIZE0;$/;"	p	module:dma_axi64
AWSIZE0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`SIZE_BITS-1:0]      AWSIZE0;$/;"	p	module:dma_ctrl_assertion
AWVALID	dma_axi64/dma_axi64_core0.v	/^   output                    AWVALID;$/;"	p	module:dma_axi64_core0
AWVALID	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               AWVALID;$/;"	p	module:dma_axi64_core0_axim_cmd
AWVALID	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               AWVALID;$/;"	p	module:dma_axi64_core0_axim_rd
AWVALID	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               AWVALID;$/;"	p	module:dma_axi64_core0_axim_wdata
AWVALID	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               AWVALID;$/;"	p	module:dma_axi64_core0_axim_wr
AWVALID	dma_axi64/dma_axi64_core0_top.v	/^   output                   AWVALID;$/;"	p	module:dma_axi64_core0_top
AWVALID0	dma_axi64/dma_axi64.v	/^  output                              AWVALID0;$/;"	p	module:dma_axi64
AWVALID0	verif/TOP/dma_ctrl_assertion.sv	/^  input                              AWVALID0;$/;"	p	module:dma_ctrl_assertion
AW_CH_HANDSHAKE_P	verif/TOP/dma_ctrl_assertion.sv	/^  AW_CH_HANDSHAKE_P:  assert property(aw_ch_handshake_p);$/;"	A	module:dma_ctrl_assertion
AXI_3	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   parameter                  AXI_3 = 0 ? 2 : 3;$/;"	c	module:dma_axi64_core0_axim_cmd
AXI_WORD_SIZE	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   parameter                  AXI_WORD_SIZE = 0 ? 2'b10 : 2'b11;$/;"	c	module:dma_axi64_core0_axim_cmd
BID	dma_axi64/dma_axi64_core0_axim_wr.v	/^   wire [`CMD_BITS-1:0]       BID;$/;"	n	module:dma_axi64_core0_axim_wr
BID0	dma_axi64/dma_axi64.v	/^  input [`ID_BITS-1:0]                BID0;$/;"	p	module:dma_axi64
BID0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`ID_BITS-1:0]                BID0;$/;"	p	module:dma_ctrl_assertion
BREADY	dma_axi64/dma_axi64_core0.v	/^   output                    BREADY;$/;"	p	module:dma_axi64_core0
BREADY	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               BREADY;$/;"	p	module:dma_axi64_core0_axim_wr
BREADY	dma_axi64/dma_axi64_core0_top.v	/^   output                   BREADY;$/;"	p	module:dma_axi64_core0_top
BREADY0	dma_axi64/dma_axi64.v	/^  output                              BREADY0;$/;"	p	module:dma_axi64
BREADY0	verif/TOP/dma_ctrl_assertion.sv	/^  input                              BREADY0;$/;"	p	module:dma_ctrl_assertion
BRESP	dma_axi64/dma_axi64_core0.v	/^   input [1:0]               BRESP;$/;"	p	module:dma_axi64_core0
BRESP	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input [1:0]               BRESP;$/;"	p	module:dma_axi64_core0_axim_wr
BRESP	dma_axi64/dma_axi64_core0_top.v	/^   input [1:0]              BRESP;$/;"	p	module:dma_axi64_core0_top
BRESP0	dma_axi64/dma_axi64.v	/^  input [1:0]                         BRESP0;$/;"	p	module:dma_axi64
BRESP0	verif/TOP/dma_ctrl_assertion.sv	/^  input [1:0]                         BRESP0;$/;"	p	module:dma_ctrl_assertion
BRESP_P	verif/TOP/dma_ctrl_assertion.sv	/^  BRESP_P:            assert property(bresp_p);$/;"	A	module:dma_ctrl_assertion
BRESP_d	dma_axi64/dma_axi64_core0_axim_wr.v	/^   reg [1:0]               BRESP_d;$/;"	r	module:dma_axi64_core0_axim_wr
BSEL	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   input [8-1:0]      BSEL;$/;"	p	module:dma_axi64_core0_ch_fifo
BURST_REQ	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            BURST_REQ   = 3'd5;$/;"	c	module:dma_axi64_core0_ch_calc_joint
BVALID	dma_axi64/dma_axi64_core0.v	/^   input                     BVALID;$/;"	p	module:dma_axi64_core0
BVALID	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               BVALID;$/;"	p	module:dma_axi64_core0_axim_wr
BVALID	dma_axi64/dma_axi64_core0_top.v	/^   input                    BVALID;$/;"	p	module:dma_axi64_core0_top
BVALID0	dma_axi64/dma_axi64.v	/^  input                               BVALID0;$/;"	p	module:dma_axi64
BVALID0	verif/TOP/dma_ctrl_assertion.sv	/^  input                               BVALID0;$/;"	p	module:dma_ctrl_assertion
BVALID_d	dma_axi64/dma_axi64_core0_axim_wr.v	/^   wire               BVALID_d;$/;"	n	module:dma_axi64_core0_axim_wr
B_HANDSHAKE_P	verif/TOP/dma_ctrl_assertion.sv	/^  B_HANDSHAKE_P:      assert property(b_handshake_p);$/;"	A	module:dma_ctrl_assertion
BitSEL	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   wire [64-1:0]       BitSEL;$/;"	n	module:dma_axi64_core0_ch_fifo
CH0	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH0 = 0;$/;"	c	module:dma_axi64_core0_channels
CH1	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH1 = 1;$/;"	c	module:dma_axi64_core0_channels
CH2	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH2 = 2;$/;"	c	module:dma_axi64_core0_channels
CH3	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH3 = 3;$/;"	c	module:dma_axi64_core0_channels
CH4	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH4 = 4;$/;"	c	module:dma_axi64_core0_channels
CH5	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH5 = 5;$/;"	c	module:dma_axi64_core0_channels
CH6	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH6 = 6;$/;"	c	module:dma_axi64_core0_channels
CH7	dma_axi64/dma_axi64_core0_channels.v	/^   parameter              CH7 = 7;$/;"	c	module:dma_axi64_core0_channels
CH_ACTIVE	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CH_ACTIVE      = 8'h48;$/;"	c
CH_CMD_COUNTER	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CH_CMD_COUNTER = 8'h50;$/;"	c
CH_ENABLE	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CH_ENABLE      = 8'h40;$/;"	c
CH_LAST	dma_axi64/dma_axi64_core0_arbiter.v	/^   parameter                CH_LAST       = 1-1;$/;"	c	module:dma_axi64_core0_arbiter
CH_NUM	dma_axi64/prgen_scatter8_1.v	/^   parameter                  CH_NUM     = 0;$/;"	c	module:prgen_scatter8_1
CH_START	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CH_START       = 8'h44;$/;"	c
CLK	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   input                      CLK;$/;"	p	module:dma_axi64_core0_ch_fifo
CMD	dma_axi64/dma_axi64_core0_ctrl.v	/^   parameter             CMD         = 3'd1;$/;"	c	module:dma_axi64_core0_ctrl
CMD	verif/AXI/axi_tx.sv	/^  CMD$/;"	c	typedef:wr_rd_t
CMD_BITS	dma_axi64/dma_axi64_defines.v	/^`define CMD_BITS       7$/;"	d
CMD_CNT_BITS	dma_axi64/dma_axi64_defines.v	/^`define CMD_CNT_BITS   12$/;"	d
CMD_DEPTH	dma_axi64/dma_axi64_core0_axim_resp.v	/^   parameter                  CMD_DEPTH = 8;$/;"	c	module:dma_axi64_core0_axim_resp
CMD_LINE0	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CMD_LINE0      = 8'h00;$/;"	c
CMD_LINE1	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CMD_LINE1      = 8'h04;$/;"	c
CMD_LINE2	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CMD_LINE2      = 8'h08;$/;"	c
CMD_LINE3	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CMD_LINE3      = 8'h0C;$/;"	c
CMD_OUTS	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              CMD_OUTS       = 8'h3C;$/;"	c
CMD_SIZE	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   parameter            CMD_SIZE       = 16; \/\/4*32 bit$/;"	c	module:dma_axi64_core0_ch_calc_size
CORE0_CLKDIV	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE0_CLKDIV     = 8'h40;$/;"	c
CORE0_JOINT	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE0_JOINT      = 8'h30;$/;"	c
CORE0_PRIO	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE0_PRIO       = 8'h38;$/;"	c
CORE0_START	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE0_START      = 8'h48;$/;"	c
CORE1_CLKDIV	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE1_CLKDIV     = 8'h44;$/;"	c
CORE1_JOINT	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE1_JOINT      = 8'h34;$/;"	c
CORE1_PRIO	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE1_PRIO       = 8'h3C;$/;"	c
CORE1_START	dma_axi64/dma_axi64_reg_params.v	/^   parameter              CORE1_START      = 8'h4C;$/;"	c
CROSS	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            CROSS       = 3'd4;$/;"	c	module:dma_axi64_core0_ch_calc_joint
DATA_SHIFT	dma_axi64/dma_axi64_core0_ch_reg.v	/^   parameter              DATA_SHIFT    = 0 ? 32 : 0;$/;"	c	module:dma_axi64_core0_ch_reg
DELAY	dma_axi64/prgen_delay.v	/^   parameter               DELAY = 2;$/;"	c	module:prgen_delay
DELAY_BITS	dma_axi64/dma_axi64_defines.v	/^`define DELAY_BITS     3$/;"	d
DEPTH	dma_axi64/prgen_fifo.v	/^   parameter               DEPTH      = SINGLE ? 1 : DEPTH_FULL -1;$/;"	c	module:prgen_fifo
DEPTH	dma_axi64/prgen_stall.v	/^   parameter                  DEPTH   = 1;$/;"	c	module:prgen_stall
DEPTH_BITS	dma_axi64/prgen_fifo.v	/^   parameter               DEPTH_BITS = $/;"	c	module:prgen_fifo
DEPTH_FULL	dma_axi64/prgen_fifo.v	/^   parameter                  DEPTH_FULL = 8;$/;"	c	module:prgen_fifo
DIN	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   input [64-1:0]      DIN;$/;"	p	module:dma_axi64_core0_ch_fifo
DIN_BitSEL	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   wire [64-1:0]       DIN_BitSEL;$/;"	n	module:dma_axi64_core0_ch_fifo
DOUT	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   output [64-1:0]     DOUT;$/;"	p	module:dma_axi64_core0_ch_fifo
DOUT	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   reg [64-1:0]           DOUT;$/;"	r	module:dma_axi64_core0_ch_fifo
DOUT	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [64-1:0]       DOUT;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
FIFO_BSEL	dma_axi64/dma_axi64_core0.v	/^   wire [8-1:0]      FIFO_BSEL;$/;"	n	module:dma_axi64_core0
FIFO_DIN	dma_axi64/dma_axi64_core0.v	/^   wire [64-1:0]      FIFO_DIN;$/;"	n	module:dma_axi64_core0
FIFO_DOUT	dma_axi64/dma_axi64_core0.v	/^   wire [64-1:0]      FIFO_DOUT;$/;"	n	module:dma_axi64_core0
FIFO_FULLNESS	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              FIFO_FULLNESS  = 8'h38;$/;"	c
FIFO_RD	dma_axi64/dma_axi64_core0.v	/^   wire              FIFO_RD;$/;"	n	module:dma_axi64_core0
FIFO_RD_ADDR	dma_axi64/dma_axi64_core0.v	/^   wire [3+5-3-1:0]  FIFO_RD_ADDR;$/;"	n	module:dma_axi64_core0
FIFO_WR	dma_axi64/dma_axi64_core0.v	/^   wire              FIFO_WR;$/;"	n	module:dma_axi64_core0
FIFO_WR_ADDR	dma_axi64/dma_axi64_core0.v	/^   wire [3+5-3-1:0]  FIFO_WR_ADDR;$/;"	n	module:dma_axi64_core0
FLUSH	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            FLUSH       = 3'd7;$/;"	c	module:dma_axi64_core0_ch_calc_joint
FRAME_BITS	dma_axi64/dma_axi64_defines.v	/^`define FRAME_BITS     12$/;"	d
HALF_BYTES	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   parameter              HALF_BYTES    = 32\/2;$/;"	c	module:dma_axi64_core0_ch_reg_size
HIGH	verif/TOP/dma_common.sv	/^    HIGH$/;"	c	typedef:dma_common.level
HOLD	dma_axi64/prgen_joint_stall.v	/^   input               HOLD;$/;"	p	module:prgen_joint_stall
ID	dma_axi64/dma_axi64_core0_axim_resp.v	/^   output [`CMD_BITS-1:0]     ID;$/;"	p	module:dma_axi64_core0_axim_resp
ID	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire [`CMD_BITS-1:0]       ID;$/;"	n	module:dma_axi64_core0_axim_resp
ID	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   input [`CMD_BITS-1:0]      ID;$/;"	p	module:dma_axi64_core0_axim_timeout
IDLE	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            IDLE        = 3'd0;$/;"	c	module:dma_axi64_core0_ch_calc_joint
IDLE	dma_axi64/dma_axi64_core0_ctrl.v	/^   parameter                IDLE        = 3'd0;$/;"	c	module:dma_axi64_core0_ctrl
IDLE	dma_axi64/dma_axi64_reg_params.v	/^   parameter              IDLE             = 8'hD0;$/;"	c
ID_BITS	dma_axi64/dma_axi64_defines.v	/^`define ID_BITS        1$/;"	d
ID_END_LINE	dma_axi64/dma_axi64_defines.v	/^`define ID_END_LINE    6$/;"	d
ID_LAST	dma_axi64/dma_axi64_defines.v	/^`define ID_LAST        3$/;"	d
INT	dma_axi64/dma_axi64.v	/^  output [1-1:0]                INT;$/;"	p	module:dma_axi64
INT	dma_axi64/dma_axi64_dual_core.v	/^   output [1-1:0]                  INT;$/;"	p	module:dma_axi64_dual_core
INT	verif/APB/apb_inf.sv	/^  bit [1-1:0]                INT;$/;"	r	interface:apb_inf
INT	verif/TOP/dma_ctrl_assertion.sv	/^  input [1-1:0]                INT;$/;"	p	module:dma_ctrl_assertion
INT_CLEAR	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter               INT_CLEAR      = 8'hA4;$/;"	c
INT_CNT_BITS	dma_axi64/dma_axi64_defines.v	/^`define INT_CNT_BITS   4$/;"	d
INT_ENABLE	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter               INT_ENABLE     = 8'hA8;$/;"	c
INT_NUM	dma_axi64/dma_axi64_core0_ch_reg.v	/^  parameter     INT_NUM = 13; $/;"	c	module:dma_axi64_core0_ch_reg
INT_RAWSTAT	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter               INT_RAWSTAT    = 8'hA0;$/;"	c
INT_STATUS	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter               INT_STATUS     = 8'hAC;$/;"	c
LARGE_FIFO	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   parameter              LARGE_FIFO    = 32 > MAX_BURST;$/;"	c	module:dma_axi64_core0_ch_reg_size
LAST	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input               LAST;$/;"	p	module:dma_axi64_core0_axim_resp
LAST_LINE	dma_axi64/prgen_fifo.v	/^   parameter               LAST_LINE  = DEPTH-1;$/;"	c	module:prgen_fifo
LEN_BITS	dma_axi64/dma_axi64_defines.v	/^`define LEN_BITS       4$/;"	d
LOW	verif/TOP/dma_common.sv	/^    LOW,$/;"	c	typedef:dma_common.level
M0_ARADDR	dma_axi64/dma_axi64.v	/^  wire [32-1:0]           M0_ARADDR;$/;"	n	module:dma_axi64
M0_ARADDR	dma_axi64/dma_axi64_dual_core.v	/^   output [32-1:0]           M0_ARADDR;$/;"	p	module:dma_axi64_dual_core
M0_ARID	dma_axi64/dma_axi64.v	/^  wire [`ID_BITS-1:0]                  M0_ARID;$/;"	n	module:dma_axi64
M0_ARID	dma_axi64/dma_axi64_dual_core.v	/^   output [`ID_BITS-1:0]                  M0_ARID;$/;"	p	module:dma_axi64_dual_core
M0_ARLEN	dma_axi64/dma_axi64.v	/^  wire [`LEN_BITS-1:0]                 M0_ARLEN;$/;"	n	module:dma_axi64
M0_ARLEN	dma_axi64/dma_axi64_dual_core.v	/^   output [`LEN_BITS-1:0]                 M0_ARLEN;$/;"	p	module:dma_axi64_dual_core
M0_ARREADY	dma_axi64/dma_axi64.v	/^  wire                                 M0_ARREADY;$/;"	n	module:dma_axi64
M0_ARREADY	dma_axi64/dma_axi64_dual_core.v	/^   input                                  M0_ARREADY;$/;"	p	module:dma_axi64_dual_core
M0_ARSIZE	dma_axi64/dma_axi64.v	/^  wire [`SIZE_BITS-1:0]         M0_ARSIZE;$/;"	n	module:dma_axi64
M0_ARSIZE	dma_axi64/dma_axi64_dual_core.v	/^   output [`SIZE_BITS-1:0]         M0_ARSIZE;$/;"	p	module:dma_axi64_dual_core
M0_ARVALID	dma_axi64/dma_axi64.v	/^  wire                                 M0_ARVALID;$/;"	n	module:dma_axi64
M0_ARVALID	dma_axi64/dma_axi64_dual_core.v	/^   output                                 M0_ARVALID;$/;"	p	module:dma_axi64_dual_core
M0_AWADDR	dma_axi64/dma_axi64.v	/^  wire [32-1:0]           M0_AWADDR;$/;"	n	module:dma_axi64
M0_AWADDR	dma_axi64/dma_axi64_dual_core.v	/^   output [32-1:0]           M0_AWADDR;$/;"	p	module:dma_axi64_dual_core
M0_AWID	dma_axi64/dma_axi64.v	/^  wire [`ID_BITS-1:0]                  M0_AWID;$/;"	n	module:dma_axi64
M0_AWID	dma_axi64/dma_axi64_dual_core.v	/^   output [`ID_BITS-1:0]                  M0_AWID;$/;"	p	module:dma_axi64_dual_core
M0_AWLEN	dma_axi64/dma_axi64.v	/^  wire [`LEN_BITS-1:0]                 M0_AWLEN;$/;"	n	module:dma_axi64
M0_AWLEN	dma_axi64/dma_axi64_dual_core.v	/^   output [`LEN_BITS-1:0]                 M0_AWLEN;$/;"	p	module:dma_axi64_dual_core
M0_AWREADY	dma_axi64/dma_axi64.v	/^  wire                                 M0_AWREADY;$/;"	n	module:dma_axi64
M0_AWREADY	dma_axi64/dma_axi64_dual_core.v	/^   input                                  M0_AWREADY;$/;"	p	module:dma_axi64_dual_core
M0_AWSIZE	dma_axi64/dma_axi64.v	/^  wire [`SIZE_BITS-1:0]         M0_AWSIZE;$/;"	n	module:dma_axi64
M0_AWSIZE	dma_axi64/dma_axi64_dual_core.v	/^   output [`SIZE_BITS-1:0]         M0_AWSIZE;$/;"	p	module:dma_axi64_dual_core
M0_AWVALID	dma_axi64/dma_axi64.v	/^  wire                                 M0_AWVALID;$/;"	n	module:dma_axi64
M0_AWVALID	dma_axi64/dma_axi64_dual_core.v	/^   output                                 M0_AWVALID;$/;"	p	module:dma_axi64_dual_core
M0_BID	dma_axi64/dma_axi64.v	/^  wire [`ID_BITS-1:0]                  M0_BID;$/;"	n	module:dma_axi64
M0_BID	dma_axi64/dma_axi64_dual_core.v	/^   input [`ID_BITS-1:0]                   M0_BID;$/;"	p	module:dma_axi64_dual_core
M0_BREADY	dma_axi64/dma_axi64.v	/^  wire                                 M0_BREADY;$/;"	n	module:dma_axi64
M0_BREADY	dma_axi64/dma_axi64_dual_core.v	/^   output                                 M0_BREADY;$/;"	p	module:dma_axi64_dual_core
M0_BRESP	dma_axi64/dma_axi64.v	/^  wire [1:0]                           M0_BRESP;$/;"	n	module:dma_axi64
M0_BRESP	dma_axi64/dma_axi64_dual_core.v	/^   input [1:0]                            M0_BRESP;$/;"	p	module:dma_axi64_dual_core
M0_BVALID	dma_axi64/dma_axi64.v	/^  wire                                 M0_BVALID;$/;"	n	module:dma_axi64
M0_BVALID	dma_axi64/dma_axi64_dual_core.v	/^   input                                  M0_BVALID;$/;"	p	module:dma_axi64_dual_core
M0_RDATA	dma_axi64/dma_axi64.v	/^  wire [64-1:0]           M0_RDATA;$/;"	n	module:dma_axi64
M0_RDATA	dma_axi64/dma_axi64_dual_core.v	/^   input [64-1:0]            M0_RDATA;$/;"	p	module:dma_axi64_dual_core
M0_RID	dma_axi64/dma_axi64.v	/^  wire [`ID_BITS-1:0]                  M0_RID;$/;"	n	module:dma_axi64
M0_RID	dma_axi64/dma_axi64_dual_core.v	/^   input [`ID_BITS-1:0]                   M0_RID;$/;"	p	module:dma_axi64_dual_core
M0_RLAST	dma_axi64/dma_axi64.v	/^  wire                                 M0_RLAST;$/;"	n	module:dma_axi64
M0_RLAST	dma_axi64/dma_axi64_dual_core.v	/^   input                                  M0_RLAST;$/;"	p	module:dma_axi64_dual_core
M0_RREADY	dma_axi64/dma_axi64.v	/^  wire                                 M0_RREADY;$/;"	n	module:dma_axi64
M0_RREADY	dma_axi64/dma_axi64_dual_core.v	/^   output                                 M0_RREADY;$/;"	p	module:dma_axi64_dual_core
M0_RRESP	dma_axi64/dma_axi64.v	/^  wire [1:0]                           M0_RRESP;$/;"	n	module:dma_axi64
M0_RRESP	dma_axi64/dma_axi64_dual_core.v	/^   input [1:0]                            M0_RRESP;$/;"	p	module:dma_axi64_dual_core
M0_RVALID	dma_axi64/dma_axi64.v	/^  wire                                 M0_RVALID;$/;"	n	module:dma_axi64
M0_RVALID	dma_axi64/dma_axi64_dual_core.v	/^   input                                  M0_RVALID;$/;"	p	module:dma_axi64_dual_core
M0_WDATA	dma_axi64/dma_axi64.v	/^  wire [64-1:0]           M0_WDATA;$/;"	n	module:dma_axi64
M0_WDATA	dma_axi64/dma_axi64_dual_core.v	/^   output [64-1:0]           M0_WDATA;$/;"	p	module:dma_axi64_dual_core
M0_WID	dma_axi64/dma_axi64.v	/^  wire [`ID_BITS-1:0]                  M0_WID;$/;"	n	module:dma_axi64
M0_WID	dma_axi64/dma_axi64_dual_core.v	/^   output [`ID_BITS-1:0]                  M0_WID;$/;"	p	module:dma_axi64_dual_core
M0_WLAST	dma_axi64/dma_axi64.v	/^  wire                                 M0_WLAST;$/;"	n	module:dma_axi64
M0_WLAST	dma_axi64/dma_axi64_dual_core.v	/^   output                                 M0_WLAST;$/;"	p	module:dma_axi64_dual_core
M0_WREADY	dma_axi64/dma_axi64.v	/^  wire                                 M0_WREADY;$/;"	n	module:dma_axi64
M0_WREADY	dma_axi64/dma_axi64_dual_core.v	/^   input                                  M0_WREADY;$/;"	p	module:dma_axi64_dual_core
M0_WSTRB	dma_axi64/dma_axi64.v	/^  wire [64\/8-1:0]         M0_WSTRB;$/;"	n	module:dma_axi64
M0_WSTRB	dma_axi64/dma_axi64_dual_core.v	/^   output [64\/8-1:0]         M0_WSTRB;$/;"	p	module:dma_axi64_dual_core
M0_WVALID	dma_axi64/dma_axi64.v	/^  wire                                 M0_WVALID;$/;"	n	module:dma_axi64
M0_WVALID	dma_axi64/dma_axi64_dual_core.v	/^   output                                 M0_WVALID;$/;"	p	module:dma_axi64_dual_core
MAX_BURST	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   parameter              MAX_BURST     = 0 ? 64 : 128; \/\/16 strobes$/;"	c	module:dma_axi64_core0_ch_reg_size
Mem	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   reg [64-1:0]           Mem [4-1:0];$/;"	r	module:dma_axi64_core0_ch_fifo
NO_OP	verif/AXI/axi_tx.sv	/^  NO_OP,$/;"	c	typedef:wr_rd_t
OUT_BITS	dma_axi64/dma_axi64_defines.v	/^`define OUT_BITS       4$/;"	d
PENABLE_PREADY_HANDSHAKE_P	verif/TOP/dma_ctrl_assertion.sv	/^  PENABLE_PREADY_HANDSHAKE_P: assert property (penable_pready_handshake_p);$/;"	A	module:dma_ctrl_assertion
PERIPH_RX_CTRL	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PERIPH_RX_CTRL   = 8'h50;$/;"	c
PERIPH_TX_CTRL	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PERIPH_TX_CTRL   = 8'h54;$/;"	c
PROC0_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC0_STATUS     = 8'h00;$/;"	c
PROC1_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC1_STATUS     = 8'h04;$/;"	c
PROC2_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC2_STATUS     = 8'h08;$/;"	c
PROC3_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC3_STATUS     = 8'h0C;$/;"	c
PROC4_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC4_STATUS     = 8'h10;$/;"	c
PROC5_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC5_STATUS     = 8'h14;$/;"	c
PROC6_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC6_STATUS     = 8'h18;$/;"	c
PROC7_STATUS	dma_axi64/dma_axi64_reg_params.v	/^   parameter              PROC7_STATUS     = 8'h1C;$/;"	c
PSLVERR_P	verif/TOP/dma_ctrl_assertion.sv	/^  PSLVERR_P: assert property (pslverr_p);$/;"	A	module:dma_ctrl_assertion
RD	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   input               RD;$/;"	p	module:dma_axi64_core0_ch_fifo
RDATA	dma_axi64/dma_axi64_core0.v	/^   input [63:0]              RDATA;$/;"	p	module:dma_axi64_core0
RDATA	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input [64-1:0]      RDATA;$/;"	p	module:dma_axi64_core0_axim_rd
RDATA	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input [64-1:0]      RDATA;$/;"	p	module:dma_axi64_core0_axim_rdata
RDATA	dma_axi64/dma_axi64_core0_top.v	/^   input [63:0]             RDATA;$/;"	p	module:dma_axi64_core0_top
RDATA0	dma_axi64/dma_axi64.v	/^  input [64-1:0]              RDATA0;$/;"	p	module:dma_axi64
RDATA0	verif/TOP/dma_ctrl_assertion.sv	/^  input [64-1:0]              RDATA0;$/;"	p	module:dma_ctrl_assertion
RDATA_d	dma_axi64/dma_axi64_core0_axim_rd.v	/^   reg [64-1:0]           RDATA_d;$/;"	r	module:dma_axi64_core0_axim_rd
RD_ADDR	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   input [5-3-1:0] RD_ADDR;$/;"	p	module:dma_axi64_core0_ch_fifo
RD_OFFSETS	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              RD_OFFSETS     = 8'h30;$/;"	c
READ	dma_axi64/dma_axi64_core0_ch_calc.v	/^   parameter                READ = 0;$/;"	c	module:dma_axi64_core0_ch_calc
READ	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter               READ          = 0;$/;"	c	module:dma_axi64_core0_ch_calc_joint
READ	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   parameter               READ          = 0;$/;"	c	module:dma_axi64_core0_ch_calc_size
READ	verif/AXI/axi_tx.sv	/^  READ,$/;"	c	typedef:wr_rd_t
READY	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input               READY;$/;"	p	module:dma_axi64_core0_axim_resp
READY	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   input               READY;$/;"	p	module:dma_axi64_core0_axim_timeout
READY	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            READY       = 3'd3;$/;"	c	module:dma_axi64_core0_ch_calc_joint
READY_OUT	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            READY_OUT   = 3'd2;$/;"	c	module:dma_axi64_core0_ch_calc_joint
RECHK	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            RECHK       = 3'd6;$/;"	c	module:dma_axi64_core0_ch_calc_joint
REQ_LINE	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            REQ_LINE    = 3'd1;$/;"	c	module:dma_axi64_core0_ch_calc_joint
RESP	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input [1:0]               RESP;$/;"	p	module:dma_axi64_core0_axim_resp
RESP_DECERR	dma_axi64/dma_axi64_core0_axim_resp.v	/^   parameter                  RESP_DECERR = 2'b11;$/;"	c	module:dma_axi64_core0_axim_resp
RESP_SLVERR	dma_axi64/dma_axi64_core0_axim_resp.v	/^   parameter                  RESP_SLVERR = 2'b10;$/;"	c	module:dma_axi64_core0_axim_resp
RESTRICT	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              RESTRICT       = 8'h2C;$/;"	c
RID	dma_axi64/dma_axi64_core0_axim_rd.v	/^   wire [`CMD_BITS-1:0]          RID;$/;"	n	module:dma_axi64_core0_axim_rd
RID	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input [`CMD_BITS-1:0]      RID;$/;"	p	module:dma_axi64_core0_axim_rdata
RID0	dma_axi64/dma_axi64.v	/^  input [`ID_BITS-1:0]                RID0;$/;"	p	module:dma_axi64
RID0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`ID_BITS-1:0]                RID0;$/;"	p	module:dma_ctrl_assertion
RLAST	dma_axi64/dma_axi64_core0.v	/^   input                     RLAST;$/;"	p	module:dma_axi64_core0
RLAST	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               RLAST;$/;"	p	module:dma_axi64_core0_axim_rd
RLAST	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               RLAST;$/;"	p	module:dma_axi64_core0_axim_rdata
RLAST	dma_axi64/dma_axi64_core0_top.v	/^   input                    RLAST;$/;"	p	module:dma_axi64_core0_top
RLAST0	dma_axi64/dma_axi64.v	/^  input                               RLAST0;$/;"	p	module:dma_axi64
RLAST0	verif/TOP/dma_ctrl_assertion.sv	/^  input                               RLAST0;$/;"	p	module:dma_ctrl_assertion
RLAST_d	dma_axi64/dma_axi64_core0_axim_rd.v	/^   reg                   RLAST_d;$/;"	r	module:dma_axi64_core0_axim_rd
RREADY	dma_axi64/dma_axi64_core0.v	/^   output                    RREADY;$/;"	p	module:dma_axi64_core0
RREADY	dma_axi64/dma_axi64_core0_axim_rd.v	/^   wire               RREADY;$/;"	n	module:dma_axi64_core0_axim_rd
RREADY	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               RREADY; $/;"	p	module:dma_axi64_core0_axim_rdata
RREADY	dma_axi64/dma_axi64_core0_top.v	/^   output                   RREADY;$/;"	p	module:dma_axi64_core0_top
RREADY0	dma_axi64/dma_axi64.v	/^  output                              RREADY0;$/;"	p	module:dma_axi64
RREADY0	verif/TOP/dma_ctrl_assertion.sv	/^  input                              RREADY0;$/;"	p	module:dma_ctrl_assertion
RREADY_out	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               RREADY_out;$/;"	p	module:dma_axi64_core0_axim_rd
RREADY_out	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output               RREADY_out;$/;"	p	module:dma_axi64_core0_axim_rdata
RRESP	dma_axi64/dma_axi64_core0.v	/^   input [1:0]               RRESP;$/;"	p	module:dma_axi64_core0
RRESP	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input [1:0]               RRESP;$/;"	p	module:dma_axi64_core0_axim_rd
RRESP	dma_axi64/dma_axi64_core0_top.v	/^   input [1:0]              RRESP;$/;"	p	module:dma_axi64_core0_top
RRESP0	dma_axi64/dma_axi64.v	/^  input [1:0]                         RRESP0;$/;"	p	module:dma_axi64
RRESP0	verif/TOP/dma_ctrl_assertion.sv	/^  input [1:0]                         RRESP0;$/;"	p	module:dma_ctrl_assertion
RRESP_P	verif/TOP/dma_ctrl_assertion.sv	/^  RRESP_P:            assert property(rresp_p);$/;"	A	module:dma_ctrl_assertion
RRESP_d	dma_axi64/dma_axi64_core0_axim_rd.v	/^   reg [1:0]               RRESP_d;$/;"	r	module:dma_axi64_core0_axim_rd
RVALID	dma_axi64/dma_axi64_core0.v	/^   input                     RVALID;$/;"	p	module:dma_axi64_core0
RVALID	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               RVALID;$/;"	p	module:dma_axi64_core0_axim_rd
RVALID	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               RVALID;$/;"	p	module:dma_axi64_core0_axim_rdata
RVALID	dma_axi64/dma_axi64_core0_top.v	/^   input                    RVALID;$/;"	p	module:dma_axi64_core0_top
RVALID0	dma_axi64/dma_axi64.v	/^  input                               RVALID0;$/;"	p	module:dma_axi64
RVALID0	verif/TOP/dma_ctrl_assertion.sv	/^  input                               RVALID0;$/;"	p	module:dma_ctrl_assertion
RVALID_d	dma_axi64/dma_axi64_core0_axim_rd.v	/^   wire               RVALID_d;$/;"	n	module:dma_axi64_core0_axim_rd
R_HANDSHAKE_P	verif/TOP/dma_ctrl_assertion.sv	/^  R_HANDSHAKE_P:      assert property(r_handshake_p);$/;"	A	module:dma_ctrl_assertion
SINGLE	dma_axi64/prgen_fifo.v	/^   parameter               SINGLE     = DEPTH_FULL == 1;$/;"	c	module:prgen_fifo
SINGLE_SIZE	dma_axi64/dma_axi64_core0_ch_calc.v	/^   parameter             SINGLE_SIZE   = 8;$/;"	c	module:dma_axi64_core0_ch_calc
SIZE	dma_axi64/prgen_rawstat.v	/^   parameter           SIZE = 32;$/;"	c	module:prgen_rawstat
SIZE_BITS	dma_axi64/dma_axi64_defines.v	/^`define SIZE_BITS      2$/;"	d
SIZE_BITS	dma_axi64/prgen_joint_stall.v	/^   parameter                  SIZE_BITS   = 1;$/;"	c	module:prgen_joint_stall
SMALL_FIFO	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   parameter              SMALL_FIFO    = 32 == 16;$/;"	c	module:dma_axi64_core0_ch_reg_size
STALL	dma_axi64/dma_axi64_core0_ctrl.v	/^   parameter             STALL       = 3'd4;$/;"	c	module:dma_axi64_core0_ctrl
STATIC_LINE0	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              STATIC_LINE0   = 8'h10;$/;"	c
STATIC_LINE1	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              STATIC_LINE1   = 8'h14;$/;"	c
STATIC_LINE2	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              STATIC_LINE2   = 8'h18;$/;"	c
STATIC_LINE3	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              STATIC_LINE3   = 8'h1C;$/;"	c
STATIC_LINE4	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              STATIC_LINE4   = 8'h20;$/;"	c
TIMEOUT_BITS	dma_axi64/dma_axi64_defines.v	/^`define TIMEOUT_BITS   10$/;"	d
TOKEN_BITS	dma_axi64/dma_axi64_defines.v	/^`define TOKEN_BITS     6$/;"	d
USER_DEF0_STAT0	dma_axi64/dma_axi64_reg_params.v	/^   parameter              USER_DEF0_STAT0  = 8'hF0;$/;"	c
USER_DEF0_STAT1	dma_axi64/dma_axi64_reg_params.v	/^   parameter              USER_DEF0_STAT1  = 8'hF4;$/;"	c
USER_DEF1_STAT0	dma_axi64/dma_axi64_reg_params.v	/^   parameter              USER_DEF1_STAT0  = 8'hF8;$/;"	c
USER_DEF1_STAT1	dma_axi64/dma_axi64_reg_params.v	/^   parameter              USER_DEF1_STAT1  = 8'hFC;$/;"	c
USER_DEF_STAT	dma_axi64/dma_axi64_reg_params.v	/^   parameter              USER_DEF_STAT    = 8'hE0;$/;"	c
VALID	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input               VALID;$/;"	p	module:dma_axi64_core0_axim_resp
VALID	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   input               VALID;$/;"	p	module:dma_axi64_core0_axim_timeout
WAIT_BITS	dma_axi64/dma_axi64_defines.v	/^`define WAIT_BITS      12$/;"	d
WAIT_CLR	dma_axi64/dma_axi64_core0_ctrl.v	/^   parameter             WAIT_CLR    = 3'd2;$/;"	c	module:dma_axi64_core0_ctrl
WAIT_DELAY	dma_axi64/dma_axi64_core0_ctrl.v	/^   parameter             WAIT_DELAY  = 3'd3;$/;"	c	module:dma_axi64_core0_ctrl
WDATA	dma_axi64/dma_axi64_core0.v	/^   output [63:0]             WDATA;$/;"	p	module:dma_axi64_core0
WDATA	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [64-1:0]     WDATA;$/;"	p	module:dma_axi64_core0_axim_wdata
WDATA	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [64-1:0]     WDATA;$/;"	p	module:dma_axi64_core0_axim_wr
WDATA	dma_axi64/dma_axi64_core0_top.v	/^   output [63:0]            WDATA;$/;"	p	module:dma_axi64_core0_top
WDATA0	dma_axi64/dma_axi64.v	/^  output [64-1:0]             WDATA0;$/;"	p	module:dma_axi64
WDATA0	verif/TOP/dma_ctrl_assertion.sv	/^  input [64-1:0]             WDATA0;$/;"	p	module:dma_ctrl_assertion
WDT_BITS	dma_axi64/dma_axi64_defines.v	/^`define WDT_BITS       11$/;"	d
WID	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [`CMD_BITS-1:0]       WID;$/;"	n	module:dma_axi64_core0_axim_wdata
WID0	dma_axi64/dma_axi64.v	/^  output [`ID_BITS-1:0]               WID0;$/;"	p	module:dma_axi64
WID0	verif/TOP/dma_ctrl_assertion.sv	/^  input [`ID_BITS-1:0]               WID0;$/;"	p	module:dma_ctrl_assertion
WIDTH	dma_axi64/prgen_demux8.v	/^   parameter                  WIDTH      = 8;$/;"	c	module:prgen_demux8
WIDTH	dma_axi64/prgen_fifo.v	/^   parameter                  WIDTH      = 8;$/;"	c	module:prgen_fifo
WIDTH	dma_axi64/prgen_min2.v	/^   parameter             WIDTH = 8;$/;"	c	module:prgen_min2
WIDTH	dma_axi64/prgen_min3.v	/^   parameter             WIDTH = 8;$/;"	c	module:prgen_min3
WIDTH	dma_axi64/prgen_mux8.v	/^   parameter                  WIDTH      = 8;$/;"	c	module:prgen_mux8
WIDTH	dma_axi64/prgen_or8.v	/^   parameter                  WIDTH      = 8;$/;"	c	module:prgen_or8
WID_cmd	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [`CMD_BITS-1:0]       WID_cmd;$/;"	n	module:dma_axi64_core0_axim_wdata
WID_data	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [`CMD_BITS-1:0]       WID_data;$/;"	n	module:dma_axi64_core0_axim_wdata
WID_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [`CMD_BITS-1:0]       WID_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
WLAST	dma_axi64/dma_axi64_core0.v	/^   output                    WLAST;$/;"	p	module:dma_axi64_core0
WLAST	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               WLAST;$/;"	p	module:dma_axi64_core0_axim_wdata
WLAST	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               WLAST;$/;"	n	module:dma_axi64_core0_axim_wdata
WLAST	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               WLAST;$/;"	p	module:dma_axi64_core0_axim_wr
WLAST	dma_axi64/dma_axi64_core0_top.v	/^   output                   WLAST;$/;"	p	module:dma_axi64_core0_top
WLAST0	dma_axi64/dma_axi64.v	/^  output                              WLAST0;$/;"	p	module:dma_axi64
WLAST0	verif/TOP/dma_ctrl_assertion.sv	/^  input                              WLAST0;$/;"	p	module:dma_ctrl_assertion
WLEN_cmd	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [`LEN_BITS-1:0]       WLEN_cmd;$/;"	n	module:dma_axi64_core0_axim_wdata
WLEN_data	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [`LEN_BITS-1:0]       WLEN_data;$/;"	n	module:dma_axi64_core0_axim_wdata
WLEN_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [`LEN_BITS-1:0]       WLEN_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
WR	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   input               WR;$/;"	p	module:dma_axi64_core0_ch_fifo
WREADY	dma_axi64/dma_axi64_core0.v	/^   input                     WREADY;$/;"	p	module:dma_axi64_core0
WREADY	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               WREADY;$/;"	p	module:dma_axi64_core0_axim_wdata
WREADY	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               WREADY;$/;"	p	module:dma_axi64_core0_axim_wr
WREADY	dma_axi64/dma_axi64_core0_top.v	/^   input                    WREADY;$/;"	p	module:dma_axi64_core0_top
WREADY0	dma_axi64/dma_axi64.v	/^  input                               WREADY0;$/;"	p	module:dma_axi64
WREADY0	verif/TOP/dma_ctrl_assertion.sv	/^  input                               WREADY0;$/;"	p	module:dma_ctrl_assertion
WRITE	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   parameter            WRITE         = !READ;$/;"	c	module:dma_axi64_core0_ch_calc_joint
WRITE	verif/AXI/axi_tx.sv	/^  WRITE,$/;"	c	typedef:wr_rd_t
WR_ADDR	dma_axi64/dma_axi64_core0_ch_fifo.v	/^   input [5-3-1:0] WR_ADDR;$/;"	p	module:dma_axi64_core0_ch_fifo
WR_OFFSETS	dma_axi64/dma_axi64_ch_reg_params.v	/^   parameter              WR_OFFSETS     = 8'h34;$/;"	c
WSIZE_cmd	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [1:0]               WSIZE_cmd;   $/;"	n	module:dma_axi64_core0_axim_wdata
WSIZE_data	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [1:0]               WSIZE_data;$/;"	n	module:dma_axi64_core0_axim_wdata
WSIZE_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [1:0]               WSIZE_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
WSTRB	dma_axi64/dma_axi64_core0.v	/^   output [64\/8-1:0]         WSTRB;$/;"	p	module:dma_axi64_core0
WSTRB	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [8-1:0]     WSTRB;$/;"	p	module:dma_axi64_core0_axim_wdata
WSTRB	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [8-1:0]     WSTRB;$/;"	p	module:dma_axi64_core0_axim_wr
WSTRB	dma_axi64/dma_axi64_core0_top.v	/^   output [64\/8-1:0]        WSTRB;$/;"	p	module:dma_axi64_core0_top
WSTRB0	dma_axi64/dma_axi64.v	/^  output [64\/8-1:0]           WSTRB0;$/;"	p	module:dma_axi64
WSTRB0	verif/TOP/dma_ctrl_assertion.sv	/^  input [64\/8-1:0]           WSTRB0;$/;"	p	module:dma_ctrl_assertion
WSTRB_data	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [8-1:0]       WSTRB_data;$/;"	n	module:dma_axi64_core0_axim_wdata
WSTRB_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [8-1:0]           WSTRB_pre;$/;"	r	module:dma_axi64_core0_axim_wdata
WVALID	dma_axi64/dma_axi64_core0.v	/^   output                    WVALID;$/;"	p	module:dma_axi64_core0
WVALID	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               WVALID;$/;"	p	module:dma_axi64_core0_axim_wdata
WVALID	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               WVALID;$/;"	n	module:dma_axi64_core0_axim_wdata
WVALID	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               WVALID;$/;"	p	module:dma_axi64_core0_axim_wr
WVALID	dma_axi64/dma_axi64_core0_top.v	/^   output                   WVALID;$/;"	p	module:dma_axi64_core0_top
WVALID0	dma_axi64/dma_axi64.v	/^  output                              WVALID0;$/;"	p	module:dma_axi64
WVALID0	verif/TOP/dma_ctrl_assertion.sv	/^  input                              WVALID0;$/;"	p	module:dma_ctrl_assertion
W_HANDSHAKE_P	verif/TOP/dma_ctrl_assertion.sv	/^  W_HANDSHAKE_P:      assert property(w_handshake_p);$/;"	A	module:dma_ctrl_assertion
X_BITS	dma_axi64/dma_axi64_defines.v	/^`define X_BITS         8$/;"	d
a	dma_axi64/prgen_min2.v	/^   input [WIDTH-1:0]      a;$/;"	p	module:prgen_min2
a	dma_axi64/prgen_min3.v	/^   input [WIDTH-1:0]      a;$/;"	p	module:prgen_min3
access_port0_mux	dma_axi64/dma_axi64_core0_ch.v	/^   wire             access_port0_mux;$/;"	n	module:dma_axi64_core0_ch
access_port1_mux	dma_axi64/dma_axi64_core0_ch.v	/^   wire             access_port1_mux;$/;"	n	module:dma_axi64_core0_ch
actual_rsize	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   reg [4-1:0]           actual_rsize;$/;"	r	module:dma_axi64_core0_ch_rd_slicer
actual_rsize_pre	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire [4-1:0]       actual_rsize_pre;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
addr	verif/APB/apb_tx.sv	/^  rand bit [12:0] addr;$/;"	r	class:apb_tx
addr	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read_reg(reg [31:0] addr);$/;"	p	function:dma_ctrl_reg_block.read_reg
addr	verif/REG/dma_ctrl_reg_block.sv	/^	function void write_reg(reg [31:0] addr, reg[31:0] data);$/;"	p	function:dma_ctrl_reg_block.write_reg
advance	dma_axi64/dma_axi64_core0_wdt.v	/^   wire               advance;$/;"	n	module:dma_axi64_core0_wdt
advance_next	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             advance_next;$/;"	n	module:dma_axi64_core0_arbiter
align	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output [3-1:0]   align;$/;"	p	module:dma_axi64_core0_ch_offsets
align_wdata	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [64-1:0]           align_wdata;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
align_wdata_d	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [64-1:0]           align_wdata_d;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
allow_full_burst	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              allow_full_burst;$/;"	n	module:dma_axi64_core0_ch_reg
allow_full_burst	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input              allow_full_burst;$/;"	p	module:dma_axi64_core0_ch_reg_size
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch0_restrict_reg
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch1_restrict_reg
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch2_restrict_reg
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch3_restrict_reg
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch4_restrict_reg
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch5_restrict_reg
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch6_restrict_reg
allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_burst;$/;"	r	class:ch7_restrict_reg
allow_full_fifo	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              allow_full_fifo;$/;"	n	module:dma_axi64_core0_ch_reg
allow_full_fifo	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input              allow_full_fifo;$/;"	p	module:dma_axi64_core0_ch_reg_size
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch0_restrict_reg
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch1_restrict_reg
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch2_restrict_reg
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch3_restrict_reg
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch4_restrict_reg
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch5_restrict_reg
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch6_restrict_reg
allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_full_fifo;$/;"	r	class:ch7_restrict_reg
allow_joint_burst	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              allow_joint_burst;$/;"	n	module:dma_axi64_core0_ch_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch0_restrict_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch1_restrict_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch2_restrict_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch3_restrict_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch4_restrict_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch5_restrict_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch6_restrict_reg
allow_joint_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit allow_joint_burst;$/;"	r	class:ch7_restrict_reg
allow_line_cmd	dma_axi64/dma_axi64_core0_ch.v	/^   wire             allow_line_cmd;$/;"	n	module:dma_axi64_core0_ch
allow_line_cmd	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              allow_line_cmd;$/;"	p	module:dma_axi64_core0_ch_reg
apb_bfm	verif/APB/apb_bfm.sv	/^class apb_bfm;$/;"	C
apb_bfm_h	verif/APB/apb_env.sv	/^  apb_bfm apb_bfm_h;$/;"	r	class:apb_env
apb_cg	verif/APB/apb_cov.sv	/^  covergroup apb_cg;$/;"	V	class:apb_cov
apb_cov	verif/APB/apb_cov.sv	/^class apb_cov;$/;"	C
apb_cov_h	verif/APB/apb_env.sv	/^  apb_cov apb_cov_h;$/;"	r	class:apb_env
apb_env	verif/APB/apb_env.sv	/^class apb_env;$/;"	C
apb_env_h	verif/TOP/dma_env.sv	/^  apb_env apb_env_h;$/;"	r	class:dma_env
apb_gen	verif/APB/apb_gen.sv	/^class apb_gen;$/;"	C
apb_gen_h	verif/APB/apb_env.sv	/^  apb_gen apb_gen_h;$/;"	r	class:apb_env
apb_inf	verif/APB/apb_inf.sv	/^interface apb_inf(input clk,reset);$/;"	I
apb_mon	verif/APB/apb_mon.sv	/^class apb_mon;$/;"	C
apb_mon_h	verif/APB/apb_env.sv	/^  apb_mon apb_mon_h;$/;"	r	class:apb_env
apb_or_periph_c	verif/APB/apb_tx.sv	/^  constraint apb_or_periph_c{$/;"	O	class:apb_tx
apb_or_periph_f	verif/APB/apb_tx.sv	/^  bit apb_or_periph_f;$/;"	r	class:apb_tx
apb_pif	verif/TOP/top.sv	/^  apb_inf apb_pif(clk,reset);$/;"	i	module:top	typeref:module:apb_inf
apb_tx	verif/APB/apb_tx.sv	/^class apb_tx;$/;"	C
apb_tx_h	verif/REF/dma_ref.sv	/^  apb_tx apb_tx_h;$/;"	r	class:dma_ref
apb_vif	verif/TOP/dma_common.sv	/^  static virtual apb_inf apb_vif;$/;"	r	class:dma_common
apbmon2ref	verif/TOP/dma_common.sv	/^  static mailbox apbmon2ref = new();$/;"	r	class:dma_common
append	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg                   append;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
append_wsize	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [4-1:0]       append_wsize;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
ar_handshake_p	verif/TOP/dma_ctrl_assertion.sv	/^  property ar_handshake_p;$/;"	R	module:dma_ctrl_assertion
araddr	verif/AXI/axi_inf.sv	/^  bit [32-1:0]                     araddr;$/;"	r	interface:axi_inf
araddr_t	verif/AXI/axi_responder.sv	/^  bit [32-1:0]                     araddr_t;$/;"	r	class:axi_responder
arid	verif/AXI/axi_inf.sv	/^  bit [`ID_BITS-1:0]               arid;$/;"	r	interface:axi_inf
arid_t	verif/AXI/axi_responder.sv	/^  bit [`ID_BITS-1:0]               arid_t;$/;"	r	class:axi_responder
arlen	verif/AXI/axi_inf.sv	/^  bit [`LEN_BITS-1:0]              arlen;$/;"	r	interface:axi_inf
arlen_t	verif/AXI/axi_responder.sv	/^  bit [`LEN_BITS-1:0]              arlen_t;$/;"	r	class:axi_responder
arready	verif/AXI/axi_inf.sv	/^  bit                              arready;$/;"	r	interface:axi_inf
arsize	verif/AXI/axi_inf.sv	/^  bit [`SIZE_BITS-1:0]             arsize;$/;"	r	interface:axi_inf
arsize_t	verif/AXI/axi_responder.sv	/^  bit [`SIZE_BITS-1:0]             arsize_t;$/;"	r	class:axi_responder
arvalid	verif/AXI/axi_inf.sv	/^  bit                              arvalid;$/;"	r	interface:axi_inf
assertions	verif/TOP/top.sv	/^ dma_ctrl_assertion assertions($/;"	i	module:top	typeref:module:dma_ctrl_assertion
auto_retry	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              auto_retry;$/;"	n	module:dma_axi64_core0_ch_reg
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch0_static_reg2
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch1_static_reg2
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch2_static_reg2
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch3_static_reg2
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch4_static_reg2
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch5_static_reg2
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch6_static_reg2
auto_retry	verif/REG/dma_ctrl_reg_block.sv	/^	bit auto_retry;$/;"	r	class:ch7_static_reg2
auto_retry_a	verif/TOP/dma_addr.h	/^  static bit        auto_retry_a              [7:0];$/;"	v	typeref:typename:bit[]
auto_retry_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  auto_retry_reg;$/;"	r	module:dma_axi64_core0_ch_reg
aw_ch_handshake_p	verif/TOP/dma_ctrl_assertion.sv	/^  property aw_ch_handshake_p;$/;"	R	module:dma_ctrl_assertion
awaddr	verif/AXI/axi_inf.sv	/^  bit [32-1:0]                     awaddr;$/;"	r	interface:axi_inf
awaddr_t	verif/AXI/axi_responder.sv	/^  bit [32-1:0]                     awaddr_t;$/;"	r	class:axi_responder
awid	verif/AXI/axi_inf.sv	/^  bit [`ID_BITS-1:0]               awid;$/;"	r	interface:axi_inf
awid_t	verif/AXI/axi_responder.sv	/^  bit [`ID_BITS-1:0]               awid_t;$/;"	r	class:axi_responder
awlen	verif/AXI/axi_inf.sv	/^  bit [`LEN_BITS-1:0]              awlen;$/;"	r	interface:axi_inf
awlen_t	verif/AXI/axi_responder.sv	/^  bit [`LEN_BITS-1:0]              awlen_t;$/;"	r	class:axi_responder
awready	verif/AXI/axi_inf.sv	/^  bit                              awready;$/;"	r	interface:axi_inf
awsize	verif/AXI/axi_inf.sv	/^  bit [`SIZE_BITS-1:0]             awsize;$/;"	r	interface:axi_inf
awsize_t	verif/AXI/axi_responder.sv	/^  bit [`SIZE_BITS-1:0]             awsize_t;$/;"	r	class:axi_responder
awvalid	verif/AXI/axi_inf.sv	/^  bit                              awvalid;$/;"	r	interface:axi_inf
axi_env	verif/AXI/axi_env.sv	/^class axi_env;$/;"	C
axi_env_h	verif/TOP/dma_env.sv	/^  axi_env axi_env_h;$/;"	r	class:dma_env
axi_inf	verif/AXI/axi_inf.sv	/^interface axi_inf(input clk,reset);$/;"	I
axi_mon	verif/AXI/axi_mon.sv	/^class axi_mon;$/;"	C
axi_mon_h	verif/AXI/axi_env.sv	/^  axi_mon axi_mon_h;$/;"	r	class:axi_env
axi_pif	verif/TOP/top.sv	/^  axi_inf axi_pif(clk,reset);$/;"	i	module:top	typeref:module:axi_inf
axi_responder	verif/AXI/axi_responder.sv	/^class axi_responder;$/;"	C
axi_responder_h	verif/AXI/axi_env.sv	/^  axi_responder axi_responder_h;$/;"	r	class:axi_env
axi_tx	verif/AXI/axi_tx.sv	/^class axi_tx;$/;"	C
axi_tx_h	verif/AXI/axi_mon.sv	/^  axi_tx axi_tx_h;$/;"	r	class:axi_mon
axi_tx_h	verif/REF/dma_ref.sv	/^  axi_tx axi_tx_h;$/;"	r	class:dma_ref
axi_vif	verif/TOP/dma_common.sv	/^  static virtual axi_inf axi_vif;$/;"	r	class:dma_common
axim_timeout	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               axim_timeout;$/;"	p	module:dma_axi64_core0_axim_cmd
axim_timeout	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   output               axim_timeout;$/;"	p	module:dma_axi64_core0_axim_timeout
axim_timeout	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               axim_timeout;$/;"	p	module:dma_axi64_core0_axim_wdata
axim_timeout_ar	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               axim_timeout_ar;$/;"	p	module:dma_axi64_core0_axim_rd
axim_timeout_aw	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               axim_timeout_aw;$/;"	p	module:dma_axi64_core0_axim_wr
axim_timeout_num	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output [2:0]           axim_timeout_num;$/;"	p	module:dma_axi64_core0_axim_cmd
axim_timeout_num	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   output [2:0]           axim_timeout_num;$/;"	p	module:dma_axi64_core0_axim_timeout
axim_timeout_num	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [2:0]           axim_timeout_num;$/;"	p	module:dma_axi64_core0_axim_wdata
axim_timeout_num_ar	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [2:0]           axim_timeout_num_ar;$/;"	p	module:dma_axi64_core0_axim_rd
axim_timeout_num_aw	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [2:0]           axim_timeout_num_aw;$/;"	p	module:dma_axi64_core0_axim_wr
axim_timeout_num_w	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [2:0]           axim_timeout_num_w;$/;"	p	module:dma_axi64_core0_axim_wr
axim_timeout_w	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               axim_timeout_w;$/;"	p	module:dma_axi64_core0_axim_wr
aximon2ref	verif/TOP/dma_common.sv	/^  static mailbox aximon2ref = new();$/;"	r	class:dma_common
b	dma_axi64/prgen_min2.v	/^   input [WIDTH-1:0]      b;$/;"	p	module:prgen_min2
b	dma_axi64/prgen_min3.v	/^   input [WIDTH-1:0]      b;$/;"	p	module:prgen_min3
b_handshake_p	verif/TOP/dma_ctrl_assertion.sv	/^  property b_handshake_p;$/;"	R	module:dma_ctrl_assertion
bid	verif/AXI/axi_inf.sv	/^  bit [`ID_BITS-1:0]               bid;$/;"	r	interface:axi_inf
block	dma_axi64/dma_axi64_core0_ch.v	/^   wire             block;$/;"	n	module:dma_axi64_core0_ch
block	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              block;$/;"	p	module:dma_axi64_core0_ch_reg
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch0_static_reg2
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch1_static_reg2
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch2_static_reg2
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch3_static_reg2
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch4_static_reg2
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch5_static_reg2
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch6_static_reg2
block	verif/REG/dma_ctrl_reg_block.sv	/^	bit block;$/;"	r	class:ch7_static_reg2
block_a	verif/TOP/dma_addr.h	/^  static bit        block_a                   [7:0];$/;"	v	typeref:typename:bit[]
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch0_restrict_reg
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch1_restrict_reg
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch2_restrict_reg
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch3_restrict_reg
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch4_restrict_reg
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch5_restrict_reg
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch6_restrict_reg
block_non_align_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit block_non_align_stat;$/;"	r	class:ch7_restrict_reg
block_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  block_reg;$/;"	r	module:dma_axi64_core0_ch_reg
bready	verif/AXI/axi_inf.sv	/^  bit                              bready;$/;"	r	interface:axi_inf
bresp	verif/AXI/axi_inf.sv	/^  bit [1:0]                        bresp;$/;"	r	interface:axi_inf
bresp_p	verif/TOP/dma_ctrl_assertion.sv	/^  property bresp_p;$/;"	R	module:dma_ctrl_assertion
bsel_dec	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [8-1:0]       bsel_dec;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
bsel_in	dma_axi64/prgen_swap_32.v	/^   input [3:0]            bsel_in;$/;"	p	module:prgen_swap32
bsel_in	dma_axi64/prgen_swap_64.v	/^   input [7:0]            bsel_in;$/;"	p	module:prgen_swap64
bsel_in_high	dma_axi64/prgen_swap_64.v	/^   wire [3:0]            bsel_in_high;$/;"	n	module:prgen_swap64
bsel_in_low	dma_axi64/prgen_swap_64.v	/^   wire [3:0]            bsel_in_low;$/;"	n	module:prgen_swap64
bsel_out	dma_axi64/prgen_swap_32.v	/^   output [3:0]        bsel_out;$/;"	p	module:prgen_swap32
bsel_out	dma_axi64/prgen_swap_32.v	/^   reg [3:0]            bsel_out;$/;"	r	module:prgen_swap32
bsel_out	dma_axi64/prgen_swap_64.v	/^   output [7:0]        bsel_out;$/;"	p	module:prgen_swap64
bsel_out_high	dma_axi64/prgen_swap_64.v	/^   wire [3:0]            bsel_out_high;$/;"	n	module:prgen_swap64
bsel_out_low	dma_axi64/prgen_swap_64.v	/^   wire [3:0]            bsel_out_low;$/;"	n	module:prgen_swap64
bsel_shift	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [8-1:0]           bsel_shift;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch0_count_reg
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch1_count_reg
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch2_count_reg
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch3_count_reg
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch4_count_reg
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch5_count_reg
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch6_count_reg
buff_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] buff_count;$/;"	r	class:ch7_count_reg
buff_size	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [10-1:0]          buff_size;$/;"	r	module:dma_axi64_core0_ch_reg
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch0_cmd_reg2
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch1_cmd_reg2
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch2_cmd_reg2
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch3_cmd_reg2
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch4_cmd_reg2
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch5_cmd_reg2
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch6_cmd_reg2
buffer_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] buffer_size;$/;"	r	class:ch7_cmd_reg2
burst_addr	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input [32-1:0]      burst_addr;$/;"	p	module:dma_axi64_core0_axim_cmd
burst_addr	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output [32-1:0]   burst_addr;$/;"	p	module:dma_axi64_core0_ch_calc
burst_addr	dma_axi64/dma_axi64_core0_ch_calc.v	/^   wire [32-1:0]     burst_addr;$/;"	n	module:dma_axi64_core0_ch_calc
burst_addr	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   output [32-1:0]   burst_addr;$/;"	p	module:dma_axi64_core0_ch_calc_addr
burst_addr	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   reg [32-1:0]         burst_addr;$/;"	r	module:dma_axi64_core0_ch_calc_addr
burst_addr	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input [32-1:0]   burst_addr;$/;"	p	module:dma_axi64_core0_ch_calc_size
burst_last	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output             burst_last;$/;"	p	module:dma_axi64_core0_ch_calc
burst_last	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   output            burst_last;$/;"	p	module:dma_axi64_core0_ch_calc_size
burst_last	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             burst_last; $/;"	p	module:dma_axi64_core0_ch_offsets
burst_length	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire [8-1:0]      burst_length;$/;"	n	module:dma_axi64_core0_axim_cmd
burst_max_size	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input [8-1:0]   burst_max_size;$/;"	p	module:dma_axi64_core0_ch_calc
burst_max_size	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input [8-1:0]  burst_max_size;$/;"	p	module:dma_axi64_core0_ch_calc_joint
burst_max_size	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input [8-1:0]  burst_max_size;$/;"	p	module:dma_axi64_core0_ch_calc_size
burst_max_size	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   output [8-1:0]      burst_max_size;$/;"	p	module:dma_axi64_core0_ch_reg_size
burst_max_size	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   reg [8-1:0]      burst_max_size;$/;"	r	module:dma_axi64_core0_ch_reg_size
burst_max_size_fifo	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   wire [8-1:0]      burst_max_size_fifo;$/;"	n	module:dma_axi64_core0_ch_reg_size
burst_max_size_other	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input [8-1:0]      burst_max_size_other;$/;"	p	module:dma_axi64_core0_ch_reg_size
burst_max_size_pre	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   wire [8-1:0]      burst_max_size_pre;$/;"	n	module:dma_axi64_core0_ch_reg_size
burst_max_size_reg	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input [8-1:0]      burst_max_size_reg;$/;"	p	module:dma_axi64_core0_ch_reg_size
burst_max_size_update	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              burst_max_size_update;$/;"	n	module:dma_axi64_core0_ch_reg
burst_max_size_update_pre	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              burst_max_size_update_pre;$/;"	n	module:dma_axi64_core0_ch_reg
burst_reach	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [8:0]               burst_reach;$/;"	r	module:dma_axi64_core0_axim_cmd
burst_reach_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire [8:0]               burst_reach_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
burst_ready	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output             burst_ready;$/;"	p	module:dma_axi64_core0_ch_calc
burst_ready	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   output            burst_ready;$/;"	p	module:dma_axi64_core0_ch_calc_size
burst_ready	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   reg                burst_ready;$/;"	r	module:dma_axi64_core0_ch_calc_size
burst_size	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input [8-1:0]     burst_size;$/;"	p	module:dma_axi64_core0_axim_cmd
burst_size	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output [8-1:0]  burst_size;$/;"	p	module:dma_axi64_core0_ch_calc
burst_size	dma_axi64/dma_axi64_core0_ch_calc.v	/^   wire [8-1:0]    burst_size;$/;"	n	module:dma_axi64_core0_ch_calc
burst_size	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input [8-1:0]   burst_size;$/;"	p	module:dma_axi64_core0_ch_calc_addr
burst_size	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   output [8-1:0] burst_size;$/;"	p	module:dma_axi64_core0_ch_calc_size
burst_size	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   reg [8-1:0]    burst_size;$/;"	r	module:dma_axi64_core0_ch_calc_size
burst_size	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input [8-1:0]   burst_size;$/;"	p	module:dma_axi64_core0_ch_offsets
burst_size_pre	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire [8-1:0]   burst_size_pre;$/;"	n	module:dma_axi64_core0_ch_calc_size
burst_size_pre2	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input [8-1:0]  burst_size_pre2;$/;"	p	module:dma_axi64_core0_ch_calc_joint
burst_size_pre2	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire [8-1:0]   burst_size_pre2;$/;"	n	module:dma_axi64_core0_ch_calc_size
burst_start	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               burst_start;$/;"	p	module:dma_axi64_core0_axim_cmd
burst_start	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             burst_start;$/;"	p	module:dma_axi64_core0_ch_calc
burst_start	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input             burst_start;$/;"	p	module:dma_axi64_core0_ch_calc_addr
burst_start	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            burst_start;$/;"	p	module:dma_axi64_core0_ch_calc_size
burst_start	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             burst_start; $/;"	p	module:dma_axi64_core0_ch_offsets
burst_start	dma_axi64/dma_axi64_core0_ctrl.v	/^   output             burst_start;$/;"	p	module:dma_axi64_core0_ctrl
burst_start	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg                 burst_start;$/;"	r	module:dma_axi64_core0_ctrl
busy	dma_axi64/dma_axi64_core0_ctrl.v	/^   output             busy;$/;"	p	module:dma_axi64_core0_ctrl
bvalid	verif/AXI/axi_inf.sv	/^  bit                              bvalid;$/;"	r	interface:axi_inf
bypass	dma_axi64/dma_axi64_core0_top.v	/^   wire             bypass;$/;"	n	module:dma_axi64_core0_top
c	dma_axi64/prgen_min3.v	/^   input [WIDTH-1:0]      c;$/;"	p	module:prgen_min3
ch0_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_ch_active_reg;$/;"	C
ch0_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_ch_active_reg_cg;$/;"	V	class:ch0_ch_active_reg
ch0_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_ch_active_reg ch0_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_ch_enable_reg;$/;"	C
ch0_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_ch_enable_reg_cg;$/;"	V	class:ch0_ch_enable_reg
ch0_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_ch_enable_reg ch0_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_ch_start_reg;$/;"	C
ch0_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_ch_start_reg_cg;$/;"	V	class:ch0_ch_start_reg
ch0_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_ch_start_reg ch0_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_cmd_outs_reg;$/;"	C
ch0_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_cmd_outs_reg_cg;$/;"	V	class:ch0_cmd_outs_reg
ch0_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_cmd_outs_reg ch0_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_cmd_reg0;$/;"	C
ch0_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_cmd_reg0_cg;$/;"	V	class:ch0_cmd_reg0
ch0_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_cmd_reg0 ch0_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_cmd_reg1;$/;"	C
ch0_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_cmd_reg1_cg;$/;"	V	class:ch0_cmd_reg1
ch0_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_cmd_reg1 ch0_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_cmd_reg2;$/;"	C
ch0_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_cmd_reg2_cg;$/;"	V	class:ch0_cmd_reg2
ch0_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_cmd_reg2 ch0_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_cmd_reg3;$/;"	C
ch0_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_cmd_reg3_cg;$/;"	V	class:ch0_cmd_reg3
ch0_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_cmd_reg3 ch0_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_count_reg;$/;"	C
ch0_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_count_reg_cg;$/;"	V	class:ch0_count_reg
ch0_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_count_reg ch0_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_fifo_fullness_reg;$/;"	C
ch0_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_fifo_fullness_reg_cg;$/;"	V	class:ch0_fifo_fullness_reg
ch0_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_fifo_fullness_reg ch0_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_int_clear_reg;$/;"	C
ch0_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_int_clear_reg_cg;$/;"	V	class:ch0_int_clear_reg
ch0_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_int_clear_reg ch0_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_int_enable_reg;$/;"	C
ch0_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_int_enable_reg_cg;$/;"	V	class:ch0_int_enable_reg
ch0_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_int_enable_reg ch0_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_int_rawstat_reg;$/;"	C
ch0_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_int_rawstat_reg_cg;$/;"	V	class:ch0_int_rawstat_reg
ch0_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_int_rawstat_reg ch0_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_int_status_reg;$/;"	C
ch0_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_int_status_reg_cg;$/;"	V	class:ch0_int_status_reg
ch0_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_int_status_reg ch0_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_read_offset_reg;$/;"	C
ch0_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_read_offset_reg_cg;$/;"	V	class:ch0_read_offset_reg
ch0_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_read_offset_reg ch0_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_restrict_reg;$/;"	C
ch0_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_restrict_reg_cg;$/;"	V	class:ch0_restrict_reg
ch0_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_restrict_reg ch0_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_static_reg0;$/;"	C
ch0_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_static_reg0_cg;$/;"	V	class:ch0_static_reg0
ch0_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_static_reg0 ch0_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_static_reg1;$/;"	C
ch0_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_static_reg1_cg;$/;"	V	class:ch0_static_reg1
ch0_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_static_reg1 ch0_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_static_reg2;$/;"	C
ch0_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_static_reg2_cg;$/;"	V	class:ch0_static_reg2
ch0_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_static_reg2 ch0_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_static_reg3;$/;"	C
ch0_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_static_reg3_cg;$/;"	V	class:ch0_static_reg3
ch0_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_static_reg3 ch0_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_static_reg4;$/;"	C
ch0_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_static_reg4_cg;$/;"	V	class:ch0_static_reg4
ch0_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_static_reg4 ch0_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch0_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch0_write_offset_reg;$/;"	C
ch0_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch0_write_offset_reg_cg;$/;"	V	class:ch0_write_offset_reg
ch0_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch0_write_offset_reg ch0_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_ch_active_reg;$/;"	C
ch1_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_ch_active_reg_cg;$/;"	V	class:ch1_ch_active_reg
ch1_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_ch_active_reg ch1_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_ch_enable_reg;$/;"	C
ch1_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_ch_enable_reg_cg;$/;"	V	class:ch1_ch_enable_reg
ch1_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_ch_enable_reg ch1_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_ch_start_reg;$/;"	C
ch1_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_ch_start_reg_cg;$/;"	V	class:ch1_ch_start_reg
ch1_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_ch_start_reg ch1_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_cmd_outs_reg;$/;"	C
ch1_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_cmd_outs_reg_cg;$/;"	V	class:ch1_cmd_outs_reg
ch1_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_cmd_outs_reg ch1_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_cmd_reg0;$/;"	C
ch1_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_cmd_reg0_cg;$/;"	V	class:ch1_cmd_reg0
ch1_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_cmd_reg0 ch1_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_cmd_reg1;$/;"	C
ch1_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_cmd_reg1_cg;$/;"	V	class:ch1_cmd_reg1
ch1_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_cmd_reg1 ch1_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_cmd_reg2;$/;"	C
ch1_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_cmd_reg2_cg;$/;"	V	class:ch1_cmd_reg2
ch1_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_cmd_reg2 ch1_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_cmd_reg3;$/;"	C
ch1_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_cmd_reg3_cg;$/;"	V	class:ch1_cmd_reg3
ch1_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_cmd_reg3 ch1_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_count_reg;$/;"	C
ch1_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_count_reg_cg;$/;"	V	class:ch1_count_reg
ch1_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_count_reg ch1_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_fifo_fullness_reg;$/;"	C
ch1_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_fifo_fullness_reg_cg;$/;"	V	class:ch1_fifo_fullness_reg
ch1_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_fifo_fullness_reg ch1_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_int_clear_reg;$/;"	C
ch1_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_int_clear_reg_cg;$/;"	V	class:ch1_int_clear_reg
ch1_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_int_clear_reg ch1_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_int_enable_reg;$/;"	C
ch1_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_int_enable_reg_cg;$/;"	V	class:ch1_int_enable_reg
ch1_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_int_enable_reg ch1_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_int_rawstat_reg;$/;"	C
ch1_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_int_rawstat_reg_cg;$/;"	V	class:ch1_int_rawstat_reg
ch1_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_int_rawstat_reg ch1_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_int_status_reg;$/;"	C
ch1_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_int_status_reg_cg;$/;"	V	class:ch1_int_status_reg
ch1_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_int_status_reg ch1_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_read_offset_reg;$/;"	C
ch1_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_read_offset_reg_cg;$/;"	V	class:ch1_read_offset_reg
ch1_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_read_offset_reg ch1_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_restrict_reg;$/;"	C
ch1_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_restrict_reg_cg;$/;"	V	class:ch1_restrict_reg
ch1_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_restrict_reg ch1_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_static_reg0;$/;"	C
ch1_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_static_reg0_cg;$/;"	V	class:ch1_static_reg0
ch1_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_static_reg0 ch1_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_static_reg1;$/;"	C
ch1_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_static_reg1_cg;$/;"	V	class:ch1_static_reg1
ch1_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_static_reg1 ch1_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_static_reg2;$/;"	C
ch1_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_static_reg2_cg;$/;"	V	class:ch1_static_reg2
ch1_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_static_reg2 ch1_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_static_reg3;$/;"	C
ch1_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_static_reg3_cg;$/;"	V	class:ch1_static_reg3
ch1_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_static_reg3 ch1_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_static_reg4;$/;"	C
ch1_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_static_reg4_cg;$/;"	V	class:ch1_static_reg4
ch1_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_static_reg4 ch1_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch1_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch1_write_offset_reg;$/;"	C
ch1_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch1_write_offset_reg_cg;$/;"	V	class:ch1_write_offset_reg
ch1_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch1_write_offset_reg ch1_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_ch_active_reg;$/;"	C
ch2_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_ch_active_reg_cg;$/;"	V	class:ch2_ch_active_reg
ch2_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_ch_active_reg ch2_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_ch_enable_reg;$/;"	C
ch2_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_ch_enable_reg_cg;$/;"	V	class:ch2_ch_enable_reg
ch2_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_ch_enable_reg ch2_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_ch_start_reg;$/;"	C
ch2_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_ch_start_reg_cg;$/;"	V	class:ch2_ch_start_reg
ch2_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_ch_start_reg ch2_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_cmd_outs_reg;$/;"	C
ch2_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_cmd_outs_reg_cg;$/;"	V	class:ch2_cmd_outs_reg
ch2_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_cmd_outs_reg ch2_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_cmd_reg0;$/;"	C
ch2_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_cmd_reg0_cg;$/;"	V	class:ch2_cmd_reg0
ch2_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_cmd_reg0 ch2_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_cmd_reg1;$/;"	C
ch2_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_cmd_reg1_cg;$/;"	V	class:ch2_cmd_reg1
ch2_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_cmd_reg1 ch2_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_cmd_reg2;$/;"	C
ch2_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_cmd_reg2_cg;$/;"	V	class:ch2_cmd_reg2
ch2_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_cmd_reg2 ch2_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_cmd_reg3;$/;"	C
ch2_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_cmd_reg3_cg;$/;"	V	class:ch2_cmd_reg3
ch2_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_cmd_reg3 ch2_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_count_reg;$/;"	C
ch2_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_count_reg_cg;$/;"	V	class:ch2_count_reg
ch2_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_count_reg ch2_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_fifo_fullness_reg;$/;"	C
ch2_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_fifo_fullness_reg_cg;$/;"	V	class:ch2_fifo_fullness_reg
ch2_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_fifo_fullness_reg ch2_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_int_clear_reg;$/;"	C
ch2_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_int_clear_reg_cg;$/;"	V	class:ch2_int_clear_reg
ch2_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_int_clear_reg ch2_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_int_enable_reg;$/;"	C
ch2_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_int_enable_reg_cg;$/;"	V	class:ch2_int_enable_reg
ch2_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_int_enable_reg ch2_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_int_rawstat_reg;$/;"	C
ch2_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_int_rawstat_reg_cg;$/;"	V	class:ch2_int_rawstat_reg
ch2_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_int_rawstat_reg ch2_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_int_status_reg;$/;"	C
ch2_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_int_status_reg_cg;$/;"	V	class:ch2_int_status_reg
ch2_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_int_status_reg ch2_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_read_offset_reg;$/;"	C
ch2_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_read_offset_reg_cg;$/;"	V	class:ch2_read_offset_reg
ch2_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_read_offset_reg ch2_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_restrict_reg;$/;"	C
ch2_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_restrict_reg_cg;$/;"	V	class:ch2_restrict_reg
ch2_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_restrict_reg ch2_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_static_reg0;$/;"	C
ch2_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_static_reg0_cg;$/;"	V	class:ch2_static_reg0
ch2_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_static_reg0 ch2_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_static_reg1;$/;"	C
ch2_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_static_reg1_cg;$/;"	V	class:ch2_static_reg1
ch2_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_static_reg1 ch2_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_static_reg2;$/;"	C
ch2_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_static_reg2_cg;$/;"	V	class:ch2_static_reg2
ch2_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_static_reg2 ch2_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_static_reg3;$/;"	C
ch2_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_static_reg3_cg;$/;"	V	class:ch2_static_reg3
ch2_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_static_reg3 ch2_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_static_reg4;$/;"	C
ch2_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_static_reg4_cg;$/;"	V	class:ch2_static_reg4
ch2_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_static_reg4 ch2_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch2_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch2_write_offset_reg;$/;"	C
ch2_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch2_write_offset_reg_cg;$/;"	V	class:ch2_write_offset_reg
ch2_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch2_write_offset_reg ch2_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_ch_active_reg;$/;"	C
ch3_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_ch_active_reg_cg;$/;"	V	class:ch3_ch_active_reg
ch3_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_ch_active_reg ch3_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_ch_enable_reg;$/;"	C
ch3_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_ch_enable_reg_cg;$/;"	V	class:ch3_ch_enable_reg
ch3_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_ch_enable_reg ch3_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_ch_start_reg;$/;"	C
ch3_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_ch_start_reg_cg;$/;"	V	class:ch3_ch_start_reg
ch3_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_ch_start_reg ch3_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_cmd_outs_reg;$/;"	C
ch3_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_cmd_outs_reg_cg;$/;"	V	class:ch3_cmd_outs_reg
ch3_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_cmd_outs_reg ch3_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_cmd_reg0;$/;"	C
ch3_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_cmd_reg0_cg;$/;"	V	class:ch3_cmd_reg0
ch3_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_cmd_reg0 ch3_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_cmd_reg1;$/;"	C
ch3_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_cmd_reg1_cg;$/;"	V	class:ch3_cmd_reg1
ch3_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_cmd_reg1 ch3_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_cmd_reg2;$/;"	C
ch3_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_cmd_reg2_cg;$/;"	V	class:ch3_cmd_reg2
ch3_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_cmd_reg2 ch3_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_cmd_reg3;$/;"	C
ch3_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_cmd_reg3_cg;$/;"	V	class:ch3_cmd_reg3
ch3_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_cmd_reg3 ch3_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_count_reg;$/;"	C
ch3_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_count_reg_cg;$/;"	V	class:ch3_count_reg
ch3_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_count_reg ch3_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_fifo_fullness_reg;$/;"	C
ch3_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_fifo_fullness_reg_cg;$/;"	V	class:ch3_fifo_fullness_reg
ch3_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_fifo_fullness_reg ch3_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_int_clear_reg;$/;"	C
ch3_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_int_clear_reg_cg;$/;"	V	class:ch3_int_clear_reg
ch3_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_int_clear_reg ch3_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_int_enable_reg;$/;"	C
ch3_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_int_enable_reg_cg;$/;"	V	class:ch3_int_enable_reg
ch3_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_int_enable_reg ch3_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_int_rawstat_reg;$/;"	C
ch3_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_int_rawstat_reg_cg;$/;"	V	class:ch3_int_rawstat_reg
ch3_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_int_rawstat_reg ch3_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_int_status_reg;$/;"	C
ch3_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_int_status_reg_cg;$/;"	V	class:ch3_int_status_reg
ch3_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_int_status_reg ch3_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_read_offset_reg;$/;"	C
ch3_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_read_offset_reg_cg;$/;"	V	class:ch3_read_offset_reg
ch3_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_read_offset_reg ch3_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_restrict_reg;$/;"	C
ch3_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_restrict_reg_cg;$/;"	V	class:ch3_restrict_reg
ch3_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_restrict_reg ch3_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_static_reg0;$/;"	C
ch3_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_static_reg0_cg;$/;"	V	class:ch3_static_reg0
ch3_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_static_reg0 ch3_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_static_reg1;$/;"	C
ch3_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_static_reg1_cg;$/;"	V	class:ch3_static_reg1
ch3_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_static_reg1 ch3_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_static_reg2;$/;"	C
ch3_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_static_reg2_cg;$/;"	V	class:ch3_static_reg2
ch3_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_static_reg2 ch3_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_static_reg3;$/;"	C
ch3_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_static_reg3_cg;$/;"	V	class:ch3_static_reg3
ch3_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_static_reg3 ch3_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_static_reg4;$/;"	C
ch3_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_static_reg4_cg;$/;"	V	class:ch3_static_reg4
ch3_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_static_reg4 ch3_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch3_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch3_write_offset_reg;$/;"	C
ch3_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch3_write_offset_reg_cg;$/;"	V	class:ch3_write_offset_reg
ch3_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch3_write_offset_reg ch3_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_ch_active_reg;$/;"	C
ch4_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_ch_active_reg_cg;$/;"	V	class:ch4_ch_active_reg
ch4_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_ch_active_reg ch4_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_ch_enable_reg;$/;"	C
ch4_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_ch_enable_reg_cg;$/;"	V	class:ch4_ch_enable_reg
ch4_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_ch_enable_reg ch4_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_ch_start_reg;$/;"	C
ch4_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_ch_start_reg_cg;$/;"	V	class:ch4_ch_start_reg
ch4_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_ch_start_reg ch4_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_cmd_outs_reg;$/;"	C
ch4_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_cmd_outs_reg_cg;$/;"	V	class:ch4_cmd_outs_reg
ch4_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_cmd_outs_reg ch4_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_cmd_reg0;$/;"	C
ch4_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_cmd_reg0_cg;$/;"	V	class:ch4_cmd_reg0
ch4_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_cmd_reg0 ch4_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_cmd_reg1;$/;"	C
ch4_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_cmd_reg1_cg;$/;"	V	class:ch4_cmd_reg1
ch4_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_cmd_reg1 ch4_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_cmd_reg2;$/;"	C
ch4_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_cmd_reg2_cg;$/;"	V	class:ch4_cmd_reg2
ch4_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_cmd_reg2 ch4_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_cmd_reg3;$/;"	C
ch4_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_cmd_reg3_cg;$/;"	V	class:ch4_cmd_reg3
ch4_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_cmd_reg3 ch4_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_count_reg;$/;"	C
ch4_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_count_reg_cg;$/;"	V	class:ch4_count_reg
ch4_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_count_reg ch4_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_fifo_fullness_reg;$/;"	C
ch4_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_fifo_fullness_reg_cg;$/;"	V	class:ch4_fifo_fullness_reg
ch4_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_fifo_fullness_reg ch4_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_int_clear_reg;$/;"	C
ch4_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_int_clear_reg_cg;$/;"	V	class:ch4_int_clear_reg
ch4_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_int_clear_reg ch4_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_int_enable_reg;$/;"	C
ch4_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_int_enable_reg_cg;$/;"	V	class:ch4_int_enable_reg
ch4_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_int_enable_reg ch4_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_int_rawstat_reg;$/;"	C
ch4_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_int_rawstat_reg_cg;$/;"	V	class:ch4_int_rawstat_reg
ch4_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_int_rawstat_reg ch4_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_int_status_reg;$/;"	C
ch4_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_int_status_reg_cg;$/;"	V	class:ch4_int_status_reg
ch4_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_int_status_reg ch4_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_read_offset_reg;$/;"	C
ch4_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_read_offset_reg_cg;$/;"	V	class:ch4_read_offset_reg
ch4_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_read_offset_reg ch4_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_restrict_reg;$/;"	C
ch4_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_restrict_reg_cg;$/;"	V	class:ch4_restrict_reg
ch4_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_restrict_reg ch4_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_static_reg0;$/;"	C
ch4_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_static_reg0_cg;$/;"	V	class:ch4_static_reg0
ch4_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_static_reg0 ch4_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_static_reg1;$/;"	C
ch4_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_static_reg1_cg;$/;"	V	class:ch4_static_reg1
ch4_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_static_reg1 ch4_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_static_reg2;$/;"	C
ch4_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_static_reg2_cg;$/;"	V	class:ch4_static_reg2
ch4_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_static_reg2 ch4_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_static_reg3;$/;"	C
ch4_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_static_reg3_cg;$/;"	V	class:ch4_static_reg3
ch4_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_static_reg3 ch4_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_static_reg4;$/;"	C
ch4_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_static_reg4_cg;$/;"	V	class:ch4_static_reg4
ch4_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_static_reg4 ch4_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch4_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch4_write_offset_reg;$/;"	C
ch4_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch4_write_offset_reg_cg;$/;"	V	class:ch4_write_offset_reg
ch4_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch4_write_offset_reg ch4_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_ch_active_reg;$/;"	C
ch5_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_ch_active_reg_cg;$/;"	V	class:ch5_ch_active_reg
ch5_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_ch_active_reg ch5_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_ch_enable_reg;$/;"	C
ch5_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_ch_enable_reg_cg;$/;"	V	class:ch5_ch_enable_reg
ch5_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_ch_enable_reg ch5_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_ch_start_reg;$/;"	C
ch5_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_ch_start_reg_cg;$/;"	V	class:ch5_ch_start_reg
ch5_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_ch_start_reg ch5_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_cmd_outs_reg;$/;"	C
ch5_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_cmd_outs_reg_cg;$/;"	V	class:ch5_cmd_outs_reg
ch5_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_cmd_outs_reg ch5_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_cmd_reg0;$/;"	C
ch5_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_cmd_reg0_cg;$/;"	V	class:ch5_cmd_reg0
ch5_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_cmd_reg0 ch5_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_cmd_reg1;$/;"	C
ch5_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_cmd_reg1_cg;$/;"	V	class:ch5_cmd_reg1
ch5_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_cmd_reg1 ch5_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_cmd_reg2;$/;"	C
ch5_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_cmd_reg2_cg;$/;"	V	class:ch5_cmd_reg2
ch5_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_cmd_reg2 ch5_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_cmd_reg3;$/;"	C
ch5_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_cmd_reg3_cg;$/;"	V	class:ch5_cmd_reg3
ch5_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_cmd_reg3 ch5_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_count_reg;$/;"	C
ch5_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_count_reg_cg;$/;"	V	class:ch5_count_reg
ch5_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_count_reg ch5_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_fifo_fullness_reg;$/;"	C
ch5_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_fifo_fullness_reg_cg;$/;"	V	class:ch5_fifo_fullness_reg
ch5_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_fifo_fullness_reg ch5_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_int_clear_reg;$/;"	C
ch5_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_int_clear_reg_cg;$/;"	V	class:ch5_int_clear_reg
ch5_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_int_clear_reg ch5_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_int_enable_reg;$/;"	C
ch5_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_int_enable_reg_cg;$/;"	V	class:ch5_int_enable_reg
ch5_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_int_enable_reg ch5_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_int_rawstat_reg;$/;"	C
ch5_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_int_rawstat_reg_cg;$/;"	V	class:ch5_int_rawstat_reg
ch5_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_int_rawstat_reg ch5_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_int_status_reg;$/;"	C
ch5_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_int_status_reg_cg;$/;"	V	class:ch5_int_status_reg
ch5_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_int_status_reg ch5_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_read_offset_reg;$/;"	C
ch5_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_read_offset_reg_cg;$/;"	V	class:ch5_read_offset_reg
ch5_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_read_offset_reg ch5_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_restrict_reg;$/;"	C
ch5_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_restrict_reg_cg;$/;"	V	class:ch5_restrict_reg
ch5_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_restrict_reg ch5_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_static_reg0;$/;"	C
ch5_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_static_reg0_cg;$/;"	V	class:ch5_static_reg0
ch5_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_static_reg0 ch5_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_static_reg1;$/;"	C
ch5_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_static_reg1_cg;$/;"	V	class:ch5_static_reg1
ch5_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_static_reg1 ch5_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_static_reg2;$/;"	C
ch5_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_static_reg2_cg;$/;"	V	class:ch5_static_reg2
ch5_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_static_reg2 ch5_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_static_reg3;$/;"	C
ch5_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_static_reg3_cg;$/;"	V	class:ch5_static_reg3
ch5_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_static_reg3 ch5_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_static_reg4;$/;"	C
ch5_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_static_reg4_cg;$/;"	V	class:ch5_static_reg4
ch5_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_static_reg4 ch5_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch5_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch5_write_offset_reg;$/;"	C
ch5_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch5_write_offset_reg_cg;$/;"	V	class:ch5_write_offset_reg
ch5_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch5_write_offset_reg ch5_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_ch_active_reg;$/;"	C
ch6_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_ch_active_reg_cg;$/;"	V	class:ch6_ch_active_reg
ch6_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_ch_active_reg ch6_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_ch_enable_reg;$/;"	C
ch6_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_ch_enable_reg_cg;$/;"	V	class:ch6_ch_enable_reg
ch6_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_ch_enable_reg ch6_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_ch_start_reg;$/;"	C
ch6_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_ch_start_reg_cg;$/;"	V	class:ch6_ch_start_reg
ch6_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_ch_start_reg ch6_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_cmd_outs_reg;$/;"	C
ch6_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_cmd_outs_reg_cg;$/;"	V	class:ch6_cmd_outs_reg
ch6_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_cmd_outs_reg ch6_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_cmd_reg0;$/;"	C
ch6_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_cmd_reg0_cg;$/;"	V	class:ch6_cmd_reg0
ch6_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_cmd_reg0 ch6_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_cmd_reg1;$/;"	C
ch6_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_cmd_reg1_cg;$/;"	V	class:ch6_cmd_reg1
ch6_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_cmd_reg1 ch6_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_cmd_reg2;$/;"	C
ch6_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_cmd_reg2_cg;$/;"	V	class:ch6_cmd_reg2
ch6_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_cmd_reg2 ch6_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_cmd_reg3;$/;"	C
ch6_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_cmd_reg3_cg;$/;"	V	class:ch6_cmd_reg3
ch6_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_cmd_reg3 ch6_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_count_reg;$/;"	C
ch6_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_count_reg_cg;$/;"	V	class:ch6_count_reg
ch6_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_count_reg ch6_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_fifo_fullness_reg;$/;"	C
ch6_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_fifo_fullness_reg_cg;$/;"	V	class:ch6_fifo_fullness_reg
ch6_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_fifo_fullness_reg ch6_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_int_clear_reg;$/;"	C
ch6_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_int_clear_reg_cg;$/;"	V	class:ch6_int_clear_reg
ch6_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_int_clear_reg ch6_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_int_enable_reg;$/;"	C
ch6_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_int_enable_reg_cg;$/;"	V	class:ch6_int_enable_reg
ch6_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_int_enable_reg ch6_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_int_rawstat_reg;$/;"	C
ch6_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_int_rawstat_reg_cg;$/;"	V	class:ch6_int_rawstat_reg
ch6_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_int_rawstat_reg ch6_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_int_status_reg;$/;"	C
ch6_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_int_status_reg_cg;$/;"	V	class:ch6_int_status_reg
ch6_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_int_status_reg ch6_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_read_offset_reg;$/;"	C
ch6_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_read_offset_reg_cg;$/;"	V	class:ch6_read_offset_reg
ch6_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_read_offset_reg ch6_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_restrict_reg;$/;"	C
ch6_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_restrict_reg_cg;$/;"	V	class:ch6_restrict_reg
ch6_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_restrict_reg ch6_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_static_reg0;$/;"	C
ch6_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_static_reg0_cg;$/;"	V	class:ch6_static_reg0
ch6_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_static_reg0 ch6_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_static_reg1;$/;"	C
ch6_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_static_reg1_cg;$/;"	V	class:ch6_static_reg1
ch6_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_static_reg1 ch6_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_static_reg2;$/;"	C
ch6_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_static_reg2_cg;$/;"	V	class:ch6_static_reg2
ch6_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_static_reg2 ch6_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_static_reg3;$/;"	C
ch6_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_static_reg3_cg;$/;"	V	class:ch6_static_reg3
ch6_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_static_reg3 ch6_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_static_reg4;$/;"	C
ch6_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_static_reg4_cg;$/;"	V	class:ch6_static_reg4
ch6_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_static_reg4 ch6_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch6_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch6_write_offset_reg;$/;"	C
ch6_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch6_write_offset_reg_cg;$/;"	V	class:ch6_write_offset_reg
ch6_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch6_write_offset_reg ch6_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_ch_active_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_ch_active_reg;$/;"	C
ch7_ch_active_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_ch_active_reg_cg;$/;"	V	class:ch7_ch_active_reg
ch7_ch_active_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_ch_active_reg ch7_ch_active_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_ch_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_ch_enable_reg;$/;"	C
ch7_ch_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_ch_enable_reg_cg;$/;"	V	class:ch7_ch_enable_reg
ch7_ch_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_ch_enable_reg ch7_ch_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_ch_start_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_ch_start_reg;$/;"	C
ch7_ch_start_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_ch_start_reg_cg;$/;"	V	class:ch7_ch_start_reg
ch7_ch_start_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_ch_start_reg ch7_ch_start_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_cmd_outs_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_cmd_outs_reg;$/;"	C
ch7_cmd_outs_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_cmd_outs_reg_cg;$/;"	V	class:ch7_cmd_outs_reg
ch7_cmd_outs_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_cmd_outs_reg ch7_cmd_outs_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_cmd_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_cmd_reg0;$/;"	C
ch7_cmd_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_cmd_reg0_cg;$/;"	V	class:ch7_cmd_reg0
ch7_cmd_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_cmd_reg0 ch7_cmd_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_cmd_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_cmd_reg1;$/;"	C
ch7_cmd_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_cmd_reg1_cg;$/;"	V	class:ch7_cmd_reg1
ch7_cmd_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_cmd_reg1 ch7_cmd_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_cmd_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_cmd_reg2;$/;"	C
ch7_cmd_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_cmd_reg2_cg;$/;"	V	class:ch7_cmd_reg2
ch7_cmd_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_cmd_reg2 ch7_cmd_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_cmd_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_cmd_reg3;$/;"	C
ch7_cmd_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_cmd_reg3_cg;$/;"	V	class:ch7_cmd_reg3
ch7_cmd_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_cmd_reg3 ch7_cmd_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_count_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_count_reg;$/;"	C
ch7_count_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_count_reg_cg;$/;"	V	class:ch7_count_reg
ch7_count_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_count_reg ch7_count_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_fifo_fullness_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_fifo_fullness_reg;$/;"	C
ch7_fifo_fullness_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_fifo_fullness_reg_cg;$/;"	V	class:ch7_fifo_fullness_reg
ch7_fifo_fullness_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_fifo_fullness_reg ch7_fifo_fullness_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_int_clear_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_int_clear_reg;$/;"	C
ch7_int_clear_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_int_clear_reg_cg;$/;"	V	class:ch7_int_clear_reg
ch7_int_clear_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_int_clear_reg ch7_int_clear_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_int_enable_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_int_enable_reg;$/;"	C
ch7_int_enable_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_int_enable_reg_cg;$/;"	V	class:ch7_int_enable_reg
ch7_int_enable_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_int_enable_reg ch7_int_enable_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_int_rawstat_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_int_rawstat_reg;$/;"	C
ch7_int_rawstat_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_int_rawstat_reg_cg;$/;"	V	class:ch7_int_rawstat_reg
ch7_int_rawstat_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_int_rawstat_reg ch7_int_rawstat_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_int_status_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_int_status_reg;$/;"	C
ch7_int_status_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_int_status_reg_cg;$/;"	V	class:ch7_int_status_reg
ch7_int_status_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_int_status_reg ch7_int_status_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_read_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_read_offset_reg;$/;"	C
ch7_read_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_read_offset_reg_cg;$/;"	V	class:ch7_read_offset_reg
ch7_read_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_read_offset_reg ch7_read_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_restrict_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_restrict_reg;$/;"	C
ch7_restrict_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_restrict_reg_cg;$/;"	V	class:ch7_restrict_reg
ch7_restrict_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_restrict_reg ch7_restrict_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_static_reg0	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_static_reg0;$/;"	C
ch7_static_reg0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_static_reg0_cg;$/;"	V	class:ch7_static_reg0
ch7_static_reg0_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_static_reg0 ch7_static_reg0_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_static_reg1	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_static_reg1;$/;"	C
ch7_static_reg1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_static_reg1_cg;$/;"	V	class:ch7_static_reg1
ch7_static_reg1_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_static_reg1 ch7_static_reg1_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_static_reg2	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_static_reg2;$/;"	C
ch7_static_reg2_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_static_reg2_cg;$/;"	V	class:ch7_static_reg2
ch7_static_reg2_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_static_reg2 ch7_static_reg2_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_static_reg3	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_static_reg3;$/;"	C
ch7_static_reg3_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_static_reg3_cg;$/;"	V	class:ch7_static_reg3
ch7_static_reg3_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_static_reg3 ch7_static_reg3_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_static_reg4	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_static_reg4;$/;"	C
ch7_static_reg4_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_static_reg4_cg;$/;"	V	class:ch7_static_reg4
ch7_static_reg4_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_static_reg4 ch7_static_reg4_i = new();$/;"	r	class:dma_ctrl_reg_block
ch7_write_offset_reg	verif/REG/dma_ctrl_reg_block.sv	/^class ch7_write_offset_reg;$/;"	C
ch7_write_offset_reg_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup ch7_write_offset_reg_cg;$/;"	V	class:ch7_write_offset_reg
ch7_write_offset_reg_i	verif/REG/dma_ctrl_reg_block.sv	/^ch7_write_offset_reg ch7_write_offset_reg_i = new();$/;"	r	class:dma_ctrl_reg_block
ch_active	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_active;$/;"	n	module:dma_axi64_core0
ch_active	dma_axi64/dma_axi64_core0_arbiter.v	/^   input [7:0]             ch_active;$/;"	p	module:dma_axi64_core0_arbiter
ch_active	dma_axi64/dma_axi64_core0_ch.v	/^   output             ch_active;$/;"	p	module:dma_axi64_core0_ch
ch_active	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             ch_active;$/;"	p	module:dma_axi64_core0_ch_empty
ch_active	dma_axi64/dma_axi64_core0_channels.v	/^   output [7:0]          ch_active;$/;"	p	module:dma_axi64_core0_channels
ch_active	dma_axi64/dma_axi64_core0_wdt.v	/^   input [7:0]               ch_active;$/;"	p	module:dma_axi64_core0_wdt
ch_active_joint	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_active_joint;$/;"	n	module:dma_axi64_core0
ch_count	verif/APB/apb_gen.sv	/^  task configure_start_ch(int ch_count);$/;"	p	task:apb_gen.configure_start_ch
ch_count	verif/TOP/dma_common.sv	/^  static int ch_count = 8;$/;"	r	class:dma_common
ch_enable	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  ch_enable;$/;"	r	module:dma_axi64_core0_ch_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch0_ch_enable_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch1_ch_enable_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch2_ch_enable_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch3_ch_enable_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch4_ch_enable_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch5_ch_enable_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch6_ch_enable_reg
ch_enable	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_enable;$/;"	r	class:ch7_ch_enable_reg
ch_enable_reg_a	verif/TOP/dma_addr.h	/^  static bit        ch_enable_reg_a           [7:0];$/;"	v	typeref:typename:bit[]
ch_end	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             ch_end;$/;"	p	module:dma_axi64_core0_ch_calc
ch_end	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            ch_end;$/;"	p	module:dma_axi64_core0_ch_calc_joint
ch_end	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            ch_end;$/;"	p	module:dma_axi64_core0_ch_calc_size
ch_end	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output             ch_end;$/;"	p	module:dma_axi64_core0_ch_offsets
ch_end	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   reg                 ch_end;$/;"	r	module:dma_axi64_core0_ch_offsets
ch_end	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_end;$/;"	n	module:dma_axi64_core0_ch_reg
ch_end_clear	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_end_clear;$/;"	n	module:dma_axi64_core0_ch_reg
ch_end_flush	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             ch_end_flush;$/;"	p	module:dma_axi64_core0_ch_calc
ch_end_flush	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            ch_end_flush;$/;"	p	module:dma_axi64_core0_ch_calc_joint
ch_end_flush	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            ch_end_flush;$/;"	p	module:dma_axi64_core0_ch_calc_size
ch_end_int	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_end_int;$/;"	n	module:dma_axi64_core0_ch_reg
ch_end_pre	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   wire             ch_end_pre;$/;"	n	module:dma_axi64_core0_ch_offsets
ch_end_set	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_end_set;$/;"	n	module:dma_axi64_core0_ch_reg
ch_fifo_rd	dma_axi64/dma_axi64_core0.v	/^   wire              ch_fifo_rd;$/;"	n	module:dma_axi64_core0
ch_fifo_rd	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               ch_fifo_rd;$/;"	p	module:dma_axi64_core0_axim_wdata
ch_fifo_rd	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               ch_fifo_rd;$/;"	p	module:dma_axi64_core0_axim_wr
ch_fifo_rd	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_fifo_rd;$/;"	n	module:dma_axi64_core0_channels
ch_fifo_rd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_fifo_rd;$/;"	p	module:dma_axi64_core0_channels_mux
ch_fifo_rd	dma_axi64/prgen_joint_stall.v	/^   input               ch_fifo_rd;$/;"	p	module:prgen_joint_stall
ch_fifo_rd_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              ch_fifo_rd_num;$/;"	n	module:dma_axi64_core0
ch_fifo_rd_num	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [2:0]           ch_fifo_rd_num;$/;"	p	module:dma_axi64_core0_axim_wdata
ch_fifo_rd_num	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [2:0]           ch_fifo_rd_num;$/;"	p	module:dma_axi64_core0_axim_wr
ch_fifo_rd_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              ch_fifo_rd_num;$/;"	p	module:dma_axi64_core0_channels
ch_fifo_rd_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               ch_fifo_rd_num;$/;"	p	module:dma_axi64_core0_channels_mux
ch_fifo_rd_valid	dma_axi64/dma_axi64_core0.v	/^   wire              ch_fifo_rd_valid;$/;"	n	module:dma_axi64_core0
ch_fifo_rd_valid	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               ch_fifo_rd_valid;$/;"	p	module:dma_axi64_core0_axim_wdata
ch_fifo_rd_valid	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               ch_fifo_rd_valid;$/;"	p	module:dma_axi64_core0_axim_wr
ch_fifo_rd_valid	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_fifo_rd_valid;$/;"	n	module:dma_axi64_core0_channels
ch_fifo_rd_valid	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_fifo_rd_valid;$/;"	p	module:dma_axi64_core0_channels_mux
ch_fifo_rdata	dma_axi64/dma_axi64_core0.v	/^   wire [64-1:0]      ch_fifo_rdata;$/;"	n	module:dma_axi64_core0
ch_fifo_rdata	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input [64-1:0]      ch_fifo_rdata;$/;"	p	module:dma_axi64_core0_axim_wdata
ch_fifo_rdata	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input [64-1:0]      ch_fifo_rdata;$/;"	p	module:dma_axi64_core0_axim_wr
ch_fifo_rdata	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*64-1:0]    ch_fifo_rdata;$/;"	n	module:dma_axi64_core0_channels
ch_fifo_rdata	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*64-1:0]    ch_fifo_rdata;$/;"	p	module:dma_axi64_core0_channels_mux
ch_fifo_rsize	dma_axi64/dma_axi64_core0.v	/^   wire [4-1:0]      ch_fifo_rsize;$/;"	n	module:dma_axi64_core0
ch_fifo_rsize	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [4-1:0]     ch_fifo_rsize;$/;"	p	module:dma_axi64_core0_axim_wdata
ch_fifo_rsize	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [4-1:0]     ch_fifo_rsize;$/;"	p	module:dma_axi64_core0_axim_wr
ch_fifo_wdata	dma_axi64/dma_axi64_core0.v	/^   wire [64-1:0]      ch_fifo_wdata;$/;"	n	module:dma_axi64_core0
ch_fifo_wdata	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [64-1:0]     ch_fifo_wdata;$/;"	p	module:dma_axi64_core0_axim_rd
ch_fifo_wdata	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [64-1:0]     ch_fifo_wdata;$/;"	p	module:dma_axi64_core0_axim_rdata
ch_fifo_wr	dma_axi64/dma_axi64_core0.v	/^   wire              ch_fifo_wr;$/;"	n	module:dma_axi64_core0
ch_fifo_wr	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               ch_fifo_wr;$/;"	p	module:dma_axi64_core0_axim_rd
ch_fifo_wr	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output               ch_fifo_wr;$/;"	p	module:dma_axi64_core0_axim_rdata
ch_fifo_wr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_fifo_wr;$/;"	n	module:dma_axi64_core0_channels
ch_fifo_wr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_fifo_wr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_fifo_wr_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              ch_fifo_wr_num;$/;"	n	module:dma_axi64_core0
ch_fifo_wr_num	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [2:0]           ch_fifo_wr_num;$/;"	p	module:dma_axi64_core0_axim_rd
ch_fifo_wr_num	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [2:0]           ch_fifo_wr_num;$/;"	p	module:dma_axi64_core0_axim_rdata
ch_fifo_wr_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              ch_fifo_wr_num;$/;"	p	module:dma_axi64_core0_channels
ch_fifo_wr_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               ch_fifo_wr_num;$/;"	p	module:dma_axi64_core0_channels_mux
ch_fifo_wr_num_d	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   reg [2:0]               ch_fifo_wr_num_d;$/;"	r	module:dma_axi64_core0_axim_rdata
ch_fifo_wr_ready	dma_axi64/dma_axi64_core0.v	/^   wire              ch_fifo_wr_ready;$/;"	n	module:dma_axi64_core0
ch_fifo_wr_ready	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               ch_fifo_wr_ready;$/;"	p	module:dma_axi64_core0_axim_wdata
ch_fifo_wr_ready	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               ch_fifo_wr_ready;$/;"	p	module:dma_axi64_core0_axim_wr
ch_fifo_wr_ready	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_fifo_wr_ready;$/;"	n	module:dma_axi64_core0_channels
ch_fifo_wr_ready	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_fifo_wr_ready;$/;"	p	module:dma_axi64_core0_channels_mux
ch_fifo_wsize	dma_axi64/dma_axi64_core0.v	/^   wire [4-1:0]      ch_fifo_wsize;$/;"	n	module:dma_axi64_core0
ch_fifo_wsize	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [4-1:0]     ch_fifo_wsize;$/;"	p	module:dma_axi64_core0_axim_rd
ch_fifo_wsize	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [4-1:0]     ch_fifo_wsize;$/;"	p	module:dma_axi64_core0_axim_rdata
ch_go	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go;$/;"	n	module:dma_axi64_core0_arbiter
ch_go	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             ch_go;$/;"	p	module:dma_axi64_core0_ctrl
ch_go_d	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_d;$/;"	n	module:dma_axi64_core0_arbiter
ch_go_high	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_high;$/;"	n	module:dma_axi64_core0_arbiter
ch_go_high_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_high_pre;$/;"	n	module:dma_axi64_core0_arbiter
ch_go_next	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_next;$/;"	n	module:dma_axi64_core0_arbiter
ch_go_out	dma_axi64/dma_axi64_core0_arbiter.v	/^   output             ch_go_out;$/;"	p	module:dma_axi64_core0_arbiter
ch_go_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_pre;$/;"	n	module:dma_axi64_core0_arbiter
ch_go_pre_d	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_pre_d;$/;"	n	module:dma_axi64_core0_arbiter
ch_go_top	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_top;$/;"	n	module:dma_axi64_core0_arbiter
ch_go_top_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_go_top_pre;$/;"	n	module:dma_axi64_core0_arbiter
ch_idle	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_idle;$/;"	n	module:dma_axi64_core0
ch_idle	dma_axi64/dma_axi64_core0_channels.v	/^   output [7:0]          ch_idle;$/;"	p	module:dma_axi64_core0_channels
ch_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   wire             ch_in_prog;$/;"	n	module:dma_axi64_core0_ch
ch_in_prog	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              ch_in_prog;$/;"	p	module:dma_axi64_core0_ch_reg
ch_in_prog	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  ch_in_prog;$/;"	r	module:dma_axi64_core0_ch_reg
ch_int	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_int;$/;"	n	module:dma_axi64_core0_ch_reg
ch_int_all_proc	dma_axi64/dma_axi64_core0.v	/^   output [8*1-1:0]   ch_int_all_proc;$/;"	p	module:dma_axi64_core0
ch_int_all_proc	dma_axi64/dma_axi64_core0_channels.v	/^   output [8*1-1:0]  ch_int_all_proc;$/;"	p	module:dma_axi64_core0_channels
ch_int_all_proc	dma_axi64/dma_axi64_core0_top.v	/^   output [8*1-1:0]  ch_int_all_proc;$/;"	p	module:dma_axi64_core0_top
ch_int_all_proc	dma_axi64/dma_axi64_reg_core0.v	/^   input [8*1-1:0]             ch_int_all_proc;$/;"	p	module:dma_axi64_reg_core0
ch_int_all_proc0	dma_axi64/dma_axi64_dual_core.v	/^   wire [8*1-1:0]                  ch_int_all_proc0;$/;"	n	module:dma_axi64_dual_core
ch_int_all_proc0	dma_axi64/dma_axi64_reg.v	/^   input [8*1-1:0]             ch_int_all_proc0;$/;"	p	module:dma_axi64_reg
ch_joint_end	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_joint_end;$/;"	n	module:dma_axi64_core0_channels
ch_joint_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_joint_in_prog;$/;"	n	module:dma_axi64_core0_channels
ch_joint_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_joint_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
ch_joint_mux_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_joint_mux_in_prog;$/;"	n	module:dma_axi64_core0_channels
ch_joint_mux_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_joint_mux_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
ch_joint_not_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_joint_not_in_prog;$/;"	n	module:dma_axi64_core0_channels
ch_joint_not_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_joint_not_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
ch_joint_req	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_joint_req;$/;"	n	module:dma_axi64_core0
ch_joint_req	dma_axi64/dma_axi64_core0_channels.v	/^   output [7:0]          ch_joint_req;$/;"	p	module:dma_axi64_core0_channels
ch_last	dma_axi64/dma_axi64_core0_arbiter.v	/^   output             ch_last;$/;"	p	module:dma_axi64_core0_arbiter
ch_last	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_last;$/;"	n	module:dma_axi64_core0_arbiter
ch_last	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             ch_last;$/;"	p	module:dma_axi64_core0_ctrl
ch_last_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ch_last_pre;$/;"	n	module:dma_axi64_core0_arbiter
ch_load_req_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_load_req_in_prog;$/;"	n	module:dma_axi64_core0_channels
ch_load_req_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_load_req_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
ch_load_wr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_load_wr;$/;"	n	module:dma_axi64_core0_channels
ch_load_wr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_load_wr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_num	dma_axi64/dma_axi64_core0_arbiter.v	/^   output [2:0]         ch_num;$/;"	p	module:dma_axi64_core0_arbiter
ch_num	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input [2:0]               ch_num;$/;"	p	module:dma_axi64_core0_axim_cmd
ch_num	dma_axi64/dma_axi64_core0_ctrl.v	/^   input [2:0]             ch_num;$/;"	p	module:dma_axi64_core0_ctrl
ch_num_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [2:0]             ch_num_pre;$/;"	n	module:dma_axi64_core0_arbiter
ch_num_reg	dma_axi64/dma_axi64_core0_arbiter.v	/^   reg [3:0] ch_num_reg;$/;"	r	module:dma_axi64_core0_arbiter
ch_num_resp	dma_axi64/dma_axi64_core0_axim_resp.v	/^   output [2:0]           ch_num_resp;$/;"	p	module:dma_axi64_core0_axim_resp
ch_num_resp	dma_axi64/dma_axi64_core0_axim_resp.v	/^   reg [2:0]               ch_num_resp;$/;"	r	module:dma_axi64_core0_axim_resp
ch_num_resp	dma_axi64/dma_axi64_core0_ctrl.v	/^   input [2:0]             ch_num_resp;   $/;"	p	module:dma_axi64_core0_ctrl
ch_num_resp_pre	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire [2:0]               ch_num_resp_pre;$/;"	n	module:dma_axi64_core0_axim_resp
ch_periph_rx_clr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*31-1:0]          ch_periph_rx_clr;$/;"	n	module:dma_axi64_core0_channels
ch_periph_rx_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*31-1:0]           ch_periph_rx_clr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_periph_tx_clr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*31-1:0]          ch_periph_tx_clr;$/;"	n	module:dma_axi64_core0_channels
ch_periph_tx_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*31-1:0]           ch_periph_tx_clr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_prdata	dma_axi64/dma_axi64_core0_channels.v	/^   wire [32*8-1:0]          ch_prdata;$/;"	n	module:dma_axi64_core0_channels
ch_prdata	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input [32*8-1:0]      ch_prdata;$/;"	p	module:dma_axi64_core0_channels_apb_mux
ch_psel	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_psel;$/;"	n	module:dma_axi64_core0_channels
ch_psel	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   output [7:0]      ch_psel;$/;"	p	module:dma_axi64_core0_channels_apb_mux
ch_pslverr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_pslverr;$/;"	n	module:dma_axi64_core0_channels
ch_pslverr	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input [7:0]          ch_pslverr;$/;"	p	module:dma_axi64_core0_channels_apb_mux
ch_rd_active	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_rd_active;$/;"	n	module:dma_axi64_core0
ch_rd_active	dma_axi64/dma_axi64_core0_ch.v	/^   output             ch_rd_active;$/;"	p	module:dma_axi64_core0_ch
ch_rd_active	dma_axi64/dma_axi64_core0_ch.v	/^   wire             ch_rd_active;$/;"	n	module:dma_axi64_core0_ch
ch_rd_active	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             ch_rd_active;$/;"	p	module:dma_axi64_core0_ch_empty
ch_rd_active	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              ch_rd_active;$/;"	p	module:dma_axi64_core0_ch_reg
ch_rd_active	dma_axi64/dma_axi64_core0_channels.v	/^   output [7:0]          ch_rd_active;$/;"	p	module:dma_axi64_core0_channels
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch0_ch_active_reg
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch1_ch_active_reg
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch2_ch_active_reg
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch3_ch_active_reg
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch4_ch_active_reg
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch5_ch_active_reg
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch6_ch_active_reg
ch_rd_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_rd_active;$/;"	r	class:ch7_ch_active_reg
ch_rd_burst_addr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*32-1:0]    ch_rd_burst_addr;$/;"	n	module:dma_axi64_core0_channels
ch_rd_burst_addr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*32-1:0]    ch_rd_burst_addr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_burst_size	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*8-1:0]   ch_rd_burst_size;$/;"	n	module:dma_axi64_core0_channels
ch_rd_burst_size	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*8-1:0]   ch_rd_burst_size;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_burst_start	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_burst_start;$/;"	n	module:dma_axi64_core0_channels
ch_rd_burst_start	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_burst_start;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_clr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_clr;$/;"	n	module:dma_axi64_core0_channels
ch_rd_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_clr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_clr_line	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_clr_line;$/;"	n	module:dma_axi64_core0_channels
ch_rd_clr_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_clr_line;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_clr_load	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_clr_load;$/;"	n	module:dma_axi64_core0_channels
ch_rd_clr_load	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_clr_load;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_clr_stall	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_clr_stall;$/;"	n	module:dma_axi64_core0_channels
ch_rd_clr_stall	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_rd_clr_stall; $/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_clr_valid	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_clr_valid;$/;"	n	module:dma_axi64_core0_channels
ch_rd_clr_valid	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_rd_clr_valid;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_cmd_line	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_cmd_line;$/;"	n	module:dma_axi64_core0_channels
ch_rd_cmd_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_cmd_line;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_cmd_split	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_cmd_split;$/;"	n	module:dma_axi64_core0_channels
ch_rd_cmd_split	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_cmd_split;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_decerr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_decerr;$/;"	n	module:dma_axi64_core0_channels
ch_rd_decerr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_decerr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_go_next_line	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_go_next_line;$/;"	n	module:dma_axi64_core0_channels
ch_rd_go_next_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_rd_go_next_line;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_line_cmd	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_line_cmd;$/;"	n	module:dma_axi64_core0_channels
ch_rd_line_cmd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_rd_line_cmd;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_page_cross	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_page_cross;$/;"	n	module:dma_axi64_core0_channels
ch_rd_page_cross	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_page_cross;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_periph_delay	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*`DELAY_BITS-1:0]  ch_rd_periph_delay;$/;"	n	module:dma_axi64_core0_channels
ch_rd_periph_delay	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*`DELAY_BITS-1:0]  ch_rd_periph_delay;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_port_num	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_port_num;$/;"	n	module:dma_axi64_core0_channels
ch_rd_port_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_rd_port_num;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_ready	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_rd_ready;$/;"	n	module:dma_axi64_core0
ch_rd_ready	dma_axi64/dma_axi64_core0_channels.v	/^   output [7:0]          ch_rd_ready;$/;"	p	module:dma_axi64_core0_channels
ch_rd_ready_joint	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_rd_ready_joint;$/;"	n	module:dma_axi64_core0
ch_rd_slverr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_slverr;$/;"	n	module:dma_axi64_core0_channels
ch_rd_slverr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_slverr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_tokens	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*`TOKEN_BITS-1:0]  ch_rd_tokens;$/;"	n	module:dma_axi64_core0_channels
ch_rd_tokens	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*`TOKEN_BITS-1:0]  ch_rd_tokens;$/;"	p	module:dma_axi64_core0_channels_mux
ch_rd_transfer	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_rd_transfer;$/;"	n	module:dma_axi64_core0_channels
ch_rd_transfer	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_rd_transfer;$/;"	p	module:dma_axi64_core0_channels_mux
ch_ready	dma_axi64/dma_axi64_core0_arbiter.v	/^   input [7:0]             ch_ready;$/;"	p	module:dma_axi64_core0_arbiter
ch_ready	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             ch_ready;$/;"	p	module:dma_axi64_core0_ctrl
ch_retry	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_retry;$/;"	n	module:dma_axi64_core0_ch_reg
ch_retry_wait	dma_axi64/dma_axi64_core0_ch.v	/^   wire             ch_retry_wait;$/;"	n	module:dma_axi64_core0_ch
ch_retry_wait	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              ch_retry_wait;$/;"	p	module:dma_axi64_core0_ch_reg
ch_retry_wait	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_retry_wait;$/;"	n	module:dma_axi64_core0_ch_reg
ch_retry_wait_pre	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_retry_wait_pre;$/;"	n	module:dma_axi64_core0_ch_reg
ch_retry_wait_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  ch_retry_wait_reg;$/;"	r	module:dma_axi64_core0_ch_reg
ch_start	dma_axi64/dma_axi64_core0.v	/^   input [7:0]                  ch_start;$/;"	p	module:dma_axi64_core0
ch_start	dma_axi64/dma_axi64_core0_ch.v	/^   input              ch_start;$/;"	p	module:dma_axi64_core0_ch
ch_start	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input              ch_start;$/;"	p	module:dma_axi64_core0_ch_empty
ch_start	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              ch_start;$/;"	p	module:dma_axi64_core0_ch_reg
ch_start	dma_axi64/dma_axi64_core0_channels.v	/^   input [7:0]                ch_start;$/;"	p	module:dma_axi64_core0_channels
ch_start	dma_axi64/dma_axi64_core0_top.v	/^   input [7:0]                 ch_start;$/;"	p	module:dma_axi64_core0_top
ch_start	dma_axi64/dma_axi64_reg_core0.v	/^   output [7:0]               ch_start;$/;"	p	module:dma_axi64_reg_core0
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch0_ch_start_reg
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch1_ch_start_reg
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch2_ch_start_reg
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch3_ch_start_reg
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch4_ch_start_reg
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch5_ch_start_reg
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch6_ch_start_reg
ch_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_start;$/;"	r	class:ch7_ch_start_reg
ch_start_reg_a	verif/TOP/dma_addr.h	/^  static bit        ch_start_reg_a            [7:0];$/;"	v	typeref:typename:bit[]
ch_timeout_ar	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_timeout_ar;$/;"	n	module:dma_axi64_core0_channels
ch_timeout_ar	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_timeout_ar;$/;"	p	module:dma_axi64_core0_channels_mux
ch_timeout_aw	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_timeout_aw;$/;"	n	module:dma_axi64_core0_channels
ch_timeout_aw	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_timeout_aw;$/;"	p	module:dma_axi64_core0_channels_mux
ch_timeout_w	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_timeout_w;$/;"	n	module:dma_axi64_core0_channels
ch_timeout_w	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_timeout_w;$/;"	p	module:dma_axi64_core0_channels_mux
ch_update	dma_axi64/dma_axi64_core0_ch.v	/^   wire             ch_update;$/;"	n	module:dma_axi64_core0_ch
ch_update	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             ch_update;$/;"	p	module:dma_axi64_core0_ch_calc
ch_update	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            ch_update;$/;"	p	module:dma_axi64_core0_ch_calc_size
ch_update	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               ch_update;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
ch_update	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               ch_update;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
ch_update	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             ch_update;$/;"	p	module:dma_axi64_core0_ch_offsets
ch_update	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              ch_update;$/;"	p	module:dma_axi64_core0_ch_reg
ch_update	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  ch_update;$/;"	r	module:dma_axi64_core0_ch_reg
ch_update	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             ch_update;$/;"	p	module:dma_axi64_core0_ch_remain
ch_update	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input               ch_update;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
ch_update_d	dma_axi64/dma_axi64_core0_ch_calc.v	/^   wire             ch_update_d;$/;"	n	module:dma_axi64_core0_ch_calc
ch_update_d	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input             ch_update_d;$/;"	p	module:dma_axi64_core0_ch_calc_addr
ch_update_d	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            ch_update_d;$/;"	p	module:dma_axi64_core0_ch_calc_size
ch_update_d	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   wire             ch_update_d;$/;"	n	module:dma_axi64_core0_ch_offsets
ch_update_d	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_update_d;$/;"	n	module:dma_axi64_core0_ch_reg
ch_update_d2	dma_axi64/dma_axi64_core0_ch_calc.v	/^   wire             ch_update_d2;$/;"	n	module:dma_axi64_core0_ch_calc
ch_update_d2	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            ch_update_d2;$/;"	p	module:dma_axi64_core0_ch_calc_size
ch_update_d3	dma_axi64/dma_axi64_core0_ch_calc.v	/^   wire             ch_update_d3;$/;"	n	module:dma_axi64_core0_ch_calc
ch_update_d3	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            ch_update_d3;$/;"	p	module:dma_axi64_core0_ch_calc_size
ch_update_pre	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              ch_update_pre;$/;"	n	module:dma_axi64_core0_ch_reg
ch_wdt_timeout	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wdt_timeout;$/;"	n	module:dma_axi64_core0_channels
ch_wdt_timeout	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wdt_timeout;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_active	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_wr_active;$/;"	n	module:dma_axi64_core0
ch_wr_active	dma_axi64/dma_axi64_core0_ch.v	/^   output             ch_wr_active;$/;"	p	module:dma_axi64_core0_ch
ch_wr_active	dma_axi64/dma_axi64_core0_ch.v	/^   wire             ch_wr_active;$/;"	n	module:dma_axi64_core0_ch
ch_wr_active	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             ch_wr_active;$/;"	p	module:dma_axi64_core0_ch_empty
ch_wr_active	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              ch_wr_active;$/;"	p	module:dma_axi64_core0_ch_reg
ch_wr_active	dma_axi64/dma_axi64_core0_channels.v	/^   output [7:0]          ch_wr_active;$/;"	p	module:dma_axi64_core0_channels
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch0_ch_active_reg
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch1_ch_active_reg
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch2_ch_active_reg
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch3_ch_active_reg
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch4_ch_active_reg
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch5_ch_active_reg
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch6_ch_active_reg
ch_wr_active	verif/REG/dma_ctrl_reg_block.sv	/^	bit ch_wr_active;$/;"	r	class:ch7_ch_active_reg
ch_wr_burst_addr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*32-1:0]    ch_wr_burst_addr;$/;"	n	module:dma_axi64_core0_channels
ch_wr_burst_addr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*32-1:0]    ch_wr_burst_addr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_burst_size	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*8-1:0]   ch_wr_burst_size;$/;"	n	module:dma_axi64_core0_channels
ch_wr_burst_size	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*8-1:0]   ch_wr_burst_size;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_burst_start	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_burst_start;$/;"	n	module:dma_axi64_core0_channels
ch_wr_burst_start	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_burst_start;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_clr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_clr;$/;"	n	module:dma_axi64_core0_channels
ch_wr_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_clr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_clr_last	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_clr_last;$/;"	n	module:dma_axi64_core0_channels
ch_wr_clr_last	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_clr_last;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_clr_line	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_clr_line;$/;"	n	module:dma_axi64_core0_channels
ch_wr_clr_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_clr_line;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_clr_stall	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_clr_stall;$/;"	n	module:dma_axi64_core0_channels
ch_wr_clr_stall	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_wr_clr_stall; $/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_clr_valid	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_clr_valid;$/;"	n	module:dma_axi64_core0_channels
ch_wr_clr_valid	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_wr_clr_valid;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_cmd_pending	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_cmd_pending;$/;"	n	module:dma_axi64_core0_channels
ch_wr_cmd_pending	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_cmd_pending;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_cmd_split	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_cmd_split;$/;"	n	module:dma_axi64_core0_channels
ch_wr_cmd_split	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_cmd_split;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_decerr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_decerr;$/;"	n	module:dma_axi64_core0_channels
ch_wr_decerr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_decerr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_go_next_line	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_go_next_line;$/;"	n	module:dma_axi64_core0_channels
ch_wr_go_next_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_wr_go_next_line;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_last_cmd	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_last_cmd;$/;"	n	module:dma_axi64_core0_channels
ch_wr_last_cmd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_wr_last_cmd;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_line_cmd	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_line_cmd;$/;"	n	module:dma_axi64_core0_channels
ch_wr_line_cmd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_wr_line_cmd;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_page_cross	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_page_cross;$/;"	n	module:dma_axi64_core0_channels
ch_wr_page_cross	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_page_cross;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_periph_delay	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*`DELAY_BITS-1:0]  ch_wr_periph_delay;$/;"	n	module:dma_axi64_core0_channels
ch_wr_periph_delay	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*`DELAY_BITS-1:0]  ch_wr_periph_delay;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_port_num	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_port_num;$/;"	n	module:dma_axi64_core0_channels
ch_wr_port_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [7:0]               ch_wr_port_num;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_ready	dma_axi64/dma_axi64_core0.v	/^   wire [7:0]              ch_wr_ready;$/;"	n	module:dma_axi64_core0
ch_wr_ready	dma_axi64/dma_axi64_core0_channels.v	/^   output [7:0]          ch_wr_ready;$/;"	p	module:dma_axi64_core0_channels
ch_wr_slverr	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_slverr;$/;"	n	module:dma_axi64_core0_channels
ch_wr_slverr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_slverr;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_tokens	dma_axi64/dma_axi64_core0_channels.v	/^   wire [8*`TOKEN_BITS-1:0]  ch_wr_tokens;$/;"	n	module:dma_axi64_core0_channels
ch_wr_tokens	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [8*`TOKEN_BITS-1:0]  ch_wr_tokens;$/;"	p	module:dma_axi64_core0_channels_mux
ch_wr_transfer	dma_axi64/dma_axi64_core0_channels.v	/^   wire [7:0]              ch_wr_transfer;$/;"	n	module:dma_axi64_core0_channels
ch_wr_transfer	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [7:0]           ch_wr_transfer;$/;"	p	module:dma_axi64_core0_channels_mux
ch_x	dma_axi64/prgen_demux8.v	/^   output [8*WIDTH-1:0]    ch_x;$/;"	p	module:prgen_demux8
ch_x	dma_axi64/prgen_demux8.v	/^   reg [8*WIDTH-1:0]       ch_x;$/;"	r	module:prgen_demux8
ch_x	dma_axi64/prgen_mux8.v	/^   input [8*WIDTH-1:0]     ch_x;$/;"	p	module:prgen_mux8
ch_x	dma_axi64/prgen_or8.v	/^   input [8*WIDTH-1:0]     ch_x;$/;"	p	module:prgen_or8
ch_x	dma_axi64/prgen_scatter8_1.v	/^   input [8*1-1:0]    ch_x;$/;"	p	module:prgen_scatter8_1
clear	dma_axi64/prgen_rawstat.v	/^   input            clear;$/;"	p	module:prgen_rawstat
clear_bus	dma_axi64/prgen_rawstat.v	/^   wire [SIZE-1:0]     clear_bus;$/;"	n	module:prgen_rawstat
clk	dma_axi64/dma_axi64.v	/^  input                                clk;$/;"	p	module:dma_axi64
clk	dma_axi64/dma_axi64_apb_mux.v	/^   input                 clk;$/;"	p	module:dma_axi64_apb_mux
clk	dma_axi64/dma_axi64_core0.v	/^   input              clk;$/;"	p	module:dma_axi64_core0
clk	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_arbiter
clk	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_axim_cmd
clk	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_axim_rd
clk	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_axim_rdata
clk	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_axim_resp
clk	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_axim_timeout
clk	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_axim_wdata
clk	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_axim_wr
clk	dma_axi64/dma_axi64_core0_ch.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_ch
clk	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_ch_calc
clk	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_ch_calc_addr
clk	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input                   clk;$/;"	p	module:dma_axi64_core0_ch_calc_joint
clk	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input                   clk;$/;"	p	module:dma_axi64_core0_ch_calc_size
clk	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_ch_empty
clk	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
clk	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
clk	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_ch_offsets
clk	dma_axi64/dma_axi64_core0_ch_outs.v	/^   input                    clk;$/;"	p	module:dma_axi64_core0_ch_outs
clk	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   input                    clk;$/;"	p	module:dma_axi64_core0_ch_periph_mux
clk	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
clk	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input                  clk;$/;"	p	module:dma_axi64_core0_ch_reg
clk	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input                  clk;$/;"	p	module:dma_axi64_core0_ch_reg_size
clk	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input                    clk;$/;"	p	module:dma_axi64_core0_ch_remain
clk	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
clk	dma_axi64/dma_axi64_core0_channels.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_channels
clk	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input                 clk;$/;"	p	module:dma_axi64_core0_channels_apb_mux
clk	dma_axi64/dma_axi64_core0_ctrl.v	/^   input                    clk;$/;"	p	module:dma_axi64_core0_ctrl
clk	dma_axi64/dma_axi64_core0_top.v	/^   input             clk;$/;"	p	module:dma_axi64_core0_top
clk	dma_axi64/dma_axi64_core0_wdt.v	/^   input               clk;$/;"	p	module:dma_axi64_core0_wdt
clk	dma_axi64/dma_axi64_dual_core.v	/^   input                   clk;$/;"	p	module:dma_axi64_dual_core
clk	dma_axi64/dma_axi64_reg.v	/^   input                       clk;$/;"	p	module:dma_axi64_reg
clk	dma_axi64/dma_axi64_reg_core0.v	/^   input                       clk;$/;"	p	module:dma_axi64_reg_core0
clk	dma_axi64/prgen_delay.v	/^   input               clk;$/;"	p	module:prgen_delay
clk	dma_axi64/prgen_fifo.v	/^   input                      clk;$/;"	p	module:prgen_fifo
clk	dma_axi64/prgen_joint_stall.v	/^   input               clk;$/;"	p	module:prgen_joint_stall
clk	dma_axi64/prgen_min3.v	/^   input          clk;$/;"	p	module:prgen_min3
clk	dma_axi64/prgen_rawstat.v	/^   input            clk;$/;"	p	module:prgen_rawstat
clk	dma_axi64/prgen_stall.v	/^   input               clk;$/;"	p	module:prgen_stall
clk	verif/APB/apb_inf.sv	/^interface apb_inf(input clk,reset);$/;"	p	interface:apb_inf
clk	verif/AXI/axi_inf.sv	/^interface axi_inf(input clk,reset);$/;"	p	interface:axi_inf
clk	verif/PERIPH/periph_inf.sv	/^interface periph_inf(input clk,reset);$/;"	p	interface:periph_inf
clk	verif/TOP/dma_ctrl_assertion.sv	/^  input                                clk;$/;"	p	module:dma_ctrl_assertion
clk	verif/TOP/top.sv	/^  reg clk,reset;$/;"	r	module:top
clk_en	dma_axi64/dma_axi64_core0.v	/^   wire              clk_en;$/;"	n	module:dma_axi64_core0
clk_en	dma_axi64/dma_axi64_core0_ch.v	/^   wire             clk_en;$/;"	n	module:dma_axi64_core0_ch
clk_out	dma_axi64/dma_axi64_core0_top.v	/^   wire             clk_out;$/;"	n	module:dma_axi64_core0_top
clkdiv	dma_axi64/dma_axi64_core0_top.v	/^   input [3:0]             clkdiv;    $/;"	p	module:dma_axi64_core0_top
clkdiv	dma_axi64/dma_axi64_reg_core0.v	/^   output [3:0]               clkdiv;$/;"	p	module:dma_axi64_reg_core0
clken	dma_axi64/dma_axi64_core0.v	/^   input              clken;$/;"	p	module:dma_axi64_core0
clken	dma_axi64/dma_axi64_core0_ch.v	/^   input             clken;$/;"	p	module:dma_axi64_core0_ch
clken	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             clken;$/;"	p	module:dma_axi64_core0_ch_empty
clken	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   input             clken;$/;"	p	module:dma_axi64_core0_ch_periph_mux
clken	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              clken;$/;"	p	module:dma_axi64_core0_ch_reg
clken	dma_axi64/dma_axi64_core0_channels.v	/^   input             clken;$/;"	p	module:dma_axi64_core0_channels
clken	dma_axi64/dma_axi64_core0_top.v	/^   wire             clken;$/;"	n	module:dma_axi64_core0_top
clr	dma_axi64/dma_axi64_core0_axim_resp.v	/^   output               clr;$/;"	p	module:dma_axi64_core0_axim_resp
clr	dma_axi64/dma_axi64_core0_ch_outs.v	/^   input             clr;$/;"	p	module:dma_axi64_core0_ch_outs
clr	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   input             clr;$/;"	p	module:dma_axi64_core0_ch_periph_mux
clr_last	dma_axi64/dma_axi64_core0_axim_resp.v	/^   output               clr_last;$/;"	p	module:dma_axi64_core0_axim_resp
clr_last_pre	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               clr_last_pre;$/;"	n	module:dma_axi64_core0_axim_resp
clr_line	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             clr_line;            $/;"	p	module:dma_axi64_core0_ch_offsets
clr_pre	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               clr_pre;$/;"	n	module:dma_axi64_core0_axim_resp
clr_remain	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output [10-`X_BITS-1:0]         clr_remain;$/;"	p	module:dma_axi64_core0_ch_offsets
clr_stall	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             clr_stall;$/;"	p	module:dma_axi64_core0_ctrl
clr_valid	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   input             clr_valid;$/;"	p	module:dma_axi64_core0_ch_periph_mux
cmd	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               cmd;$/;"	n	module:dma_axi64_core0_axim_cmd
cmd	dma_axi64/dma_axi64_core0_ch_outs.v	/^   input             cmd;$/;"	p	module:dma_axi64_core0_ch_outs
cmd_counter	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [`CMD_CNT_BITS-1:0]      cmd_counter;$/;"	n	module:dma_axi64_core0_ch_reg
cmd_counter_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`CMD_CNT_BITS-1:0]      cmd_counter_reg;    $/;"	r	module:dma_axi64_core0_ch_reg
cmd_data_empty	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_data_empty;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_data_fifo	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   cmd_data_fifo($/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_fifo
cmd_data_full	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_data_full;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_data_pop	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_data_pop;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_data_push	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_data_push;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_empty	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_empty;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_fifo	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   cmd_fifo($/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_fifo
cmd_full	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               cmd_full;$/;"	p	module:dma_axi64_core0_axim_cmd
cmd_full	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_full;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_full	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             cmd_full;$/;"	p	module:dma_axi64_core0_ctrl
cmd_last	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              cmd_last;$/;"	n	module:dma_axi64_core0_ch_reg
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last; \/\/1$/;"	r	class:ch7_cmd_reg3
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last;$/;"	r	class:ch0_cmd_reg3
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last;$/;"	r	class:ch1_cmd_reg3
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last;$/;"	r	class:ch2_cmd_reg3
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last;$/;"	r	class:ch3_cmd_reg3
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last;$/;"	r	class:ch4_cmd_reg3
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last;$/;"	r	class:ch5_cmd_reg3
cmd_last	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_last;$/;"	r	class:ch6_cmd_reg3
cmd_last_a	verif/TOP/dma_addr.h	/^  static bit        cmd_last_a                [7:0];$/;"	v	typeref:typename:bit[]
cmd_last_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  cmd_last_reg;$/;"	r	module:dma_axi64_core0_ch_reg
cmd_line	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               cmd_line;$/;"	p	module:dma_axi64_core0_axim_cmd
cmd_line	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               cmd_line;$/;"	n	module:dma_axi64_core0_axim_cmd
cmd_line_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               cmd_line_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
cmd_next_addr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [32-1:2]      cmd_next_addr;$/;"	n	module:dma_axi64_core0_ch_reg
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr; \/\/30$/;"	r	class:ch7_cmd_reg3
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr;$/;"	r	class:ch0_cmd_reg3
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr;$/;"	r	class:ch1_cmd_reg3
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr;$/;"	r	class:ch2_cmd_reg3
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr;$/;"	r	class:ch3_cmd_reg3
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr;$/;"	r	class:ch4_cmd_reg3
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr;$/;"	r	class:ch5_cmd_reg3
cmd_next_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:0] cmd_next_addr;$/;"	r	class:ch6_cmd_reg3
cmd_next_addr_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [32-1:2]          cmd_next_addr_reg;$/;"	r	module:dma_axi64_core0_ch_reg
cmd_num	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output [2:0]           cmd_num;$/;"	p	module:dma_axi64_core0_axim_cmd
cmd_pending	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               cmd_pending;$/;"	p	module:dma_axi64_core0_axim_cmd
cmd_pending	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg                   cmd_pending;$/;"	r	module:dma_axi64_core0_axim_cmd
cmd_pending	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             cmd_pending;$/;"	p	module:dma_axi64_core0_ctrl
cmd_pop	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_pop;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_pop_d	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_pop_d;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_port	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               cmd_port;$/;"	p	module:dma_axi64_core0_axim_cmd
cmd_port_num	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              cmd_port_num;$/;"	n	module:dma_axi64_core0_ch_reg
cmd_port_num_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  cmd_port_num_reg;$/;"	r	module:dma_axi64_core0_ch_reg
cmd_push	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               cmd_push;$/;"	n	module:dma_axi64_core0_axim_wdata
cmd_set_int	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              cmd_set_int;$/;"	n	module:dma_axi64_core0_ch_reg
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int; \/\/1$/;"	r	class:ch7_cmd_reg3
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int;$/;"	r	class:ch0_cmd_reg3
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int;$/;"	r	class:ch1_cmd_reg3
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int;$/;"	r	class:ch2_cmd_reg3
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int;$/;"	r	class:ch3_cmd_reg3
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int;$/;"	r	class:ch4_cmd_reg3
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int;$/;"	r	class:ch5_cmd_reg3
cmd_set_int	verif/REG/dma_ctrl_reg_block.sv	/^	bit cmd_set_int;$/;"	r	class:ch6_cmd_reg3
cmd_set_int_a	verif/TOP/dma_addr.h	/^  static bit        cmd_set_int_a             [7:0];$/;"	v	typeref:typename:bit[]
cmd_set_int_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  cmd_set_int_reg;$/;"	r	module:dma_axi64_core0_ch_reg
cmd_split	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               cmd_split;$/;"	p	module:dma_axi64_core0_axim_cmd
configure_command	verif/APB/apb_gen.sv	/^  task configure_command(int i);$/;"	t	class:apb_gen
configure_interupt_controller	verif/APB/apb_gen.sv	/^  task configure_interupt_controller(int i);$/;"	t	class:apb_gen
configure_start_ch	verif/APB/apb_gen.sv	/^  task configure_start_ch(int ch_count);$/;"	t	class:apb_gen
configure_static_registers	verif/APB/apb_gen.sv	/^  task configure_static_registers(int i);$/;"	t	class:apb_gen
core0_ch0_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch0_int0_stat;$/;"	r	class:int0_status
core0_ch1_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch1_int0_stat;$/;"	r	class:int0_status
core0_ch2_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch2_int0_stat;$/;"	r	class:int0_status
core0_ch3_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch3_int0_stat;$/;"	r	class:int0_status
core0_ch4_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch4_int0_stat;$/;"	r	class:int0_status
core0_ch5_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch5_int0_stat;$/;"	r	class:int0_status
core0_ch6_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch6_int0_stat;$/;"	r	class:int0_status
core0_ch7_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_ch7_int0_stat;$/;"	r	class:int0_status
core0_ch_start	dma_axi64/dma_axi64_dual_core.v	/^   wire [7:0]                   core0_ch_start;$/;"	n	module:dma_axi64_dual_core
core0_ch_start	dma_axi64/dma_axi64_reg.v	/^   output [7:0]               core0_ch_start;$/;"	p	module:dma_axi64_reg
core0_ch_start	verif/REG/dma_ctrl_reg_block.sv	/^class core0_ch_start;$/;"	C
core0_ch_start_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup core0_ch_start_cg;$/;"	V	class:core0_ch_start
core0_ch_start_i	verif/REG/dma_ctrl_reg_block.sv	/^core0_ch_start core0_ch_start_i = new();$/;"	r	class:dma_ctrl_reg_block
core0_channel_start	verif/REG/dma_ctrl_reg_block.sv	/^	bit [6:0] core0_channel_start;$/;"	r	class:core0_ch_start
core0_clkdiv	dma_axi64/dma_axi64_dual_core.v	/^   wire [3:0]                   core0_clkdiv;$/;"	n	module:dma_axi64_dual_core
core0_clkdiv	dma_axi64/dma_axi64_reg.v	/^   output [3:0]               core0_clkdiv;$/;"	p	module:dma_axi64_reg
core0_idle	dma_axi64/dma_axi64_dual_core.v	/^   wire                   core0_idle;$/;"	n	module:dma_axi64_dual_core
core0_idle	dma_axi64/dma_axi64_reg.v	/^   input                   core0_idle;$/;"	p	module:dma_axi64_reg
core0_joint_mode	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_joint_mode;$/;"	r	class:core0_joint_mode
core0_joint_mode	verif/REG/dma_ctrl_reg_block.sv	/^class core0_joint_mode;$/;"	C
core0_joint_mode_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup core0_joint_mode_cg;$/;"	V	class:core0_joint_mode
core0_joint_mode_i	verif/REG/dma_ctrl_reg_block.sv	/^core0_joint_mode core0_joint_mode_i = new();$/;"	r	class:dma_ctrl_reg_block
core0_priority	verif/REG/dma_ctrl_reg_block.sv	/^class core0_priority;$/;"	C
core0_priority_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup core0_priority_cg;$/;"	V	class:core0_priority
core0_priority_i	verif/REG/dma_ctrl_reg_block.sv	/^core0_priority core0_priority_i = new();$/;"	r	class:dma_ctrl_reg_block
core0_rd_prio_high	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_rd_prio_high;$/;"	r	class:core0_priority
core0_rd_prio_high_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [6:4] core0_rd_prio_high_num;$/;"	r	class:core0_priority
core0_rd_prio_top	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_rd_prio_top;$/;"	r	class:core0_priority
core0_rd_prio_top_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [2:0] core0_rd_prio_top_num;$/;"	r	class:core0_priority
core0_wr_prio_high	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_wr_prio_high;$/;"	r	class:core0_priority
core0_wr_prio_high_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] core0_wr_prio_high_num;$/;"	r	class:core0_priority
core0_wr_prio_top	verif/REG/dma_ctrl_reg_block.sv	/^	bit core0_wr_prio_top;$/;"	r	class:core0_priority
core0_wr_prio_top_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] core0_wr_prio_top_num;$/;"	r	class:core0_priority
core1_ch0_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch0_int0_stat;$/;"	r	class:int0_status
core1_ch1_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch1_int0_stat;$/;"	r	class:int0_status
core1_ch2_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch2_int0_stat;$/;"	r	class:int0_status
core1_ch3_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch3_int0_stat;$/;"	r	class:int0_status
core1_ch4_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch4_int0_stat;$/;"	r	class:int0_status
core1_ch5_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch5_int0_stat;$/;"	r	class:int0_status
core1_ch6_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch6_int0_stat;$/;"	r	class:int0_status
core1_ch7_int0_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit core1_ch7_int0_stat;$/;"	r	class:int0_status
count	dma_axi64/prgen_stall.v	/^   reg [DEPTH-1:0]           count;$/;"	r	module:prgen_stall
count_ch_fifo	dma_axi64/prgen_joint_stall.v	/^   reg [2:0]               count_ch_fifo;$/;"	r	module:prgen_joint_stall
count_ch_fifo_pre	dma_axi64/prgen_joint_stall.v	/^   wire [2:0]               count_ch_fifo_pre;$/;"	n	module:prgen_joint_stall
counter	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   reg [`TIMEOUT_BITS-1:0]    counter;$/;"	r	module:dma_axi64_core0_axim_timeout
counter	dma_axi64/dma_axi64_core0_ch_outs.v	/^   reg [`TIMEOUT_BITS-1:0]  counter;$/;"	r	module:dma_axi64_core0_ch_outs
counter	dma_axi64/dma_axi64_core0_wdt.v	/^   reg [`WDT_BITS-1:0]           counter;$/;"	r	module:dma_axi64_core0_wdt
cross_start	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               cross_start;$/;"	n	module:dma_axi64_core0_axim_cmd
cross_start_d	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               cross_start_d;$/;"	n	module:dma_axi64_core0_axim_cmd
current_active	dma_axi64/dma_axi64_core0_arbiter.v	/^   reg [7:0]             current_active;$/;"	r	module:dma_axi64_core0_arbiter
current_burst_start	dma_axi64/dma_axi64_core0_wdt.v	/^   wire               current_burst_start;$/;"	n	module:dma_axi64_core0_wdt
current_ch_active	dma_axi64/dma_axi64_core0_wdt.v	/^   wire               current_ch_active;$/;"	n	module:dma_axi64_core0_wdt
current_ready_only	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             current_ready_only;$/;"	n	module:dma_axi64_core0_arbiter
data	verif/APB/apb_tx.sv	/^  rand bit [31:0] data;$/;"	r	class:apb_tx
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch0_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch1_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch2_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch3_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch4_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch5_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch6_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_ch_active_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_ch_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_ch_start_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_cmd_outs_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_cmd_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_cmd_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_cmd_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_cmd_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_count_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_fifo_fullness_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_int_clear_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_int_enable_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_int_rawstat_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_int_status_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_read_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_restrict_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_static_reg0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_static_reg1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_static_reg2.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_static_reg3.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_static_reg4.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:ch7_write_offset_reg.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:core0_ch_start.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:core0_joint_mode.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:core0_priority.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:idle.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:int0_status.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:periph_rx_ctrl.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:periph_tx_ctrl.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:user_core0_def_status0.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:user_core0_def_status1.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	p	function:user_def_status.write
data	verif/REG/dma_ctrl_reg_block.sv	/^	function void write_reg(reg [31:0] addr, reg[31:0] data);$/;"	p	function:dma_ctrl_reg_block.write_reg
data_empty	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               data_empty;$/;"	n	module:dma_axi64_core0_axim_wdata
data_fifo	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   data_fifo($/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_fifo
data_full	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               data_full;$/;"	n	module:dma_axi64_core0_axim_wdata
data_fullness	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [2:0]               data_fullness;$/;"	r	module:dma_axi64_core0_axim_wdata
data_fullness_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [2:0]               data_fullness_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
data_fullness_pre	dma_axi64/prgen_joint_stall.v	/^   input [2:0]               data_fullness_pre;$/;"	p	module:prgen_joint_stall
data_in	dma_axi64/prgen_swap_32.v	/^   input [31:0]        data_in;$/;"	p	module:prgen_swap32
data_in	dma_axi64/prgen_swap_64.v	/^   input [63:0]        data_in;$/;"	p	module:prgen_swap64
data_in_high	dma_axi64/prgen_swap_64.v	/^   wire [31:0]            data_in_high;$/;"	n	module:prgen_swap64
data_in_low	dma_axi64/prgen_swap_64.v	/^   wire [31:0]            data_in_low;$/;"	n	module:prgen_swap64
data_match	verif/TOP/dma_common.sv	/^  static int data_match;$/;"	r	class:dma_common
data_mismatch	verif/TOP/dma_common.sv	/^  static int data_mismatch;$/;"	r	class:dma_common
data_out	dma_axi64/prgen_swap_32.v	/^   output [31:0]       data_out;$/;"	p	module:prgen_swap32
data_out	dma_axi64/prgen_swap_32.v	/^   reg [31:0]            data_out;$/;"	r	module:prgen_swap32
data_out	dma_axi64/prgen_swap_64.v	/^   output [63:0]       data_out;$/;"	p	module:prgen_swap64
data_out_high	dma_axi64/prgen_swap_64.v	/^   wire [31:0]            data_out_high;$/;"	n	module:prgen_swap64
data_out_low	dma_axi64/prgen_swap_64.v	/^   wire [31:0]            data_out_low;$/;"	n	module:prgen_swap64
data_pending	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               data_pending;$/;"	n	module:dma_axi64_core0_axim_wdata
data_pending_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               data_pending_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
data_pop	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               data_pop;$/;"	n	module:dma_axi64_core0_axim_wdata
data_push	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               data_push;$/;"	n	module:dma_axi64_core0_axim_wdata
data_ready	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               data_ready;$/;"	n	module:dma_axi64_core0_axim_wdata
data_t	verif/APB/apb_gen.sv	/^  bit [31:0] data_t;$/;"	r	class:apb_gen
decerr	dma_axi64/dma_axi64_core0_axim_resp.v	/^   output               decerr;$/;"	p	module:dma_axi64_core0_axim_resp
decerr_pre	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               decerr_pre;$/;"	n	module:dma_axi64_core0_axim_resp
delay_bvalid	dma_axi64/dma_axi64_core0_axim_wr.v	/^   prgen_delay #(1) delay_bvalid(.clk(clk), .reset(reset), .din(BVALID), .dout(BVALID_d));$/;"	i	module:dma_axi64_core0_axim_wr	typeref:module:prgen_delay
delay_calc0	dma_axi64/dma_axi64_core0_ch_calc.v	/^   prgen_delay #(1) delay_calc0(.clk(clk), .reset(reset), .din(ch_update), .dout(ch_update_d));$/;"	i	module:dma_axi64_core0_ch_calc	typeref:module:prgen_delay
delay_calc1	dma_axi64/dma_axi64_core0_ch_calc.v	/^   prgen_delay #(1) delay_calc1(.clk(clk), .reset(reset), .din(ch_update_d), .dout(ch_update_d2)/;"	i	module:dma_axi64_core0_ch_calc	typeref:module:prgen_delay
delay_calc2	dma_axi64/dma_axi64_core0_ch_calc.v	/^   prgen_delay #(1) delay_calc2(.clk(clk), .reset(reset), .din(ch_update_d2), .dout(ch_update_d3/;"	i	module:dma_axi64_core0_ch_calc	typeref:module:prgen_delay
delay_ch_update	dma_axi64/dma_axi64_core0_ch_reg.v	/^   prgen_delay #(1) delay_ch_update (.clk(clk), .reset(reset), .din(ch_update), .dout(ch_update_/;"	i	module:dma_axi64_core0_ch_reg	typeref:module:prgen_delay
delay_clr	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   prgen_delay #(1) delay_clr(.clk(clk), .reset(reset), .din(rd_clr_line_pre), .dout(rd_clr_line/;"	i	module:dma_axi64_core0_axim_rdata	typeref:module:prgen_delay
delay_clr	dma_axi64/dma_axi64_core0_axim_resp.v	/^   prgen_delay #(1) delay_clr(.clk(clk), .reset(reset), .din(clr_pre), .dout(clr));$/;"	i	module:dma_axi64_core0_axim_resp	typeref:module:prgen_delay
delay_clr2	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   prgen_delay #(1) delay_clr2(.clk(clk), .reset(reset), .din(rd_clr_line_pre_d), .dout(rd_clr_l/;"	i	module:dma_axi64_core0_axim_rdata	typeref:module:prgen_delay
delay_clr_last	dma_axi64/dma_axi64_core0_axim_resp.v	/^   prgen_delay #(1) delay_clr_last(.clk(clk), .reset(reset), .din(clr_last_pre), .dout(clr_last)/;"	i	module:dma_axi64_core0_axim_resp	typeref:module:prgen_delay
delay_clr_line	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   prgen_delay #(2) delay_clr_line (.clk(clk), .reset(reset), .din(wr_clr_line_pre), .dout(wr_cl/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_delay
delay_cmd_line	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   prgen_delay #(1) delay_cmd_line (.clk(clk), .reset(reset), .din(cmd_line_pre), .dout(cmd_line/;"	i	module:dma_axi64_core0_axim_cmd	typeref:module:prgen_delay
delay_cmd_pop	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   prgen_delay #(1) delay_cmd_pop (.clk(clk), .reset(reset), .din(cmd_pop), .dout(cmd_pop_d));$/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_delay
delay_counter	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg [`DELAY_BITS-1:0]    delay_counter;$/;"	r	module:dma_axi64_core0_ctrl
delay_cross_start	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   prgen_delay #(1) delay_cross_start (.clk(clk), .reset(reset), .din(cross_start), .dout(cross_/;"	i	module:dma_axi64_core0_axim_cmd	typeref:module:prgen_delay
delay_decerr	dma_axi64/dma_axi64_core0_axim_resp.v	/^   prgen_delay #(1) delay_decerr(.clk(clk), .reset(reset), .din(decerr_pre), .dout(decerr));$/;"	i	module:dma_axi64_core0_axim_resp	typeref:module:prgen_delay
delay_fifo_not_ready	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   prgen_delay #(1) delay_fifo_not_ready (.clk(clk), .reset(reset), .din(fifo_not_ready_pre), .d/;"	i	module:dma_axi64_core0_ch_calc_size	typeref:module:prgen_delay
delay_fifo_rd0	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   prgen_delay #(1) delay_fifo_rd0    (.clk(clk), .reset(reset), .din(fifo_rd), .dout(fifo_rd_d)/;"	i	module:dma_axi64_core0_ch_rd_slicer	typeref:module:prgen_delay
delay_fifo_rd1	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   prgen_delay #(1) delay_fifo_rd1    (.clk(clk), .reset(reset), .din(slice_rd_pre), .dout(slice/;"	i	module:dma_axi64_core0_ch_rd_slicer	typeref:module:prgen_delay
delay_fifo_rd2	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   prgen_delay #(1) delay_fifo_rd2    (.clk(clk), .reset(reset), .din(slice_rd), .dout(slice_rd_/;"	i	module:dma_axi64_core0_ch_rd_slicer	typeref:module:prgen_delay
delay_fifo_rd_valid	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   prgen_delay #(2) delay_fifo_rd_valid (.clk(clk), .reset(reset), .din(fifo_rd_d), .dout(slice_/;"	i	module:dma_axi64_core0_ch_rd_slicer	typeref:module:prgen_delay
delay_high_addr	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   prgen_delay #(1) delay_high_addr (.clk(clk), .reset(reset), .din(high_addr_pre), .dout(high_a/;"	i	module:dma_axi64_core0_axim_cmd	typeref:module:prgen_delay
delay_idle	dma_axi64/dma_axi64_core0_ch.v	/^   prgen_delay #(1) delay_idle (.clk(clk), .reset(reset), .din(idle_pre), .dout(idle));$/;"	i	module:dma_axi64_core0_ch	typeref:module:prgen_delay
delay_joint_fifo_rd	dma_axi64/prgen_joint_stall.v	/^   prgen_delay #(2) delay_joint_fifo_rd (.clk(clk), .reset(reset), .din(rd_transfer_joint), .dou/;"	i	module:prgen_joint_stall	typeref:module:prgen_delay
delay_joint_in_prog	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   prgen_delay #(1) delay_joint_in_prog (.clk(clk), .reset(reset), .din(joint_in_prog), .dout(jo/;"	i	module:dma_axi64_core0_ch_fifo_ptr	typeref:module:prgen_delay
delay_joint_not_ready	dma_axi64/prgen_joint_stall.v	/^   prgen_delay #(1) delay_joint_not_ready (.clk(clk), .reset(reset), .din(joint_not_ready_pre), /;"	i	module:prgen_joint_stall	typeref:module:prgen_delay
delay_max_size_update	dma_axi64/dma_axi64_core0_ch_reg.v	/^   prgen_delay #(1) delay_max_size_update (.clk(clk), .reset(reset), .din(burst_max_size_update_/;"	i	module:dma_axi64_core0_ch_reg	typeref:module:prgen_delay
delay_pending	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   prgen_delay #(1) delay_pending (.clk(clk), .reset(reset), .din(data_pending_pre), .dout(data_/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_delay
delay_pslverr1	dma_axi64/dma_axi64_dual_core.v	/^   prgen_delay #(1) delay_pslverr1 (.clk(clk), .reset(reset), .din(psel1), .dout(pslverr1)); \/\//;"	i	module:dma_axi64_dual_core	typeref:module:prgen_delay
delay_rd_clr	dma_axi64/dma_axi64_core0_ch.v	/^   prgen_delay #(1) delay_rd_clr (.clk(clk), .reset(reset), .din(rd_clr), .dout(rd_clr_d));$/;"	i	module:dma_axi64_core0_ch	typeref:module:prgen_delay
delay_rd_clr_outs	dma_axi64/dma_axi64_core0_ch.v	/^   prgen_delay #(1) delay_rd_clr_outs (.clk(clk), .reset(reset), .din(rd_clr_outs_d_pre), .dout(/;"	i	module:dma_axi64_core0_ch	typeref:module:prgen_delay
delay_ready	dma_axi64/dma_axi64_core0_axim_rd.v	/^   prgen_delay #(1) delay_ready(.clk(clk), .reset(reset), .din(RREADY_out), .dout(RREADY));$/;"	i	module:dma_axi64_core0_axim_rd	typeref:module:prgen_delay
delay_ready	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   prgen_delay #(1) delay_ready  (.clk(clk), .reset(reset), .din(periph_ready_pre), .dout(periph/;"	i	module:dma_axi64_core0_ch_periph_mux	typeref:module:prgen_delay
delay_rvalid	dma_axi64/dma_axi64_core0_axim_rd.v	/^   prgen_delay #(1) delay_rvalid(.clk(clk), .reset(reset), .din(RVALID), .dout(RVALID_d));$/;"	i	module:dma_axi64_core0_axim_rd	typeref:module:prgen_delay
delay_slverr	dma_axi64/dma_axi64_core0_axim_resp.v	/^   prgen_delay #(1) delay_slverr(.clk(clk), .reset(reset), .din(slverr_pre), .dout(slverr));$/;"	i	module:dma_axi64_core0_axim_resp	typeref:module:prgen_delay
delay_stall	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   prgen_delay #(1) delay_stall (.clk(clk), .reset(reset), .din(wr_clr_line_stall_pre), .dout(wr/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_delay
delay_wr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   prgen_delay #(1) delay_wr(.clk(clk), .reset(reset), .din(slice_wr), .dout(slice_wr_fifo));$/;"	i	module:dma_axi64_core0_ch_wr_slicer	typeref:module:prgen_delay
delay_wr0	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   prgen_delay #(1) delay_wr0(.clk(clk), .reset(reset), .din(slice_wr_pre), .dout(slice_wr));$/;"	i	module:dma_axi64_core0_ch_wr_slicer	typeref:module:prgen_delay
delay_wr_clr	dma_axi64/dma_axi64_core0_ch.v	/^   prgen_delay #(1) delay_wr_clr (.clk(clk), .reset(reset), .din(wr_clr), .dout(wr_clr_d));$/;"	i	module:dma_axi64_core0_ch	typeref:module:prgen_delay
delay_wr_clr_outs	dma_axi64/dma_axi64_core0_ch.v	/^   prgen_delay #(1) delay_wr_clr_outs (.clk(clk), .reset(reset), .din(wr_clr_outs_d_pre), .dout(/;"	i	module:dma_axi64_core0_ch	typeref:module:prgen_delay
delay_wr_transfer	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   prgen_delay #(1) delay_wr_transfer (.clk(clk), .reset(reset), .din(wr_transfer_pre), .dout(wr/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_delay
din	dma_axi64/prgen_delay.v	/^   input               din;$/;"	p	module:prgen_delay
din	dma_axi64/prgen_fifo.v	/^   input [WIDTH-1:0]           din;$/;"	p	module:prgen_fifo
din	dma_axi64/prgen_stall.v	/^   input               din;$/;"	p	module:prgen_stall
direct_wsize	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [4-1:0]       direct_wsize;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
dma_axi64	dma_axi64/dma_axi64.v	/^module dma_axi64(clk,reset,scan_en,idle,INT,periph_tx_req,periph_tx_clr,periph_rx_req,periph_rx_/;"	m
dma_axi64_apb_mux	dma_axi64/dma_axi64_apb_mux.v	/^module  dma_axi64_apb_mux (clk,reset,pclken,psel,penable,pwrite,paddr,prdata,pslverr,pready,psel/;"	m
dma_axi64_apb_mux	dma_axi64/dma_axi64_dual_core.v	/^   dma_axi64_apb_mux  dma_axi64_apb_mux ($/;"	i	module:dma_axi64_dual_core	typeref:module:dma_axi64_apb_mux
dma_axi64_axim_rcmd	dma_axi64/dma_axi64_core0_axim_rd.v	/^   dma_axi64_axim_rcmd ($/;"	i	module:dma_axi64_core0_axim_rd	typeref:module:dma_axi64_core0_axim_cmd
dma_axi64_axim_rdata	dma_axi64/dma_axi64_core0_axim_rd.v	/^   dma_axi64_axim_rdata ($/;"	i	module:dma_axi64_core0_axim_rd	typeref:module:dma_axi64_core0_axim_rdata
dma_axi64_axim_rresp	dma_axi64/dma_axi64_core0_axim_rd.v	/^   dma_axi64_axim_rresp ($/;"	i	module:dma_axi64_core0_axim_rd	typeref:module:dma_axi64_core0_axim_resp
dma_axi64_axim_timeout	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   dma_axi64_core0_axim_timeout  dma_axi64_axim_timeout ($/;"	i	module:dma_axi64_core0_axim_cmd	typeref:module:dma_axi64_core0_axim_timeout
dma_axi64_axim_timeout	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   dma_axi64_core0_axim_timeout  dma_axi64_axim_timeout ($/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:dma_axi64_core0_axim_timeout
dma_axi64_axim_wcmd	dma_axi64/dma_axi64_core0_axim_wr.v	/^   dma_axi64_axim_wcmd ($/;"	i	module:dma_axi64_core0_axim_wr	typeref:module:dma_axi64_core0_axim_cmd
dma_axi64_axim_wdata	dma_axi64/dma_axi64_core0_axim_wr.v	/^   dma_axi64_axim_wdata ($/;"	i	module:dma_axi64_core0_axim_wr	typeref:module:dma_axi64_core0_axim_wdata
dma_axi64_axim_wresp	dma_axi64/dma_axi64_core0_axim_wr.v	/^   dma_axi64_axim_wresp ($/;"	i	module:dma_axi64_core0_axim_wr	typeref:module:dma_axi64_core0_axim_resp
dma_axi64_ch_calc_addr	dma_axi64/dma_axi64_core0_ch_calc.v	/^   dma_axi64_ch_calc_addr ($/;"	i	module:dma_axi64_core0_ch_calc	typeref:module:dma_axi64_core0_ch_calc_addr
dma_axi64_ch_calc_rd	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_ch_calc_rd ($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_calc
dma_axi64_ch_calc_size	dma_axi64/dma_axi64_core0_ch_calc.v	/^   dma_axi64_ch_calc_size ($/;"	i	module:dma_axi64_core0_ch_calc	typeref:module:dma_axi64_core0_ch_calc_size
dma_axi64_ch_calc_wr	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_ch_calc_wr ($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_calc
dma_axi64_ch_fifo	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   dma_axi64_ch_fifo ($/;"	i	module:dma_axi64_core0_ch_fifo_ctrl	typeref:module:dma_axi64_core0_ch_fifo
dma_axi64_ch_fifo_ctrl	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_ch_fifo_ctrl ($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_fifo_ctrl
dma_axi64_ch_fifo_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   dma_axi64_ch_fifo_ptr ($/;"	i	module:dma_axi64_core0_ch_fifo_ctrl	typeref:module:dma_axi64_core0_ch_fifo_ptr
dma_axi64_ch_offsets_rd	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_ch_offsets_rd ($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_offsets
dma_axi64_ch_offsets_wr	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_ch_offsets_wr ($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_offsets
dma_axi64_ch_outs_rd	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_core0_ch_outs dma_axi64_ch_outs_rd($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_outs
dma_axi64_ch_outs_wr	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_core0_ch_outs dma_axi64_ch_outs_wr($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_outs
dma_axi64_ch_periph_mux_rd	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_core0_ch_periph_mux dma_axi64_ch_periph_mux_rd($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_periph_mux
dma_axi64_ch_periph_mux_wr	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_core0_ch_periph_mux dma_axi64_ch_periph_mux_wr($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_periph_mux
dma_axi64_ch_rd_slicer	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   dma_axi64_ch_rd_slicer ($/;"	i	module:dma_axi64_core0_ch_fifo_ctrl	typeref:module:dma_axi64_core0_ch_rd_slicer
dma_axi64_ch_reg	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_ch_reg ($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_reg
dma_axi64_ch_remain	dma_axi64/dma_axi64_core0_ch.v	/^   dma_axi64_ch_remain ($/;"	i	module:dma_axi64_core0_ch	typeref:module:dma_axi64_core0_ch_remain
dma_axi64_ch_wr_slicer	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   dma_axi64_ch_wr_slicer ($/;"	i	module:dma_axi64_core0_ch_fifo_ctrl	typeref:module:dma_axi64_core0_ch_wr_slicer
dma_axi64_channels_apb_mux	dma_axi64/dma_axi64_core0_channels.v	/^   dma_axi64_core0_channels_apb_mux  dma_axi64_channels_apb_mux ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_channels_apb_mux
dma_axi64_channels_mux	dma_axi64/dma_axi64_core0_channels.v	/^   dma_axi64_channels_mux ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_channels_mux
dma_axi64_core0	dma_axi64/dma_axi64_core0.v	/^module dma_axi64_core0(clk,reset,scan_en,idle,ch_int_all_proc,ch_start,periph_tx_req,periph_tx_c/;"	m
dma_axi64_core0	dma_axi64/dma_axi64_core0_top.v	/^   dma_axi64_core0 ($/;"	i	module:dma_axi64_core0_top	typeref:module:dma_axi64_core0
dma_axi64_core0_arbiter	dma_axi64/dma_axi64_core0_arbiter.v	/^module dma_axi64_core0_arbiter(clk,reset,enable,joint_mode,page_cross,joint_req,prio_top,prio_hi/;"	m
dma_axi64_core0_arbiter_rd	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_arbiter_rd ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_arbiter
dma_axi64_core0_arbiter_wr	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_arbiter_wr ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_arbiter
dma_axi64_core0_axim_cmd	dma_axi64/dma_axi64_core0_axim_cmd.v	/^module dma_axi64_core0_axim_cmd(clk,reset,ch_num,burst_start,burst_addr,burst_size,end_line_cmd,/;"	m
dma_axi64_core0_axim_rd	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_axim_rd ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_axim_rd
dma_axi64_core0_axim_rd	dma_axi64/dma_axi64_core0_axim_rd.v	/^module dma_axi64_core0_axim_rd(clk,reset,load_wr,load_wr_num,load_wr_cycle,load_wdata,joint_stal/;"	m
dma_axi64_core0_axim_rdata	dma_axi64/dma_axi64_core0_axim_rdata.v	/^module dma_axi64_core0_axim_rdata(clk,reset,joint_stall,ch_fifo_wr,ch_fifo_wdata,ch_fifo_wsize,c/;"	m
dma_axi64_core0_axim_resp	dma_axi64/dma_axi64_core0_axim_resp.v	/^module dma_axi64_core0_axim_resp(clk,reset,slverr,decerr,clr,clr_last,ch_num_resp,resp_full,AID,/;"	m
dma_axi64_core0_axim_timeout	dma_axi64/dma_axi64_core0_axim_timeout.v	/^module dma_axi64_core0_axim_timeout(clk,reset,VALID,READY,ID,axim_timeout_num,axim_timeout);$/;"	m
dma_axi64_core0_axim_wdata	dma_axi64/dma_axi64_core0_axim_wdata.v	/^module dma_axi64_core0_axim_wdata(clk,reset,rd_transfer,rd_transfer_size,ch_fifo_rd,ch_fifo_rsiz/;"	m
dma_axi64_core0_axim_wr	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_axim_wr ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_axim_wr
dma_axi64_core0_axim_wr	dma_axi64/dma_axi64_core0_axim_wr.v	/^module dma_axi64_core0_axim_wr(clk,reset,wr_cmd_port,wr_last_cmd,wr_line_cmd,wr_ch_num,wr_burst_/;"	m
dma_axi64_core0_ch	dma_axi64/dma_axi64_core0_ch.v	/^module dma_axi64_core0_ch (clk,reset,scan_en,pclk,clken,pclken,psel,penable,paddr,pwrite,pwdata,/;"	m
dma_axi64_core0_ch0	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch0 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_calc	dma_axi64/dma_axi64_core0_ch_calc.v	/^module dma_axi64_core0_ch_calc(clk,reset,load_in_prog,load_req_in_prog,load_addr,ch_update,ch_en/;"	m
dma_axi64_core0_ch_calc_addr	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^module dma_axi64_core0_ch_calc_addr(clk,reset,ch_update_d,load_in_prog,load_addr,go_next_line,bu/;"	m
dma_axi64_core0_ch_calc_joint	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^module dma_axi64_core0_ch_calc_joint(clk,reset,joint_update,ch_end,ch_end_flush,joint_line_req_c/;"	m
dma_axi64_core0_ch_calc_joint	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   dma_axi64_core0_ch_calc_joint ($/;"	i	module:dma_axi64_core0_ch_calc_size	typeref:module:dma_axi64_core0_ch_calc_joint
dma_axi64_core0_ch_calc_size	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^module  dma_axi64_core0_ch_calc_size (clk,reset,ch_update,ch_update_d,ch_update_d2,ch_update_d3,/;"	m
dma_axi64_core0_ch_empty	dma_axi64/dma_axi64_core0_ch_empty.v	/^module dma_axi64_core0_ch_empty (clk,reset,scan_en,pclk,clken,pclken,psel,penable,paddr,pwrite,p/;"	m
dma_axi64_core0_ch_empty1	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch_empty1 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_empty2	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch_empty2 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_empty3	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch_empty3 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_empty4	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch_empty4 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_empty5	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch_empty5 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_empty6	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch_empty6 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_empty7	dma_axi64/dma_axi64_core0_channels.v	/^dma_axi64_core0_ch dma_axi64_core0_ch_empty7 ($/;"	i	module:dma_axi64_core0_channels	typeref:module:dma_axi64_core0_ch
dma_axi64_core0_ch_fifo	dma_axi64/dma_axi64_core0_ch_fifo.v	/^module dma_axi64_core0_ch_fifo (CLK,WR,RD,WR_ADDR,RD_ADDR,DIN,BSEL,DOUT);$/;"	m
dma_axi64_core0_ch_fifo_ctrl	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^module dma_axi64_core0_ch_fifo_ctrl (clk,reset,end_swap,joint_in_prog,wr_outstanding,ch_update,f/;"	m
dma_axi64_core0_ch_fifo_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^module dma_axi64_core0_ch_fifo_ptr(clk,reset,joint_in_prog,wr_outstanding,ch_update,fifo_rd,fifo/;"	m
dma_axi64_core0_ch_offsets	dma_axi64/dma_axi64_core0_ch_offsets.v	/^module dma_axi64_core0_ch_offsets(clk,reset,ch_update,burst_start,burst_last,burst_size,load_req/;"	m
dma_axi64_core0_ch_outs	dma_axi64/dma_axi64_core0_ch_outs.v	/^module dma_axi64_core0_ch_outs(clk,reset,cmd,clr,outs_max,outs,outs_empty,stall,timeout);$/;"	m
dma_axi64_core0_ch_periph_mux	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^module dma_axi64_core0_ch_periph_mux(clk,reset,clken,periph_req,periph_clr,periph_ready,periph_n/;"	m
dma_axi64_core0_ch_rd_slicer	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^module  dma_axi64_core0_ch_rd_slicer (clk,reset,fifo_rd,fifo_rdata,fifo_rsize,rd_align,rd_ptr,rd/;"	m
dma_axi64_core0_ch_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^module dma_axi64_core0_ch_reg(clk,clken,pclken,reset,psel,penable,paddr,pwrite,pwdata,prdata,psl/;"	m
dma_axi64_core0_ch_reg_size	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^module dma_axi64_core0_ch_reg_size(clk,reset,update,start_addr,burst_max_size_reg,burst_max_size/;"	m
dma_axi64_core0_ch_reg_size_rd	dma_axi64/dma_axi64_core0_ch_reg.v	/^   dma_axi64_core0_ch_reg_size_rd ($/;"	i	module:dma_axi64_core0_ch_reg	typeref:module:dma_axi64_core0_ch_reg_size
dma_axi64_core0_ch_reg_size_wr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   dma_axi64_core0_ch_reg_size_wr ($/;"	i	module:dma_axi64_core0_ch_reg	typeref:module:dma_axi64_core0_ch_reg_size
dma_axi64_core0_ch_remain	dma_axi64/dma_axi64_core0_ch_remain.v	/^module dma_axi64_core0_ch_remain(clk,reset,ch_update,wr_outstanding,rd_outstanding,load_req_in_p/;"	m
dma_axi64_core0_ch_wr_slicer	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^module  dma_axi64_core0_ch_wr_slicer (clk,reset,ch_update,rd_clr_line,fifo_wr,fifo_wdata,fifo_ws/;"	m
dma_axi64_core0_channels	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_channels ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_channels
dma_axi64_core0_channels	dma_axi64/dma_axi64_core0_channels.v	/^module dma_axi64_core0_channels(clk,reset,scan_en,pclk,clken,pclken,psel,penable,paddr,pwrite,pw/;"	m
dma_axi64_core0_channels_apb_mux	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^module  dma_axi64_core0_channels_apb_mux (clk,reset,pclken,psel,penable,paddr,prdata,pslverr,ch_/;"	m
dma_axi64_core0_channels_mux	dma_axi64/dma_axi64_core0_channels_mux.v	/^module dma_axi64_core0_channels_mux(ch_fifo_rd_valid,fifo_rd_valid,ch_fifo_rdata,fifo_rdata,ch_p/;"	m
dma_axi64_core0_ctrl	dma_axi64/dma_axi64_core0_ctrl.v	/^module dma_axi64_core0_ctrl(clk,reset,ch_go,cmd_full,cmd_pending,joint_req,ch_num,ch_num_resp,go/;"	m
dma_axi64_core0_ctrl_rd	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_ctrl  dma_axi64_core0_ctrl_rd ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_ctrl
dma_axi64_core0_ctrl_wr	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_ctrl  dma_axi64_core0_ctrl_wr ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_ctrl
dma_axi64_core0_top	dma_axi64/dma_axi64_core0_top.v	/^module dma_axi64_core0_top(clk,reset,scan_en,idle,ch_int_all_proc,ch_start,clkdiv,periph_tx_req,/;"	m
dma_axi64_core0_top	dma_axi64/dma_axi64_dual_core.v	/^   dma_axi64_core0_top ($/;"	i	module:dma_axi64_dual_core	typeref:module:dma_axi64_core0_top
dma_axi64_core0_wdt	dma_axi64/dma_axi64_core0.v	/^   dma_axi64_core0_wdt  dma_axi64_core0_wdt ($/;"	i	module:dma_axi64_core0	typeref:module:dma_axi64_core0_wdt
dma_axi64_core0_wdt	dma_axi64/dma_axi64_core0_wdt.v	/^module dma_axi64_core0_wdt(clk,reset,ch_active,rd_burst_start,rd_ch_num,wr_burst_start,wr_ch_num/;"	m
dma_axi64_dual_core	dma_axi64/dma_axi64.v	/^  dma_axi64_dual_core ($/;"	i	module:dma_axi64	typeref:module:dma_axi64_dual_core
dma_axi64_dual_core	dma_axi64/dma_axi64_dual_core.v	/^module dma_axi64_dual_core(clk,reset,scan_en,idle,INT,periph_tx_req,periph_tx_clr,periph_rx_req,/;"	m
dma_axi64_reg	dma_axi64/dma_axi64_dual_core.v	/^   dma_axi64_reg  dma_axi64_reg ($/;"	i	module:dma_axi64_dual_core	typeref:module:dma_axi64_reg
dma_axi64_reg	dma_axi64/dma_axi64_reg.v	/^module dma_axi64_reg(clk,reset,pclken,psel,penable,paddr,pwrite,pwdata,prdata,pslverr,core0_idle/;"	m
dma_axi64_reg_core0	dma_axi64/dma_axi64_reg.v	/^dma_axi64_reg_core0 dma_axi64_reg_core0($/;"	i	module:dma_axi64_reg	typeref:module:dma_axi64_reg_core0
dma_axi64_reg_core0	dma_axi64/dma_axi64_reg_core0.v	/^module dma_axi64_reg_core0(clk,reset,wr_joint,wr_clkdiv,wr_start,wr_prio,pwdata,clkdiv,ch_start,/;"	m
dma_ckr	verif/REF/dma_ckr.sv	/^class dma_ckr;$/;"	C
dma_ckr_h	verif/TOP/dma_env.sv	/^  dma_ckr dma_ckr_h;$/;"	r	class:dma_env
dma_common	verif/TOP/dma_common.sv	/^class dma_common;$/;"	C
dma_common_h	verif/TOP/top.sv	/^  dma_common dma_common_h;$/;"	r	module:top
dma_ctrl_assertion	verif/TOP/dma_ctrl_assertion.sv	/^module dma_ctrl_assertion(clk,reset,scan_en,idle,INT,periph_tx_req,periph_tx_clr,periph_rx_req,p/;"	m
dma_ctrl_reg_block	verif/REG/dma_ctrl_reg_block.sv	/^class dma_ctrl_reg_block;$/;"	C
dma_env	verif/TOP/dma_env.sv	/^class dma_env;$/;"	C
dma_ref	verif/REF/dma_ref.sv	/^class dma_ref;$/;"	C
dma_ref_h	verif/TOP/dma_env.sv	/^  dma_ref dma_ref_h;$/;"	r	class:dma_env
dout	dma_axi64/prgen_delay.v	/^   output               dout;$/;"	p	module:prgen_delay
dout	dma_axi64/prgen_fifo.v	/^   output [WIDTH-1:0]           dout;$/;"	p	module:prgen_fifo
dout	dma_axi64/prgen_fifo.v	/^   reg [WIDTH-1:0]           dout;$/;"	r	module:prgen_fifo
dout	dma_axi64/prgen_stall.v	/^   output               dout;$/;"	p	module:prgen_stall
dout_empty	dma_axi64/prgen_fifo.v	/^   reg                   dout_empty;$/;"	r	module:prgen_fifo
drive_tx	verif/APB/apb_bfm.sv	/^    task drive_tx(apb_tx tx_h);$/;"	t	class:apb_bfm
dut	verif/TOP/top.sv	/^ dma_axi64 dut($/;"	i	module:top	typeref:module:dma_axi64
dut_reset_applied	verif/TOP/dma_common.sv	/^  static bit dut_reset_applied;$/;"	r	class:dma_common
empty	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output             empty;$/;"	p	module:dma_axi64_core0_ch_offsets
empty	dma_axi64/prgen_fifo.v	/^   output               empty;$/;"	p	module:prgen_fifo
enable	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             enable;$/;"	p	module:dma_axi64_core0_arbiter
enable_channel	verif/APB/apb_gen.sv	/^  task enable_channel(int i);$/;"	t	class:apb_gen
end_line_cmd	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               end_line_cmd;$/;"	p	module:dma_axi64_core0_axim_cmd
end_swap	dma_axi64/dma_axi64_core0_ch.v	/^   wire [1:0]             end_swap;$/;"	n	module:dma_axi64_core0_ch
end_swap	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [1:0]               end_swap;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
end_swap	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [1:0]          end_swap;$/;"	p	module:dma_axi64_core0_ch_reg
end_swap	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input [1:0]               end_swap;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
end_swap	dma_axi64/prgen_swap_32.v	/^   input [1:0]            end_swap;$/;"	p	module:prgen_swap32
end_swap	dma_axi64/prgen_swap_64.v	/^   input [1:0]            end_swap;$/;"	p	module:prgen_swap64
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch0_static_reg2
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch1_static_reg2
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch2_static_reg2
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch3_static_reg2
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch4_static_reg2
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch5_static_reg2
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch6_static_reg2
end_swap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] end_swap;$/;"	r	class:ch7_static_reg2
end_swap_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [1:0]              end_swap_reg;$/;"	r	module:dma_axi64_core0_ch_reg
env	verif/TOP/top.sv	/^  dma_env env;$/;"	r	module:top
error_count	verif/TOP/dma_common.sv	/^  static int error_count;$/;"	r	class:dma_common
extra_bit	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               extra_bit;$/;"	p	module:dma_axi64_core0_axim_cmd
fifo	dma_axi64/prgen_fifo.v	/^   reg [WIDTH-1:0]           fifo [DEPTH-1:0];$/;"	r	module:prgen_fifo
fifo_empty	dma_axi64/prgen_fifo.v	/^   wire               fifo_empty;$/;"	n	module:prgen_fifo
fifo_not_ready	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            fifo_not_ready;$/;"	p	module:dma_axi64_core0_ch_calc_joint
fifo_not_ready	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            fifo_not_ready;$/;"	n	module:dma_axi64_core0_ch_calc_size
fifo_not_ready_pre	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            fifo_not_ready_pre;$/;"	n	module:dma_axi64_core0_ch_calc_size
fifo_overflow	dma_axi64/dma_axi64_core0_ch.v	/^   wire             fifo_overflow;$/;"	n	module:dma_axi64_core0_ch
fifo_overflow	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   output               fifo_overflow;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_overflow	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               fifo_overflow;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
fifo_overflow	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   output               fifo_overflow;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
fifo_overflow	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg                   fifo_overflow;$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
fifo_overflow	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              fifo_overflow;$/;"	p	module:dma_axi64_core0_ch_reg
fifo_overflow_pre	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   wire               fifo_overflow_pre;$/;"	n	module:dma_axi64_core0_ch_fifo_ptr
fifo_pop	dma_axi64/prgen_fifo.v	/^   wire               fifo_pop;$/;"	n	module:prgen_fifo
fifo_push	dma_axi64/prgen_fifo.v	/^   wire               fifo_push;$/;"	n	module:prgen_fifo
fifo_rd	dma_axi64/dma_axi64_core0_ch.v	/^   input             fifo_rd;$/;"	p	module:dma_axi64_core0_ch
fifo_rd	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             fifo_rd;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_rd	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               fifo_rd;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_rd	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               fifo_rd;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
fifo_rd	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input               fifo_rd;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
fifo_rd	dma_axi64/dma_axi64_core0_channels.v	/^   input              fifo_rd;$/;"	p	module:dma_axi64_core0_channels
fifo_rd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               fifo_rd;$/;"	p	module:dma_axi64_core0_channels_mux
fifo_rd_d	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire               fifo_rd_d;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
fifo_rd_valid	dma_axi64/dma_axi64_core0_ch.v	/^   output             fifo_rd_valid;$/;"	p	module:dma_axi64_core0_ch
fifo_rd_valid	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             fifo_rd_valid;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_rd_valid	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   output               fifo_rd_valid;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_rd_valid	dma_axi64/dma_axi64_core0_channels.v	/^   output              fifo_rd_valid;$/;"	p	module:dma_axi64_core0_channels
fifo_rd_valid	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               fifo_rd_valid;$/;"	p	module:dma_axi64_core0_channels_mux
fifo_rdata	dma_axi64/dma_axi64_core0_ch.v	/^   output [64-1:0]   fifo_rdata;$/;"	p	module:dma_axi64_core0_ch
fifo_rdata	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [64-1:0]   fifo_rdata;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_rdata	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   output [64-1:0]     fifo_rdata;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_rdata	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input [64-1:0]      fifo_rdata;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
fifo_rdata	dma_axi64/dma_axi64_core0_channels.v	/^   output [64-1:0]    fifo_rdata;$/;"	p	module:dma_axi64_core0_channels
fifo_rdata	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [64-1:0]     fifo_rdata;$/;"	p	module:dma_axi64_core0_channels_mux
fifo_remain	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input [5:0]         fifo_remain;$/;"	p	module:dma_axi64_core0_ch_calc
fifo_remain	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input [5:0]        fifo_remain;$/;"	p	module:dma_axi64_core0_ch_calc_joint
fifo_remain	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input [5:0]        fifo_remain;$/;"	p	module:dma_axi64_core0_ch_calc_size
fifo_rsize	dma_axi64/dma_axi64_core0_ch.v	/^   input [4-1:0]    fifo_rsize;$/;"	p	module:dma_axi64_core0_ch
fifo_rsize	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [4-1:0]    fifo_rsize;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_rsize	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [4-1:0]      fifo_rsize;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_rsize	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input [4-1:0]      fifo_rsize;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
fifo_rsize	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input [4-1:0]      fifo_rsize;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
fifo_rsize	dma_axi64/dma_axi64_core0_channels.v	/^   input [4-1:0]     fifo_rsize;$/;"	p	module:dma_axi64_core0_channels
fifo_underflow	dma_axi64/dma_axi64_core0_ch.v	/^   wire             fifo_underflow;$/;"	n	module:dma_axi64_core0_ch
fifo_underflow	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   output               fifo_underflow;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_underflow	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               fifo_underflow;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
fifo_underflow	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   output               fifo_underflow;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
fifo_underflow	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg                   fifo_underflow;$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
fifo_underflow	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              fifo_underflow;$/;"	p	module:dma_axi64_core0_ch_reg
fifo_underflow_pre	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   wire               fifo_underflow_pre;$/;"	n	module:dma_axi64_core0_ch_fifo_ptr
fifo_wdata	dma_axi64/dma_axi64_core0_ch.v	/^   input [64-1:0]    fifo_wdata;$/;"	p	module:dma_axi64_core0_ch
fifo_wdata	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [64-1:0]    fifo_wdata;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_wdata	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [64-1:0]      fifo_wdata;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wdata	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input [64-1:0]      fifo_wdata;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
fifo_wdata	dma_axi64/dma_axi64_core0_channels.v	/^   input [64-1:0]     fifo_wdata;$/;"	p	module:dma_axi64_core0_channels
fifo_wdata_d	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   reg [64-1:0]           fifo_wdata_d;$/;"	r	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wdata_valid	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [64-1:0]       fifo_wdata_valid;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wr	dma_axi64/dma_axi64_core0_ch.v	/^   input             fifo_wr;$/;"	p	module:dma_axi64_core0_ch
fifo_wr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             fifo_wr;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_wr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               fifo_wr;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input               fifo_wr;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
fifo_wr	dma_axi64/dma_axi64_core0_channels.v	/^   input              fifo_wr;$/;"	p	module:dma_axi64_core0_channels
fifo_wr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               fifo_wr;$/;"	p	module:dma_axi64_core0_channels_mux
fifo_wr_d	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               fifo_wr_d;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch.v	/^   output             fifo_wr_ready;$/;"	p	module:dma_axi64_core0_ch
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             fifo_wr_ready;$/;"	n	module:dma_axi64_core0_ch
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             fifo_wr_ready;$/;"	p	module:dma_axi64_core0_ch_calc
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            fifo_wr_ready;$/;"	p	module:dma_axi64_core0_ch_calc_joint
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            fifo_wr_ready;$/;"	p	module:dma_axi64_core0_ch_calc_size
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             fifo_wr_ready;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   output               fifo_wr_ready;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               fifo_wr_ready;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   output               fifo_wr_ready;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
fifo_wr_ready	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg                   fifo_wr_ready;$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
fifo_wr_ready	dma_axi64/dma_axi64_core0_channels.v	/^   output              fifo_wr_ready;$/;"	p	module:dma_axi64_core0_channels
fifo_wr_ready	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               fifo_wr_ready;$/;"	p	module:dma_axi64_core0_channels_mux
fifo_wr_valid	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               fifo_wr_valid;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wsize	dma_axi64/dma_axi64_core0_ch.v	/^   input [4-1:0]    fifo_wsize;$/;"	p	module:dma_axi64_core0_ch
fifo_wsize	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [4-1:0]    fifo_wsize;$/;"	p	module:dma_axi64_core0_ch_empty
fifo_wsize	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [4-1:0]      fifo_wsize;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
fifo_wsize	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input [4-1:0]      fifo_wsize;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
fifo_wsize	dma_axi64/dma_axi64_core0_channels.v	/^   input [4-1:0]     fifo_wsize;$/;"	p	module:dma_axi64_core0_channels
finish	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             finish;$/;"	p	module:dma_axi64_core0_arbiter
finish	dma_axi64/dma_axi64_core0_ctrl.v	/^   output             finish;             $/;"	p	module:dma_axi64_core0_ctrl
finish	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg                 finish;$/;"	r	module:dma_axi64_core0_ctrl
frame_width	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`FRAME_BITS-1:0]   frame_width;$/;"	n	module:dma_axi64_core0_ch
frame_width	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input [`FRAME_BITS-1:0]  frame_width;$/;"	p	module:dma_axi64_core0_ch_calc
frame_width	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input [`FRAME_BITS-1:0]  frame_width;$/;"	p	module:dma_axi64_core0_ch_calc_addr
frame_width	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`FRAME_BITS-1:0]      frame_width;$/;"	p	module:dma_axi64_core0_ch_reg
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch0_static_reg2
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch1_static_reg2
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch2_static_reg2
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch3_static_reg2
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch4_static_reg2
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch5_static_reg2
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch6_static_reg2
frame_width	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] frame_width;$/;"	r	class:ch7_static_reg2
frame_width_diff	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   wire [`FRAME_BITS-1:0]   frame_width_diff;$/;"	n	module:dma_axi64_core0_ch_calc_addr
frame_width_diff_reg	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   reg [`FRAME_BITS-1:0]    frame_width_diff_reg;$/;"	r	module:dma_axi64_core0_ch_calc_addr
frame_width_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`FRAME_BITS-1:0]      frame_width_reg;  $/;"	r	module:dma_axi64_core0_ch_reg
full	dma_axi64/prgen_fifo.v	/^   output               full;$/;"	p	module:prgen_fifo
fullness	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg [5+1:0]           fullness; \/\/signed$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
fullness	dma_axi64/prgen_fifo.v	/^   reg [DEPTH-1:0]           fullness;$/;"	r	module:prgen_fifo
fullness_in	dma_axi64/prgen_fifo.v	/^   reg [DEPTH-1:0]           fullness_in;$/;"	r	module:prgen_fifo
fullness_out	dma_axi64/prgen_fifo.v	/^   reg [DEPTH-1:0]           fullness_out;$/;"	r	module:prgen_fifo
fullness_pre	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   wire [5+1:0]       fullness_pre; \/\/signed$/;"	n	module:dma_axi64_core0_ch_fifo_ptr
gclk	dma_axi64/dma_axi64_core0.v	/^   wire              gclk;$/;"	n	module:dma_axi64_core0
gclk	dma_axi64/dma_axi64_core0_ch.v	/^   wire             gclk;$/;"	n	module:dma_axi64_core0_ch
gen2bfm	verif/TOP/dma_common.sv	/^  static mailbox gen2bfm = new();$/;"	r	class:dma_common
gen_joint_stall	dma_axi64/dma_axi64_core0_axim_wdata.v	/^     gen_joint_stall ($/;"	i	module:dma_axi64_core0_axim_wdata	typeref:module:prgen_joint_stall
general_config	verif/APB/apb_gen.sv	/^  task general_config;$/;"	t	class:apb_gen
go_next_line	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             go_next_line;$/;"	p	module:dma_axi64_core0_ch_calc
go_next_line	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input             go_next_line;$/;"	p	module:dma_axi64_core0_ch_calc_addr
go_next_line	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output             go_next_line;$/;"	p	module:dma_axi64_core0_ch_offsets
go_next_line	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   wire             go_next_line;$/;"	n	module:dma_axi64_core0_ch_offsets
go_next_line	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             go_next_line;$/;"	p	module:dma_axi64_core0_ctrl
go_next_line_d	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   wire             go_next_line_d;$/;"	n	module:dma_axi64_core0_ch_calc_addr
go_next_line_d	dma_axi64/dma_axi64_core0_ctrl.v	/^   wire             go_next_line_d;$/;"	n	module:dma_axi64_core0_ctrl
gpaddr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [7:0]              gpaddr;$/;"	n	module:dma_axi64_core0_ch_reg
gpaddr	dma_axi64/dma_axi64_reg.v	/^   wire [7:0]                   gpaddr;$/;"	n	module:dma_axi64_reg
gpread	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              gpread;$/;"	n	module:dma_axi64_core0_ch_reg
gpread	dma_axi64/dma_axi64_reg.v	/^   wire                   gpread;$/;"	n	module:dma_axi64_reg
gpwrite	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              gpwrite;$/;"	n	module:dma_axi64_core0_ch_reg
gpwrite	dma_axi64/dma_axi64_reg.v	/^   wire                   gpwrite;$/;"	n	module:dma_axi64_reg
high_addr	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               high_addr;$/;"	n	module:dma_axi64_core0_axim_cmd
high_addr_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               high_addr_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
hold	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             hold;$/;"	p	module:dma_axi64_core0_arbiter
hold	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             hold;$/;"	p	module:dma_axi64_core0_ctrl
hold_d	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             hold_d;$/;"	n	module:dma_axi64_core0_arbiter
i	verif/APB/apb_gen.sv	/^  task configure_command(int i);$/;"	p	task:apb_gen.configure_command
i	verif/APB/apb_gen.sv	/^  task configure_interupt_controller(int i);$/;"	p	task:apb_gen.configure_interupt_controller
i	verif/APB/apb_gen.sv	/^  task configure_static_registers(int i);$/;"	p	task:apb_gen.configure_static_registers
i	verif/APB/apb_gen.sv	/^  task enable_channel(int i);$/;"	p	task:apb_gen.enable_channel
i	verif/APB/apb_gen.sv	/^  task start_channel(int i);$/;"	p	task:apb_gen.start_channel
idle	dma_axi64/dma_axi64.v	/^  output                 idle;$/;"	p	module:dma_axi64
idle	dma_axi64/dma_axi64_core0.v	/^   output                    idle;$/;"	p	module:dma_axi64_core0
idle	dma_axi64/dma_axi64_core0_ch.v	/^   output             idle;$/;"	p	module:dma_axi64_core0_ch
idle	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             idle;$/;"	p	module:dma_axi64_core0_ch_empty
idle	dma_axi64/dma_axi64_core0_top.v	/^   output             idle;$/;"	p	module:dma_axi64_core0_top
idle	dma_axi64/dma_axi64_core0_wdt.v	/^   wire               idle;$/;"	n	module:dma_axi64_core0_wdt
idle	dma_axi64/dma_axi64_dual_core.v	/^   output                   idle;$/;"	p	module:dma_axi64_dual_core
idle	verif/APB/apb_inf.sv	/^  bit                 idle;$/;"	r	interface:apb_inf
idle	verif/REG/dma_ctrl_reg_block.sv	/^	bit idle;$/;"	r	class:idle
idle	verif/REG/dma_ctrl_reg_block.sv	/^class idle;$/;"	C
idle	verif/TOP/dma_ctrl_assertion.sv	/^  input bit idle;$/;"	p	module:dma_ctrl_assertion
idle_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup idle_cg;$/;"	V	class:idle
idle_i	verif/REG/dma_ctrl_reg_block.sv	/^idle idle_i = new();$/;"	r	class:dma_ctrl_reg_block
idle_pre	dma_axi64/dma_axi64_core0_ch.v	/^   wire             idle_pre;$/;"	n	module:dma_axi64_core0_ch
in_prog	dma_axi64/dma_axi64_core0_arbiter.v	/^   reg                 in_prog;$/;"	r	module:dma_axi64_core0_arbiter
incr	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             incr;$/;"	p	module:dma_axi64_core0_ch_calc
incr	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input             incr;$/;"	p	module:dma_axi64_core0_ch_calc_addr
incr	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             incr;$/;"	p	module:dma_axi64_core0_ch_offsets
init_mem	verif/AXI/axi_responder.sv	/^  task init_mem;$/;"	t	class:axi_responder
int0_status	verif/REG/dma_ctrl_reg_block.sv	/^class int0_status;$/;"	C
int0_status_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup int0_status_cg;$/;"	V	class:int0_status
int0_status_i	verif/REG/dma_ctrl_reg_block.sv	/^int0_status int0_status_i = new();$/;"	r	class:dma_ctrl_reg_block
int_all_proc	dma_axi64/dma_axi64_core0_ch.v	/^   output [1-1:0]    int_all_proc;$/;"	p	module:dma_axi64_core0_ch
int_all_proc	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [1-1:0]    int_all_proc;$/;"	p	module:dma_axi64_core0_ch_empty
int_all_proc	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [1-1:0]         int_all_proc;$/;"	p	module:dma_axi64_core0_ch_reg
int_all_proc	dma_axi64/dma_axi64_dual_core.v	/^   wire [1-1:0]                    int_all_proc;$/;"	n	module:dma_axi64_dual_core
int_all_proc	dma_axi64/dma_axi64_reg.v	/^   output [1-1:0]              int_all_proc;$/;"	p	module:dma_axi64_reg
int_all_proc	dma_axi64/dma_axi64_reg.v	/^   reg [1-1:0]                 int_all_proc;$/;"	r	module:dma_axi64_reg
int_all_proc_bus	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [7:0]                    int_all_proc_bus;$/;"	n	module:dma_axi64_core0_ch_reg
int_all_proc_pre	dma_axi64/dma_axi64_reg.v	/^   wire [1-1:0]                int_all_proc_pre;$/;"	n	module:dma_axi64_reg
int_bus	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [INT_NUM-1:0]          int_bus;    $/;"	n	module:dma_axi64_core0_ch_reg
int_bus	dma_axi64/prgen_rawstat.v	/^   input [SIZE-1:0]    int_bus;$/;"	p	module:prgen_rawstat
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch0_int_clear_reg
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch1_int_clear_reg
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch2_int_clear_reg
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch3_int_clear_reg
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch4_int_clear_reg
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch5_int_clear_reg
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch6_int_clear_reg
int_clr_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_ch_end;$/;"	r	class:ch7_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch0_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch1_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch2_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch3_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch4_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch5_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch6_int_clear_reg
int_clr_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_overflow;$/;"	r	class:ch7_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch0_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch1_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch2_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch3_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch4_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch5_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch6_int_clear_reg
int_clr_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_decerr;$/;"	r	class:ch7_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch0_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch1_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch2_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch3_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch4_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch5_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch6_int_clear_reg
int_clr_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_rd_svlerr;$/;"	r	class:ch7_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch0_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch1_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch2_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch3_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch4_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch5_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch6_int_clear_reg
int_clr_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_ar;$/;"	r	class:ch7_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch0_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch1_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch2_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch3_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch4_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch5_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch6_int_clear_reg
int_clr_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_aw;$/;"	r	class:ch7_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch0_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch1_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch2_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch3_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch4_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch5_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch6_int_clear_reg
int_clr_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_b;$/;"	r	class:ch7_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch0_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch1_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch2_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch3_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch4_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch5_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch6_int_clear_reg
int_clr_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_r;$/;"	r	class:ch7_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch0_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch1_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch2_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch3_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch4_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch5_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch6_int_clear_reg
int_clr_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_timeout_w;$/;"	r	class:ch7_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch0_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch1_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch2_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch3_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch4_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch5_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch6_int_clear_reg
int_clr_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_underflow;$/;"	r	class:ch7_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch0_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch1_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch2_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch3_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch4_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch5_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch6_int_clear_reg
int_clr_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wdt;$/;"	r	class:ch7_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch0_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch1_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch2_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch3_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch4_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch5_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch6_int_clear_reg
int_clr_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_decerr;$/;"	r	class:ch7_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch0_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch1_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch2_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch3_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch4_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch5_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch6_int_clear_reg
int_clr_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_clr_wr_slverr;$/;"	r	class:ch7_int_clear_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch0_count_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch1_count_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch2_count_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch3_count_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch4_count_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch5_count_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch6_count_reg
int_count	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] int_count;$/;"	r	class:ch7_count_reg
int_counter	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [`INT_CNT_BITS-1:0]      int_counter;$/;"	n	module:dma_axi64_core0_ch_reg
int_counter_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`INT_CNT_BITS-1:0]      int_counter_reg;$/;"	r	module:dma_axi64_core0_ch_reg
int_enable	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [INT_NUM-1:0]          int_enable;         $/;"	r	module:dma_axi64_core0_ch_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch0_int_enable_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch1_int_enable_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch2_int_enable_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch3_int_enable_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch4_int_enable_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch5_int_enable_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch6_int_enable_reg
int_enable_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_ch_end;$/;"	r	class:ch7_int_enable_reg
int_enable_ch_end_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_ch_end_a       [7:0];$/;"	v	typeref:typename:bit[]
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch0_int_enable_reg
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch1_int_enable_reg
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch2_int_enable_reg
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch3_int_enable_reg
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch4_int_enable_reg
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch5_int_enable_reg
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch6_int_enable_reg
int_enable_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_overflow;$/;"	r	class:ch7_int_enable_reg
int_enable_overflow_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_overflow_a     [7:0];$/;"	v	typeref:typename:bit[]
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch0_int_enable_reg
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch1_int_enable_reg
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch2_int_enable_reg
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch3_int_enable_reg
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch4_int_enable_reg
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch5_int_enable_reg
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch6_int_enable_reg
int_enable_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_decerr;$/;"	r	class:ch7_int_enable_reg
int_enable_rd_decerr_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_rd_decerr_a    [7:0];$/;"	v	typeref:typename:bit[]
int_enable_rd_slverr_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_rd_slverr_a    [7:0];$/;"	v	typeref:typename:bit[]
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch0_int_enable_reg
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch1_int_enable_reg
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch2_int_enable_reg
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch3_int_enable_reg
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch4_int_enable_reg
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch5_int_enable_reg
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch6_int_enable_reg
int_enable_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_rd_svlerr;$/;"	r	class:ch7_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch0_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch1_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch2_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch3_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch4_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch5_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch6_int_enable_reg
int_enable_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_ar;$/;"	r	class:ch7_int_enable_reg
int_enable_timeout_ar_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_timeout_ar_a   [7:0];$/;"	v	typeref:typename:bit[]
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch0_int_enable_reg
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch1_int_enable_reg
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch2_int_enable_reg
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch3_int_enable_reg
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch4_int_enable_reg
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch5_int_enable_reg
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch6_int_enable_reg
int_enable_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_aw;$/;"	r	class:ch7_int_enable_reg
int_enable_timeout_aw_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_timeout_aw_a   [7:0];$/;"	v	typeref:typename:bit[]
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch0_int_enable_reg
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch1_int_enable_reg
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch2_int_enable_reg
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch3_int_enable_reg
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch4_int_enable_reg
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch5_int_enable_reg
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch6_int_enable_reg
int_enable_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_b;$/;"	r	class:ch7_int_enable_reg
int_enable_timeout_b_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_timeout_b_a    [7:0];$/;"	v	typeref:typename:bit[]
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch0_int_enable_reg
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch1_int_enable_reg
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch2_int_enable_reg
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch3_int_enable_reg
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch4_int_enable_reg
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch5_int_enable_reg
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch6_int_enable_reg
int_enable_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_r;$/;"	r	class:ch7_int_enable_reg
int_enable_timeout_r_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_timeout_r_a    [7:0];$/;"	v	typeref:typename:bit[]
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch0_int_enable_reg
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch1_int_enable_reg
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch2_int_enable_reg
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch3_int_enable_reg
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch4_int_enable_reg
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch5_int_enable_reg
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch6_int_enable_reg
int_enable_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_timeout_w;$/;"	r	class:ch7_int_enable_reg
int_enable_timeout_w_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_timeout_w_a    [7:0];$/;"	v	typeref:typename:bit[]
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch0_int_enable_reg
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch1_int_enable_reg
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch2_int_enable_reg
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch3_int_enable_reg
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch4_int_enable_reg
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch5_int_enable_reg
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch6_int_enable_reg
int_enable_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_underflow;$/;"	r	class:ch7_int_enable_reg
int_enable_underflow_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_underflow_a    [7:0];$/;"	v	typeref:typename:bit[]
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch0_int_enable_reg
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch1_int_enable_reg
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch2_int_enable_reg
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch3_int_enable_reg
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch4_int_enable_reg
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch5_int_enable_reg
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch6_int_enable_reg
int_enable_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wdt;$/;"	r	class:ch7_int_enable_reg
int_enable_wdt_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_wdt_a          [7:0];$/;"	v	typeref:typename:bit[]
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch0_int_enable_reg
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch1_int_enable_reg
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch2_int_enable_reg
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch3_int_enable_reg
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch4_int_enable_reg
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch5_int_enable_reg
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch6_int_enable_reg
int_enable_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_decerr;$/;"	r	class:ch7_int_enable_reg
int_enable_wr_decerr_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_wr_decerr_a    [7:0];$/;"	v	typeref:typename:bit[]
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch0_int_enable_reg
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch1_int_enable_reg
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch2_int_enable_reg
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch3_int_enable_reg
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch4_int_enable_reg
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch5_int_enable_reg
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch6_int_enable_reg
int_enable_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_enable_wr_slverr;$/;"	r	class:ch7_int_enable_reg
int_enable_wr_slverr_a	verif/TOP/dma_addr.h	/^  static bit        int_enable_wr_slverr_a    [7:0];$/;"	v	typeref:typename:bit[]
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch0_static_reg2
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch1_static_reg2
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch2_static_reg2
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch3_static_reg2
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch4_static_reg2
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch5_static_reg2
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch6_static_reg2
int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] int_num;$/;"	r	class:ch7_static_reg2
int_proc_num	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [2:0]              int_proc_num;              $/;"	n	module:dma_axi64_core0_ch_reg
int_proc_num_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [2:0]              int_proc_num_reg;    $/;"	r	module:dma_axi64_core0_ch_reg
int_rawstat	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [INT_NUM-1:0]          int_rawstat;$/;"	n	module:dma_axi64_core0_ch_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_ch_end;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_overflow;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_decerr;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_rd_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_rd_slverr;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_ar;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_aw;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_b;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_r;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_timeout_w;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_underflow;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wdt;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_decerr;$/;"	r	class:ch7_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch0_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch1_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch2_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch3_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch4_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch5_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch6_int_rawstat_reg
int_rawstat_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_rawstat_wr_slverr;$/;"	r	class:ch7_int_rawstat_reg
int_status	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [INT_NUM-1:0]          int_status;$/;"	n	module:dma_axi64_core0_ch_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch0_int_status_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch1_int_status_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch2_int_status_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch3_int_status_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch4_int_status_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch5_int_status_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch6_int_status_reg
int_status_ch_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_ch_end;$/;"	r	class:ch7_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch0_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch1_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch2_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch3_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch4_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch5_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch6_int_status_reg
int_status_overflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_overflow;$/;"	r	class:ch7_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch0_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch1_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch2_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch3_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch4_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch5_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch6_int_status_reg
int_status_rd_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_decerr;$/;"	r	class:ch7_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch0_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch1_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch2_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch3_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch4_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch5_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch6_int_status_reg
int_status_rd_svlerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_rd_svlerr;$/;"	r	class:ch7_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch0_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch1_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch2_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch3_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch4_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch5_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch6_int_status_reg
int_status_timeout_ar	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_ar;$/;"	r	class:ch7_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch0_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch1_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch2_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch3_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch4_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch5_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch6_int_status_reg
int_status_timeout_aw	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_aw;$/;"	r	class:ch7_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch0_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch1_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch2_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch3_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch4_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch5_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch6_int_status_reg
int_status_timeout_b	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_b;$/;"	r	class:ch7_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch0_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch1_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch2_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch3_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch4_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch5_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch6_int_status_reg
int_status_timeout_r	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_r;$/;"	r	class:ch7_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch0_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch1_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch2_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch3_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch4_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch5_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch6_int_status_reg
int_status_timeout_w	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_timeout_w;$/;"	r	class:ch7_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch0_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch1_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch2_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch3_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch4_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch5_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch6_int_status_reg
int_status_underflow	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_underflow;$/;"	r	class:ch7_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch0_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch1_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch2_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch3_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch4_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch5_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch6_int_status_reg
int_status_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wdt;$/;"	r	class:ch7_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch0_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch1_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch2_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch3_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch4_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch5_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch6_int_status_reg
int_status_wr_decerr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_decerr;$/;"	r	class:ch7_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch0_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch1_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch2_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch3_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch4_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch5_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch6_int_status_reg
int_status_wr_slverr	verif/REG/dma_ctrl_reg_block.sv	/^	bit int_status_wr_slverr;$/;"	r	class:ch7_int_status_reg
join_wsize	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [4-1:0]       join_wsize;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
joint	dma_axi64/dma_axi64_core0_ch.v	/^   wire             joint;$/;"	n	module:dma_axi64_core0_ch
joint	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             joint;$/;"	p	module:dma_axi64_core0_ch_calc
joint	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            joint;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            joint;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              joint;$/;"	p	module:dma_axi64_core0_ch_reg
joint	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              joint;$/;"	n	module:dma_axi64_core0_ch_reg
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch0_static_reg2
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch1_static_reg2
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch2_static_reg2
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch3_static_reg2
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch4_static_reg2
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch5_static_reg2
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch6_static_reg2
joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit joint;$/;"	r	class:ch7_static_reg2
joint_a	verif/TOP/dma_addr.h	/^  static bit        joint_a                   [7:0];$/;"	v	typeref:typename:bit[]
joint_buffer_small	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   output            joint_buffer_small;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_buffer_small	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   wire            joint_buffer_small;$/;"	n	module:dma_axi64_core0_ch_calc_joint
joint_buffer_small	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            joint_buffer_small;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_burst_req	dma_axi64/dma_axi64_core0_ch.v	/^   wire             joint_burst_req;$/;"	n	module:dma_axi64_core0_ch
joint_burst_req	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   output            joint_burst_req;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_burst_req	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   reg                joint_burst_req;$/;"	r	module:dma_axi64_core0_ch_calc_joint
joint_burst_req	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire [1:0]            joint_burst_req;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_burst_req_in	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             joint_burst_req_in;$/;"	p	module:dma_axi64_core0_ch_calc
joint_burst_req_in	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            joint_burst_req_in;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_burst_req_out	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output             joint_burst_req_out;$/;"	p	module:dma_axi64_core0_ch_calc
joint_burst_req_out	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   output            joint_burst_req_out;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_burst_req_out	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            joint_burst_req_out;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_burst_req_reg	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   reg [1:0]            joint_burst_req_reg;$/;"	r	module:dma_axi64_core0_ch_calc_size
joint_burst_req_size	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire [8-1:0]   joint_burst_req_size;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_ch_go	dma_axi64/dma_axi64_core0.v	/^   wire              joint_ch_go;$/;"	n	module:dma_axi64_core0
joint_cross	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg                   joint_cross;$/;"	r	module:dma_axi64_core0_axim_cmd
joint_cross	dma_axi64/dma_axi64_core0_ch.v	/^   wire             joint_cross;$/;"	n	module:dma_axi64_core0_ch
joint_cross	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             joint_cross;$/;"	p	module:dma_axi64_core0_ch_calc
joint_cross	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            joint_cross;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_cross	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            joint_cross;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_cross	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              joint_cross;$/;"	p	module:dma_axi64_core0_ch_reg
joint_cross_reg	dma_axi64/dma_axi64_core0_ch.v	/^   reg                 joint_cross_reg;$/;"	r	module:dma_axi64_core0_ch
joint_ctrl	dma_axi64/dma_axi64_core0_ctrl.v	/^   wire             joint_ctrl;$/;"	n	module:dma_axi64_core0_ctrl
joint_ctrl_reg	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg                 joint_ctrl_reg;$/;"	r	module:dma_axi64_core0_ctrl
joint_delay	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               joint_delay;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
joint_delay	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   output               joint_delay;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
joint_delay_reg	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg                   joint_delay_reg;$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
joint_fifo_rd	dma_axi64/prgen_joint_stall.v	/^   wire               joint_fifo_rd;$/;"	n	module:prgen_joint_stall
joint_fifo_rd_valid	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               joint_fifo_rd_valid;$/;"	n	module:dma_axi64_core0_axim_wdata
joint_fifo_rd_valid	dma_axi64/prgen_joint_stall.v	/^   output               joint_fifo_rd_valid;$/;"	p	module:prgen_joint_stall
joint_fifo_rd_valid	dma_axi64/prgen_joint_stall.v	/^   wire               joint_fifo_rd_valid;$/;"	n	module:prgen_joint_stall
joint_flush	dma_axi64/dma_axi64_core0_ch.v	/^   wire             joint_flush;$/;"	n	module:dma_axi64_core0_ch
joint_flush	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output             joint_flush;$/;"	p	module:dma_axi64_core0_ch_calc
joint_flush	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   output            joint_flush;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_flush	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   reg                joint_flush;$/;"	r	module:dma_axi64_core0_ch_calc_joint
joint_flush	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   output            joint_flush;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_flush	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              joint_flush;$/;"	p	module:dma_axi64_core0_ch_reg
joint_flush	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input              joint_flush;$/;"	p	module:dma_axi64_core0_ch_reg_size
joint_flush_in	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             joint_flush_in;$/;"	p	module:dma_axi64_core0_ch_calc
joint_flush_in	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            joint_flush_in;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_flush_in	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            joint_flush_in;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_hold	dma_axi64/dma_axi64_core0.v	/^   wire              joint_hold;$/;"	n	module:dma_axi64_core0
joint_in_prog	dma_axi64/dma_axi64_core0.v	/^   wire              joint_in_prog;$/;"	n	module:dma_axi64_core0
joint_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   output             joint_in_prog;$/;"	p	module:dma_axi64_core0_ch
joint_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   wire             joint_in_prog;$/;"	n	module:dma_axi64_core0_ch
joint_in_prog	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             joint_in_prog;$/;"	p	module:dma_axi64_core0_ch_empty
joint_in_prog	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               joint_in_prog;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
joint_in_prog	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               joint_in_prog;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
joint_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   output              joint_in_prog;$/;"	p	module:dma_axi64_core0_channels
joint_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               joint_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
joint_in_prog_d	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   wire               joint_in_prog_d;$/;"	n	module:dma_axi64_core0_ch_fifo_ptr
joint_line_req	dma_axi64/dma_axi64_core0_ch.v	/^   wire             joint_line_req;$/;"	n	module:dma_axi64_core0_ch
joint_line_req	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   output            joint_line_req;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_line_req	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   reg                joint_line_req;$/;"	r	module:dma_axi64_core0_ch_calc_joint
joint_line_req	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            joint_line_req;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_line_req_clr	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             joint_line_req_clr;$/;"	p	module:dma_axi64_core0_ch_calc
joint_line_req_clr	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            joint_line_req_clr;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_line_req_clr	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            joint_line_req_clr;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_line_req_in	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             joint_line_req_in;$/;"	p	module:dma_axi64_core0_ch_calc
joint_line_req_in	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            joint_line_req_in;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_line_req_out	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output             joint_line_req_out;$/;"	p	module:dma_axi64_core0_ch_calc
joint_line_req_out	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   output            joint_line_req_out;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_line_req_out	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            joint_line_req_out;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_line_req_reg	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   reg                joint_line_req_reg;$/;"	r	module:dma_axi64_core0_ch_calc_size
joint_line_req_size	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire [8-1:0]   joint_line_req_size;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_mode	dma_axi64/dma_axi64_core0.v	/^   wire              joint_mode;$/;"	n	module:dma_axi64_core0
joint_mode	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             joint_mode;$/;"	p	module:dma_axi64_core0_arbiter
joint_mode	dma_axi64/dma_axi64_core0_ch.v	/^   input             joint_mode;$/;"	p	module:dma_axi64_core0_ch
joint_mode	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             joint_mode;$/;"	p	module:dma_axi64_core0_ch_empty
joint_mode	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              joint_mode;$/;"	p	module:dma_axi64_core0_ch_reg
joint_mode	dma_axi64/dma_axi64_core0_channels.v	/^   input              joint_mode;$/;"	p	module:dma_axi64_core0_channels
joint_mode	dma_axi64/dma_axi64_core0_top.v	/^   input             joint_mode;$/;"	p	module:dma_axi64_core0_top
joint_mode	dma_axi64/dma_axi64_reg_core0.v	/^     reg               joint_mode; $/;"	r	module:dma_axi64_reg_core0
joint_mode	dma_axi64/dma_axi64_reg_core0.v	/^   output                   joint_mode;$/;"	p	module:dma_axi64_reg_core0
joint_mode0	dma_axi64/dma_axi64_dual_core.v	/^   wire                   joint_mode0;$/;"	n	module:dma_axi64_dual_core
joint_mode0	dma_axi64/dma_axi64_reg.v	/^   output                   joint_mode0;$/;"	p	module:dma_axi64_reg
joint_mode_in	dma_axi64/dma_axi64_core0.v	/^   input              joint_mode_in;$/;"	p	module:dma_axi64_core0
joint_mux	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              joint_mux;$/;"	n	module:dma_axi64_core0_ch_reg
joint_mux_in_prog	dma_axi64/dma_axi64_core0.v	/^   wire              joint_mux_in_prog;$/;"	n	module:dma_axi64_core0
joint_mux_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   output             joint_mux_in_prog;$/;"	p	module:dma_axi64_core0_ch
joint_mux_in_prog	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             joint_mux_in_prog;$/;"	p	module:dma_axi64_core0_ch_empty
joint_mux_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   output              joint_mux_in_prog;$/;"	p	module:dma_axi64_core0_channels
joint_mux_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               joint_mux_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
joint_not_in_prog	dma_axi64/dma_axi64_core0.v	/^   wire              joint_not_in_prog;$/;"	n	module:dma_axi64_core0
joint_not_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   output             joint_not_in_prog;$/;"	p	module:dma_axi64_core0_ch
joint_not_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   wire             joint_not_in_prog;$/;"	n	module:dma_axi64_core0_ch
joint_not_in_prog	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             joint_not_in_prog;$/;"	p	module:dma_axi64_core0_ch_empty
joint_not_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   output              joint_not_in_prog;$/;"	p	module:dma_axi64_core0_channels
joint_not_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               joint_not_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
joint_not_ready	dma_axi64/prgen_joint_stall.v	/^   wire               joint_not_ready;$/;"	n	module:prgen_joint_stall
joint_not_ready_pre	dma_axi64/prgen_joint_stall.v	/^   wire               joint_not_ready_pre;$/;"	n	module:prgen_joint_stall
joint_page_cross	dma_axi64/dma_axi64_core0.v	/^   wire              joint_page_cross;$/;"	n	module:dma_axi64_core0
joint_pending	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               joint_pending;$/;"	p	module:dma_axi64_core0_axim_cmd
joint_rd_stall	dma_axi64/prgen_joint_stall.v	/^   wire               joint_rd_stall;$/;"	n	module:prgen_joint_stall
joint_rd_stall_num	dma_axi64/prgen_joint_stall.v	/^   reg [2:0]               joint_rd_stall_num;$/;"	r	module:prgen_joint_stall
joint_ready_in	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             joint_ready_in;$/;"	p	module:dma_axi64_core0_ch_calc
joint_ready_in	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            joint_ready_in;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_ready_in	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            joint_ready_in;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_ready_out	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output             joint_ready_out;$/;"	p	module:dma_axi64_core0_ch_calc
joint_ready_out	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   output            joint_ready_out;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_ready_out	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   reg                joint_ready_out;$/;"	r	module:dma_axi64_core0_ch_calc_joint
joint_ready_out	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   output            joint_ready_out;$/;"	p	module:dma_axi64_core0_ch_calc_size
joint_ready_out	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            joint_ready_out;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_ready_out_pre	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   wire            joint_ready_out_pre;$/;"	n	module:dma_axi64_core0_ch_calc_joint
joint_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  joint_reg;$/;"	r	module:dma_axi64_core0_ch_reg
joint_remote	dma_axi64/dma_axi64_core0.v	/^   input              joint_remote;$/;"	p	module:dma_axi64_core0
joint_remote	dma_axi64/dma_axi64_core0_ch.v	/^   input             joint_remote;$/;"	p	module:dma_axi64_core0_ch
joint_remote	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             joint_remote;$/;"	p	module:dma_axi64_core0_ch_empty
joint_remote	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              joint_remote;$/;"	p	module:dma_axi64_core0_ch_reg
joint_remote	dma_axi64/dma_axi64_core0_channels.v	/^   input              joint_remote;$/;"	p	module:dma_axi64_core0_channels
joint_remote	dma_axi64/dma_axi64_core0_top.v	/^   input             joint_remote;$/;"	p	module:dma_axi64_core0_top
joint_remote0	dma_axi64/dma_axi64_dual_core.v	/^   wire                   joint_remote0;$/;"	n	module:dma_axi64_dual_core
joint_req	dma_axi64/dma_axi64_core0.v	/^   wire              joint_req;$/;"	n	module:dma_axi64_core0
joint_req	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             joint_req;$/;"	p	module:dma_axi64_core0_arbiter
joint_req	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               joint_req;$/;"	p	module:dma_axi64_core0_axim_cmd
joint_req	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               joint_req;$/;"	p	module:dma_axi64_core0_axim_rd
joint_req	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               joint_req;$/;"	p	module:dma_axi64_core0_axim_wr
joint_req	dma_axi64/dma_axi64_core0_ch.v	/^   output             joint_req;$/;"	p	module:dma_axi64_core0_ch
joint_req	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             joint_req;$/;"	p	module:dma_axi64_core0_ch_empty
joint_req	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             joint_req;$/;"	p	module:dma_axi64_core0_ctrl
joint_req_out	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               joint_req_out;$/;"	n	module:dma_axi64_core0_axim_wdata
joint_req_out	dma_axi64/prgen_joint_stall.v	/^   input               joint_req_out;$/;"	p	module:prgen_joint_stall
joint_stall	dma_axi64/dma_axi64_core0.v	/^   wire              joint_stall;$/;"	n	module:dma_axi64_core0
joint_stall	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               joint_stall;$/;"	p	module:dma_axi64_core0_axim_rd
joint_stall	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               joint_stall;$/;"	p	module:dma_axi64_core0_axim_rdata
joint_stall	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               joint_stall;$/;"	p	module:dma_axi64_core0_axim_wdata
joint_stall	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               joint_stall;$/;"	n	module:dma_axi64_core0_axim_wdata
joint_stall	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               joint_stall;$/;"	p	module:dma_axi64_core0_axim_wr
joint_stall	dma_axi64/prgen_joint_stall.v	/^   output               joint_stall;$/;"	p	module:prgen_joint_stall
joint_stall_pre	dma_axi64/prgen_joint_stall.v	/^   wire               joint_stall_pre;$/;"	n	module:prgen_joint_stall
joint_stall_reg	dma_axi64/prgen_joint_stall.v	/^   reg                   joint_stall_reg;$/;"	r	module:prgen_joint_stall
joint_update	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            joint_update;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_update	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            joint_update;$/;"	n	module:dma_axi64_core0_ch_calc_size
joint_wait	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   output            joint_wait;$/;"	p	module:dma_axi64_core0_ch_calc_joint
joint_wait	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   reg                joint_wait;$/;"	r	module:dma_axi64_core0_ch_calc_joint
joint_wait	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            joint_wait;$/;"	n	module:dma_axi64_core0_ch_calc_size
last_channel	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [2:0]               last_channel;$/;"	r	module:dma_axi64_core0_axim_wdata
len_c	verif/AXI/axi_tx.sv	/^  constraint len_c{$/;"	O	class:axi_tx
level	verif/TOP/dma_common.sv	/^  } level;$/;"	T	class:dma_common
line_empty	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output             line_empty;$/;"	p	module:dma_axi64_core0_ch_offsets
line_empty	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   wire             line_empty;$/;"	n	module:dma_axi64_core0_ch_offsets
line_end	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               line_end;$/;"	n	module:dma_axi64_core0_axim_wdata
line_end_num	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [2:0]               line_end_num;$/;"	n	module:dma_axi64_core0_axim_wdata
line_end_pre	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   wire             line_end_pre;$/;"	n	module:dma_axi64_core0_ch_offsets
line_remain	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [4-1:0]           line_remain;                  $/;"	r	module:dma_axi64_core0_ch_wr_slicer
load_addr	dma_axi64/dma_axi64_core0_ch.v	/^   wire [32-1:0]     load_addr;$/;"	n	module:dma_axi64_core0_ch
load_addr	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input [32-1:0]    load_addr;$/;"	p	module:dma_axi64_core0_ch_calc
load_addr	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input [32-1:0]    load_addr;$/;"	p	module:dma_axi64_core0_ch_calc_addr
load_addr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [32-1:0]      load_addr;$/;"	p	module:dma_axi64_core0_ch_reg
load_cmd	dma_axi64/dma_axi64_core0_ch.v	/^   wire             load_cmd;$/;"	n	module:dma_axi64_core0_ch
load_cmd	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              load_cmd;$/;"	p	module:dma_axi64_core0_ch_reg
load_cmd_id	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   wire               load_cmd_id;$/;"	n	module:dma_axi64_core0_axim_rdata
load_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   wire             load_in_prog;$/;"	n	module:dma_axi64_core0_ch
load_in_prog	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             load_in_prog;$/;"	p	module:dma_axi64_core0_ch_calc
load_in_prog	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input             load_in_prog;$/;"	p	module:dma_axi64_core0_ch_calc_addr
load_in_prog	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            load_in_prog;$/;"	p	module:dma_axi64_core0_ch_calc_size
load_in_prog	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              load_in_prog;$/;"	p	module:dma_axi64_core0_ch_reg
load_in_prog_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  load_in_prog_reg;$/;"	r	module:dma_axi64_core0_ch_reg
load_req	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_req;$/;"	n	module:dma_axi64_core0_ch_reg
load_req_in_prog	dma_axi64/dma_axi64_core0.v	/^   wire              load_req_in_prog;$/;"	n	module:dma_axi64_core0
load_req_in_prog	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               load_req_in_prog;$/;"	p	module:dma_axi64_core0_axim_rd
load_req_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   output             load_req_in_prog;$/;"	p	module:dma_axi64_core0_ch
load_req_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   wire             load_req_in_prog;$/;"	n	module:dma_axi64_core0_ch
load_req_in_prog	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             load_req_in_prog;$/;"	p	module:dma_axi64_core0_ch_calc
load_req_in_prog	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            load_req_in_prog;$/;"	p	module:dma_axi64_core0_ch_calc_size
load_req_in_prog	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             load_req_in_prog;$/;"	p	module:dma_axi64_core0_ch_empty
load_req_in_prog	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             load_req_in_prog;$/;"	p	module:dma_axi64_core0_ch_offsets
load_req_in_prog	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              load_req_in_prog;$/;"	p	module:dma_axi64_core0_ch_reg
load_req_in_prog	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             load_req_in_prog;$/;"	p	module:dma_axi64_core0_ch_remain
load_req_in_prog	dma_axi64/dma_axi64_core0_channels.v	/^   output             load_req_in_prog;$/;"	p	module:dma_axi64_core0_channels
load_req_in_prog	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               load_req_in_prog;$/;"	p	module:dma_axi64_core0_channels_mux
load_req_in_prog_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  load_req_in_prog_reg;$/;"	r	module:dma_axi64_core0_ch_reg
load_wdata	dma_axi64/dma_axi64_core0.v	/^   wire [64-1:0]      load_wdata;  $/;"	n	module:dma_axi64_core0
load_wdata	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [64-1:0]     load_wdata;$/;"	p	module:dma_axi64_core0_axim_rd
load_wdata	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [64-1:0]     load_wdata;$/;"	p	module:dma_axi64_core0_axim_rdata
load_wdata	dma_axi64/dma_axi64_core0_ch.v	/^   input [64-1:0]    load_wdata;$/;"	p	module:dma_axi64_core0_ch
load_wdata	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [64-1:0]    load_wdata;$/;"	p	module:dma_axi64_core0_ch_empty
load_wdata	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [64-1:0]      load_wdata;$/;"	p	module:dma_axi64_core0_ch_reg
load_wdata	dma_axi64/dma_axi64_core0_channels.v	/^   input [64-1:0]    load_wdata;$/;"	p	module:dma_axi64_core0_channels
load_wr	dma_axi64/dma_axi64_core0.v	/^   wire              load_wr;$/;"	n	module:dma_axi64_core0
load_wr	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               load_wr;$/;"	p	module:dma_axi64_core0_axim_rd
load_wr	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output               load_wr;$/;"	p	module:dma_axi64_core0_axim_rdata
load_wr	dma_axi64/dma_axi64_core0_ch.v	/^   input             load_wr;$/;"	p	module:dma_axi64_core0_ch
load_wr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             load_wr;$/;"	p	module:dma_axi64_core0_ch_empty
load_wr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              load_wr;$/;"	p	module:dma_axi64_core0_ch_reg
load_wr	dma_axi64/dma_axi64_core0_channels.v	/^   input             load_wr;$/;"	p	module:dma_axi64_core0_channels
load_wr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               load_wr;$/;"	p	module:dma_axi64_core0_channels_mux
load_wr0	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr0;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr1	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr1;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr2	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr2;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr3	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr3;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr_cycle	dma_axi64/dma_axi64_core0.v	/^   wire [1:0]              load_wr_cycle;$/;"	n	module:dma_axi64_core0
load_wr_cycle	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [1:0]           load_wr_cycle;$/;"	p	module:dma_axi64_core0_axim_rd
load_wr_cycle	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [1:0]           load_wr_cycle;$/;"	p	module:dma_axi64_core0_axim_rdata
load_wr_cycle	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   reg [1:0]               load_wr_cycle;$/;"	r	module:dma_axi64_core0_axim_rdata
load_wr_cycle	dma_axi64/dma_axi64_core0_ch.v	/^   input [1:0]             load_wr_cycle;$/;"	p	module:dma_axi64_core0_ch
load_wr_cycle	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [1:0]             load_wr_cycle;$/;"	p	module:dma_axi64_core0_ch_empty
load_wr_cycle	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [1:0]              load_wr_cycle;$/;"	p	module:dma_axi64_core0_ch_reg
load_wr_cycle	dma_axi64/dma_axi64_core0_channels.v	/^   input [1:0]             load_wr_cycle;$/;"	p	module:dma_axi64_core0_channels
load_wr_cycle0	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr_cycle0;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr_cycle1	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr_cycle1;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr_cycle2	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr_cycle2;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr_cycle3	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr_cycle3;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr_last	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              load_wr_last;$/;"	n	module:dma_axi64_core0_ch_reg
load_wr_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              load_wr_num;$/;"	n	module:dma_axi64_core0
load_wr_num	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [2:0]           load_wr_num;$/;"	p	module:dma_axi64_core0_axim_rd
load_wr_num	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [2:0]           load_wr_num;$/;"	p	module:dma_axi64_core0_axim_rdata
load_wr_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]             load_wr_num;$/;"	p	module:dma_axi64_core0_channels
load_wr_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               load_wr_num;$/;"	p	module:dma_axi64_core0_channels_mux
master_cb	verif/APB/apb_inf.sv	/^  clocking master_cb @(posedge clk);$/;"	L	interface:apb_inf
master_cb	verif/PERIPH/periph_inf.sv	/^  clocking master_cb @(posedge clk);$/;"	L	interface:periph_inf
master_mp	verif/APB/apb_inf.sv	/^  modport master_mp(clocking master_cb);$/;"	M	interface:apb_inf
master_mp	verif/PERIPH/periph_inf.sv	/^  modport master_mp(clocking master_cb);$/;"	M	interface:periph_inf
max_burst	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire [8:0]               max_burst;$/;"	n	module:dma_axi64_core0_axim_cmd
max_burst_align	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire [8-1:0]   max_burst_align;$/;"	n	module:dma_axi64_core0_ch_calc_size
max_burst_d	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [8:0]               max_burst_d;$/;"	r	module:dma_axi64_core0_axim_cmd
mem	verif/AXI/axi_responder.sv	/^  byte mem[int]; \/\/memory for the slave responder$/;"	r	class:axi_responder
min	dma_axi64/prgen_min2.v	/^   output [WIDTH-1:0]      min;$/;"	p	module:prgen_min2
min	dma_axi64/prgen_min3.v	/^   output [WIDTH-1:0]      min;$/;"	p	module:prgen_min3
min2_ab	dma_axi64/prgen_min3.v	/^   prgen_min2 #(WIDTH) min2_ab($/;"	i	module:prgen_min3	typeref:module:prgen_min2
min2_abc	dma_axi64/prgen_min3.v	/^   prgen_min2 #(WIDTH) min2_abc($/;"	i	module:prgen_min3	typeref:module:prgen_min2
min2_append	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   prgen_min2 #(4) min2_append($/;"	i	module:dma_axi64_core0_ch_wr_slicer	typeref:module:prgen_min2
min2_direct	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   prgen_min2 #(4) min2_direct($/;"	i	module:dma_axi64_core0_ch_wr_slicer	typeref:module:prgen_min2
min2_max	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   prgen_min2 #(8) min2_max($/;"	i	module:dma_axi64_core0_ch_reg_size	typeref:module:prgen_min2
min3	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   prgen_min3 #(8) min3($/;"	i	module:dma_axi64_core0_ch_calc_size	typeref:module:prgen_min3
min_ab	dma_axi64/prgen_min3.v	/^   reg [WIDTH-1:0]      min_ab;$/;"	r	module:prgen_min3
min_ab_pre	dma_axi64/prgen_min3.v	/^   wire [WIDTH-1:0]      min_ab_pre;$/;"	n	module:prgen_min3
min_c	dma_axi64/prgen_min3.v	/^   reg [WIDTH-1:0]      min_c;$/;"	r	module:prgen_min3
min_rsize	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   prgen_min2 #(4) min_rsize($/;"	i	module:dma_axi64_core0_ch_rd_slicer	typeref:module:prgen_min2
mon2cov	verif/TOP/dma_common.sv	/^  static  mailbox mon2cov = new();$/;"	r	class:dma_common
monitor_cb	verif/APB/apb_inf.sv	/^  clocking monitor_cb @(posedge clk);$/;"	L	interface:apb_inf
monitor_cb	verif/AXI/axi_inf.sv	/^  clocking monitor_cb @(posedge clk);$/;"	L	interface:axi_inf
monitor_cb	verif/PERIPH/periph_inf.sv	/^  clocking monitor_cb @(posedge clk);$/;"	L	interface:periph_inf
monitor_mp	verif/APB/apb_inf.sv	/^  modport monitor_mp(clocking monitor_cb);$/;"	M	interface:apb_inf
monitor_mp	verif/AXI/axi_inf.sv	/^  modport monitor_mp(clocking monitor_cb);$/;"	M	interface:axi_inf
monitor_mp	verif/PERIPH/periph_inf.sv	/^  modport monitor_mp(clocking monitor_cb);$/;"	M	interface:periph_inf
mux_11	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_11(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_13	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_13(.sel(load_wr_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_15	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_15(.sel(rd_transfer_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_16	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_16(.sel(rd_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_17	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_17(.sel(rd_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_18	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_18(.sel(rd_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_19	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_19(.sel(rd_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_2	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_2(.ch_x(ch_fifo_rd_valid),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_or8
mux_20	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_20(.sel(rd_cmd_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_21	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_21(.sel(ch_fifo_rd_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_23	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_23(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_26	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_26(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_27	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_27(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_28	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_28(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_3	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_3(.ch_x(ch_fifo_rdata),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_or8
mux_30	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_30(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_31	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_31(.sel(ch_fifo_rd_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_33	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_33(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_34	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_34(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_37	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_37(.sel(wr_transfer_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_38	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_38(.sel(wr_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_39	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_39(.sel(wr_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_4	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_4(.ch_x(ch_periph_rx_clr),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_or8
mux_40	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_40(.sel(wr_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_41	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_41(.sel(wr_ch_num_resp),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_42	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_42(.sel(wr_cmd_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_43	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_43(.sel(ch_fifo_wr_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_44	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_44(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_47	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_47(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_48	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_48(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_49	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_49(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_5	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_5(.ch_x(ch_periph_tx_clr),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_or8
mux_51	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_51(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_53	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_53(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_mux8
mux_55	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_55(.ch_x(ch_joint_in_prog),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_or8
mux_56	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_56(.ch_x(ch_joint_not_in_prog),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_or8
mux_57	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_57(.ch_x(ch_joint_mux_in_prog),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_or8
mux_58	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_58(.sel(rd_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_59	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_59(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_6	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_6(.sel(timeout_num_aw),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_60	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_60(.sel(wr_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_7	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_7(.sel(timeout_num_w),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_8	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_8(.sel(timeout_num_ar),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_9	dma_axi64/dma_axi64_core0_channels_mux.v	/^   mux_9(.sel(wdt_ch_num),$/;"	i	module:dma_axi64_core0_channels_mux	typeref:module:prgen_demux8
mux_prdata	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   prgen_mux8 #(32) mux_prdata($/;"	i	module:dma_axi64_core0_channels_apb_mux	typeref:module:prgen_mux8
mux_psel	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   prgen_demux8 #(1) mux_psel($/;"	i	module:dma_axi64_core0_channels_apb_mux	typeref:module:prgen_demux8
new	verif/APB/apb_cov.sv	/^  function new();$/;"	f	class:apb_cov
new	verif/APB/apb_env.sv	/^  function new();$/;"	f	class:apb_env
new	verif/AXI/axi_env.sv	/^  function new();$/;"	f	class:axi_env
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch0_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch1_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch2_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch3_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch4_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch5_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch6_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_ch_active_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_ch_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_ch_start_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_cmd_outs_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_cmd_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_cmd_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_cmd_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_cmd_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_count_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_fifo_fullness_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_int_clear_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_int_enable_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_int_rawstat_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_int_status_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_read_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_restrict_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_static_reg0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_static_reg1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_static_reg2
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_static_reg3
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_static_reg4
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:ch7_write_offset_reg
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:core0_ch_start
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:core0_joint_mode
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:core0_priority
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:idle
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:int0_status
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:periph_rx_ctrl
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:periph_tx_ctrl
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:user_core0_def_status0
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:user_core0_def_status1
new	verif/REG/dma_ctrl_reg_block.sv	/^	function new();$/;"	f	class:user_def_status
new	verif/TOP/dma_common.sv	/^  function new();$/;"	f	class:dma_common
new	verif/TOP/dma_env.sv	/^  function new();$/;"	f	class:dma_env
next	dma_axi64/prgen_fifo.v	/^   wire               next;$/;"	n	module:prgen_fifo
next_burst	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg                   next_burst;$/;"	r	module:dma_axi64_core0_axim_cmd
next_burst_size	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   reg [8-1:0]       next_burst_size;$/;"	r	module:dma_axi64_core0_axim_cmd
next_burst_start	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               next_burst_start;$/;"	n	module:dma_axi64_core0_axim_cmd
next_ch_num0	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [2:0]             next_ch_num0;$/;"	n	module:dma_axi64_core0_arbiter
next_ch_num0_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [3:0]             next_ch_num0_pre;$/;"	n	module:dma_axi64_core0_arbiter
next_ch_num0_pre2	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [3:0]             next_ch_num0_pre2;$/;"	n	module:dma_axi64_core0_arbiter
next_ch_num1	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [2:0]             next_ch_num1;$/;"	n	module:dma_axi64_core0_arbiter
next_ch_num1_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [3:0]             next_ch_num1_pre;$/;"	n	module:dma_axi64_core0_arbiter
next_ch_num1_pre2	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [3:0]             next_ch_num1_pre2;$/;"	n	module:dma_axi64_core0_arbiter
next_ch_num_pre	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire [2:0]             next_ch_num_pre;$/;"	n	module:dma_axi64_core0_arbiter
next_rd	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire               next_rd;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
next_rdata	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   reg [64-1:0]           next_rdata;$/;"	r	module:dma_axi64_core0_ch_rd_slicer
next_rdata_pre	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   reg [64-1:0]           next_rdata_pre;$/;"	r	module:dma_axi64_core0_ch_rd_slicer
next_ready	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             next_ready;$/;"	n	module:dma_axi64_core0_arbiter
next_ready0	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             next_ready0;$/;"	n	module:dma_axi64_core0_arbiter
next_ready1	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             next_ready1;$/;"	n	module:dma_axi64_core0_arbiter
next_rsize	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire [4-1:0]       next_rsize;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
next_rsize_reg	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   reg [4-1:0]           next_rsize_reg;$/;"	r	module:dma_axi64_core0_ch_rd_slicer
next_size	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [4-1:0]           next_size;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
next_wdata	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [64-1:0]           next_wdata;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
next_wr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire               next_wr;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
ns	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   reg [2:0]            ns;$/;"	r	module:dma_axi64_core0_ch_calc_joint
ns	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg [2:0]             ns;$/;"	r	module:dma_axi64_core0_ctrl
outs	dma_axi64/dma_axi64_core0_ch_outs.v	/^   output [`OUT_BITS-1:0]   outs;$/;"	p	module:dma_axi64_core0_ch_outs
outs	dma_axi64/dma_axi64_core0_ch_outs.v	/^   reg [`OUT_BITS-1:0]         outs;$/;"	r	module:dma_axi64_core0_ch_outs
outs_empty	dma_axi64/dma_axi64_core0_ch.v	/^   wire             outs_empty;$/;"	n	module:dma_axi64_core0_ch
outs_empty	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             outs_empty;$/;"	p	module:dma_axi64_core0_ch_calc
outs_empty	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            outs_empty;$/;"	p	module:dma_axi64_core0_ch_calc_joint
outs_empty	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            outs_empty;$/;"	p	module:dma_axi64_core0_ch_calc_size
outs_empty	dma_axi64/dma_axi64_core0_ch_outs.v	/^   output             outs_empty;$/;"	p	module:dma_axi64_core0_ch_outs
outs_empty	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              outs_empty;$/;"	p	module:dma_axi64_core0_ch_reg
outs_max	dma_axi64/dma_axi64_core0_ch_outs.v	/^   input [`OUT_BITS-1:0]    outs_max;$/;"	p	module:dma_axi64_core0_ch_outs
outs_pre	dma_axi64/dma_axi64_core0_ch_outs.v	/^   wire [`OUT_BITS-1:0]     outs_pre;$/;"	n	module:dma_axi64_core0_ch_outs
paddr	dma_axi64/dma_axi64.v	/^  input [12:0]                         paddr;$/;"	p	module:dma_axi64
paddr	dma_axi64/dma_axi64_apb_mux.v	/^   input [12:11]      paddr;$/;"	p	module:dma_axi64_apb_mux
paddr	dma_axi64/dma_axi64_core0.v	/^   input [10:0]          paddr;$/;"	p	module:dma_axi64_core0
paddr	dma_axi64/dma_axi64_core0_ch.v	/^   input [7:0]             paddr;$/;"	p	module:dma_axi64_core0_ch
paddr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [7:0]             paddr;$/;"	p	module:dma_axi64_core0_ch_empty
paddr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [7:0]              paddr;$/;"	p	module:dma_axi64_core0_ch_reg
paddr	dma_axi64/dma_axi64_core0_channels.v	/^   input [10:0]         paddr;$/;"	p	module:dma_axi64_core0_channels
paddr	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input [10:8]          paddr;$/;"	p	module:dma_axi64_core0_channels_apb_mux
paddr	dma_axi64/dma_axi64_core0_top.v	/^   input [10:0]             paddr;$/;"	p	module:dma_axi64_core0_top
paddr	dma_axi64/dma_axi64_dual_core.v	/^   input [12:0]                           paddr;$/;"	p	module:dma_axi64_dual_core
paddr	dma_axi64/dma_axi64_reg.v	/^   input [7:0]                   paddr;$/;"	p	module:dma_axi64_reg
paddr	verif/APB/apb_inf.sv	/^  bit [12:0]                        paddr;$/;"	r	interface:apb_inf
paddr	verif/TOP/dma_ctrl_assertion.sv	/^  input [12:0]                         paddr;$/;"	p	module:dma_ctrl_assertion
paddr_sel	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   wire [2:0]          paddr_sel;$/;"	n	module:dma_axi64_core0_channels_apb_mux
paddr_sel_d	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   reg [2:0]          paddr_sel_d;$/;"	r	module:dma_axi64_core0_channels_apb_mux
page_cross	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             page_cross;$/;"	p	module:dma_axi64_core0_arbiter
page_cross	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   output               page_cross;$/;"	p	module:dma_axi64_core0_axim_cmd
page_cross	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               page_cross;$/;"	n	module:dma_axi64_core0_axim_cmd
page_cross	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               page_cross;$/;"	p	module:dma_axi64_core0_axim_rd
page_cross	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               page_cross;$/;"	p	module:dma_axi64_core0_axim_wr
page_cross	dma_axi64/dma_axi64_core0_ch.v	/^   wire             page_cross;$/;"	n	module:dma_axi64_core0_ch
page_cross	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             page_cross;$/;"	p	module:dma_axi64_core0_ch_calc
page_cross	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            page_cross;$/;"	p	module:dma_axi64_core0_ch_calc_joint
page_cross	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            page_cross;$/;"	p	module:dma_axi64_core0_ch_calc_size
page_cross	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              page_cross;$/;"	p	module:dma_axi64_core0_ch_reg
page_cross_pre	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   wire               page_cross_pre;$/;"	n	module:dma_axi64_core0_axim_cmd
pclk	dma_axi64/dma_axi64_core0.v	/^   input              pclk;$/;"	p	module:dma_axi64_core0
pclk	dma_axi64/dma_axi64_core0_ch.v	/^   input             pclk;$/;"	p	module:dma_axi64_core0_ch
pclk	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             pclk;$/;"	p	module:dma_axi64_core0_ch_empty
pclk	dma_axi64/dma_axi64_core0_channels.v	/^   input             pclk;$/;"	p	module:dma_axi64_core0_channels
pclken	dma_axi64/dma_axi64.v	/^  input                                pclken;$/;"	p	module:dma_axi64
pclken	dma_axi64/dma_axi64_apb_mux.v	/^   input                 pclken;$/;"	p	module:dma_axi64_apb_mux
pclken	dma_axi64/dma_axi64_core0.v	/^   input              pclken;$/;"	p	module:dma_axi64_core0
pclken	dma_axi64/dma_axi64_core0_ch.v	/^   input             pclken;$/;"	p	module:dma_axi64_core0_ch
pclken	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             pclken;$/;"	p	module:dma_axi64_core0_ch_empty
pclken	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              pclken;$/;"	p	module:dma_axi64_core0_ch_reg
pclken	dma_axi64/dma_axi64_core0_channels.v	/^   input             pclken;$/;"	p	module:dma_axi64_core0_channels
pclken	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input          pclken;$/;"	p	module:dma_axi64_core0_channels_apb_mux
pclken	dma_axi64/dma_axi64_core0_top.v	/^   input                    pclken;$/;"	p	module:dma_axi64_core0_top
pclken	dma_axi64/dma_axi64_dual_core.v	/^   input                                  pclken;$/;"	p	module:dma_axi64_dual_core
pclken	dma_axi64/dma_axi64_reg.v	/^   input                   pclken;$/;"	p	module:dma_axi64_reg
pclken	verif/APB/apb_inf.sv	/^  bit                               pclken;$/;"	r	interface:apb_inf
pclken	verif/TOP/dma_ctrl_assertion.sv	/^  input                                pclken;$/;"	p	module:dma_ctrl_assertion
penable	dma_axi64/dma_axi64.v	/^  input                                penable;$/;"	p	module:dma_axi64
penable	dma_axi64/dma_axi64_apb_mux.v	/^   input                 penable;$/;"	p	module:dma_axi64_apb_mux
penable	dma_axi64/dma_axi64_core0.v	/^   input              penable;$/;"	p	module:dma_axi64_core0
penable	dma_axi64/dma_axi64_core0_ch.v	/^   input             penable;$/;"	p	module:dma_axi64_core0_ch
penable	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             penable;$/;"	p	module:dma_axi64_core0_ch_empty
penable	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              penable;$/;"	p	module:dma_axi64_core0_ch_reg
penable	dma_axi64/dma_axi64_core0_channels.v	/^   input             penable;$/;"	p	module:dma_axi64_core0_channels
penable	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input                 penable;$/;"	p	module:dma_axi64_core0_channels_apb_mux
penable	dma_axi64/dma_axi64_core0_top.v	/^   input                    penable;$/;"	p	module:dma_axi64_core0_top
penable	dma_axi64/dma_axi64_dual_core.v	/^   input                                  penable;$/;"	p	module:dma_axi64_dual_core
penable	dma_axi64/dma_axi64_reg.v	/^   input                   penable;$/;"	p	module:dma_axi64_reg
penable	verif/APB/apb_inf.sv	/^  bit                               penable;$/;"	r	interface:apb_inf
penable	verif/TOP/dma_ctrl_assertion.sv	/^  input                                penable;$/;"	p	module:dma_ctrl_assertion
penable_pready_handshake_p	verif/TOP/dma_ctrl_assertion.sv	/^  property penable_pready_handshake_p;$/;"	R	module:dma_ctrl_assertion
pend	dma_axi64/prgen_stall.v	/^   wire               pend;$/;"	n	module:prgen_stall
periph_clr	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   output [31:1]         periph_clr;$/;"	p	module:dma_axi64_core0_ch_periph_mux
periph_clr	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   reg [31:1]             periph_clr;$/;"	r	module:dma_axi64_core0_ch_periph_mux
periph_clr	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             periph_clr;$/;"	p	module:dma_axi64_core0_ctrl
periph_clr_ch	dma_axi64/dma_axi64_core0_ctrl.v	/^   wire             periph_clr_ch;$/;"	n	module:dma_axi64_core0_ctrl
periph_clr_last	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             periph_clr_last;$/;"	p	module:dma_axi64_core0_ctrl
periph_clr_last_ch	dma_axi64/dma_axi64_core0_ctrl.v	/^   wire             periph_clr_last_ch;   $/;"	n	module:dma_axi64_core0_ctrl
periph_clr_valid	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             periph_clr_valid;$/;"	p	module:dma_axi64_core0_ctrl
periph_delay	dma_axi64/dma_axi64_core0_ctrl.v	/^   input [`DELAY_BITS-1:0]  periph_delay;$/;"	p	module:dma_axi64_core0_ctrl
periph_inf	verif/PERIPH/periph_inf.sv	/^interface periph_inf(input clk,reset);$/;"	I
periph_num	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   input [4:0]              periph_num;$/;"	p	module:dma_axi64_core0_ch_periph_mux
periph_pif	verif/TOP/top.sv	/^  periph_inf periph_pif(clk,reset);$/;"	i	module:top	typeref:module:periph_inf
periph_ready	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   output             periph_ready;$/;"	p	module:dma_axi64_core0_ch_periph_mux
periph_ready_pre	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   wire             periph_ready_pre;$/;"	n	module:dma_axi64_core0_ch_periph_mux
periph_req	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   input [31:1]         periph_req;$/;"	p	module:dma_axi64_core0_ch_periph_mux
periph_req_full	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   wire [31:0]             periph_req_full;$/;"	n	module:dma_axi64_core0_ch_periph_mux
periph_rx_clr	dma_axi64/dma_axi64.v	/^  output [31:1]             periph_rx_clr;$/;"	p	module:dma_axi64
periph_rx_clr	dma_axi64/dma_axi64.v	/^  wire [31:1]                 periph_rx_clr;$/;"	n	module:dma_axi64
periph_rx_clr	dma_axi64/dma_axi64_core0.v	/^   output [31:1]          periph_rx_clr;$/;"	p	module:dma_axi64_core0
periph_rx_clr	dma_axi64/dma_axi64_core0_ch.v	/^   output [31:1]         periph_rx_clr;$/;"	p	module:dma_axi64_core0_ch
periph_rx_clr	dma_axi64/dma_axi64_core0_ch.v	/^   wire [31:1]             periph_rx_clr;$/;"	n	module:dma_axi64_core0_ch
periph_rx_clr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [31:1]         periph_rx_clr;$/;"	p	module:dma_axi64_core0_ch_empty
periph_rx_clr	dma_axi64/dma_axi64_core0_channels.v	/^   output [31:1]         periph_rx_clr;$/;"	p	module:dma_axi64_core0_channels
periph_rx_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [30:0]           periph_rx_clr;$/;"	p	module:dma_axi64_core0_channels_mux
periph_rx_clr	dma_axi64/dma_axi64_core0_top.v	/^   output [31:1]         periph_rx_clr;$/;"	p	module:dma_axi64_core0_top
periph_rx_clr	dma_axi64/dma_axi64_dual_core.v	/^   output [31:1]               periph_rx_clr;$/;"	p	module:dma_axi64_dual_core
periph_rx_clr	dma_axi64/dma_axi64_reg.v	/^   input [31:1]               periph_rx_clr;$/;"	p	module:dma_axi64_reg
periph_rx_clr	verif/PERIPH/periph_inf.sv	/^  bit [31:1]             periph_rx_clr;$/;"	r	interface:periph_inf
periph_rx_clr	verif/TOP/dma_ctrl_assertion.sv	/^  input [31:1]             periph_rx_clr;$/;"	p	module:dma_ctrl_assertion
periph_rx_clr0	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_rx_clr0;$/;"	n	module:dma_axi64_dual_core
periph_rx_clr1	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_rx_clr1;$/;"	n	module:dma_axi64_dual_core
periph_rx_ctrl	verif/REG/dma_ctrl_reg_block.sv	/^class periph_rx_ctrl;$/;"	C
periph_rx_ctrl_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup periph_rx_ctrl_cg;$/;"	V	class:periph_rx_ctrl
periph_rx_ctrl_i	verif/REG/dma_ctrl_reg_block.sv	/^periph_rx_ctrl periph_rx_ctrl_i = new();$/;"	r	class:dma_ctrl_reg_block
periph_rx_req	dma_axi64/dma_axi64.v	/^  input [31:1]             periph_rx_req;$/;"	p	module:dma_axi64
periph_rx_req	dma_axi64/dma_axi64.v	/^  wire [31:1]                 periph_rx_req;$/;"	n	module:dma_axi64
periph_rx_req	dma_axi64/dma_axi64_core0.v	/^   input [31:1]          periph_rx_req;$/;"	p	module:dma_axi64_core0
periph_rx_req	dma_axi64/dma_axi64_core0_ch.v	/^   input [31:1]         periph_rx_req;$/;"	p	module:dma_axi64_core0_ch
periph_rx_req	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [31:1]         periph_rx_req;$/;"	p	module:dma_axi64_core0_ch_empty
periph_rx_req	dma_axi64/dma_axi64_core0_channels.v	/^   input [31:1]         periph_rx_req;$/;"	p	module:dma_axi64_core0_channels
periph_rx_req	dma_axi64/dma_axi64_core0_top.v	/^   input [31:1]         periph_rx_req;$/;"	p	module:dma_axi64_core0_top
periph_rx_req	dma_axi64/dma_axi64_dual_core.v	/^   input [31:1]               periph_rx_req;$/;"	p	module:dma_axi64_dual_core
periph_rx_req	verif/PERIPH/periph_inf.sv	/^  bit [31:1]             periph_rx_req;$/;"	r	interface:periph_inf
periph_rx_req	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] periph_rx_req;$/;"	r	class:periph_rx_ctrl
periph_rx_req	verif/TOP/dma_ctrl_assertion.sv	/^  input [31:1]             periph_rx_req;$/;"	p	module:dma_ctrl_assertion
periph_rx_req0	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_rx_req0;$/;"	n	module:dma_axi64_dual_core
periph_rx_req1	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_rx_req1;$/;"	n	module:dma_axi64_dual_core
periph_rx_req_reg	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_rx_req_reg;$/;"	n	module:dma_axi64_dual_core
periph_rx_req_reg	dma_axi64/dma_axi64_reg.v	/^   output [31:1]               periph_rx_req_reg;$/;"	p	module:dma_axi64_reg
periph_rx_req_reg	dma_axi64/dma_axi64_reg.v	/^   reg [31:1]                   periph_rx_req_reg;$/;"	r	module:dma_axi64_reg
periph_tx_clr	dma_axi64/dma_axi64.v	/^  output [31:1]             periph_tx_clr;$/;"	p	module:dma_axi64
periph_tx_clr	dma_axi64/dma_axi64.v	/^  wire [31:1]                 periph_tx_clr;$/;"	n	module:dma_axi64
periph_tx_clr	dma_axi64/dma_axi64_core0.v	/^   output [31:1]          periph_tx_clr;$/;"	p	module:dma_axi64_core0
periph_tx_clr	dma_axi64/dma_axi64_core0_ch.v	/^   output [31:1]         periph_tx_clr;$/;"	p	module:dma_axi64_core0_ch
periph_tx_clr	dma_axi64/dma_axi64_core0_ch.v	/^   wire [31:1]             periph_tx_clr;$/;"	n	module:dma_axi64_core0_ch
periph_tx_clr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [31:1]         periph_tx_clr;$/;"	p	module:dma_axi64_core0_ch_empty
periph_tx_clr	dma_axi64/dma_axi64_core0_channels.v	/^   output [31:1]         periph_tx_clr;$/;"	p	module:dma_axi64_core0_channels
periph_tx_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [30:0]           periph_tx_clr;$/;"	p	module:dma_axi64_core0_channels_mux
periph_tx_clr	dma_axi64/dma_axi64_core0_top.v	/^   output [31:1]         periph_tx_clr;$/;"	p	module:dma_axi64_core0_top
periph_tx_clr	dma_axi64/dma_axi64_dual_core.v	/^   output [31:1]               periph_tx_clr;$/;"	p	module:dma_axi64_dual_core
periph_tx_clr	dma_axi64/dma_axi64_reg.v	/^   input [31:1]               periph_tx_clr;$/;"	p	module:dma_axi64_reg
periph_tx_clr	verif/PERIPH/periph_inf.sv	/^  bit [31:1]             periph_tx_clr;$/;"	r	interface:periph_inf
periph_tx_clr	verif/TOP/dma_ctrl_assertion.sv	/^  input [31:1]             periph_tx_clr;$/;"	p	module:dma_ctrl_assertion
periph_tx_clr0	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_tx_clr0;$/;"	n	module:dma_axi64_dual_core
periph_tx_clr1	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_tx_clr1;$/;"	n	module:dma_axi64_dual_core
periph_tx_ctrl	verif/REG/dma_ctrl_reg_block.sv	/^class periph_tx_ctrl;$/;"	C
periph_tx_ctrl_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup periph_tx_ctrl_cg;$/;"	V	class:periph_tx_ctrl
periph_tx_ctrl_i	verif/REG/dma_ctrl_reg_block.sv	/^periph_tx_ctrl periph_tx_ctrl_i = new();$/;"	r	class:dma_ctrl_reg_block
periph_tx_req	dma_axi64/dma_axi64.v	/^  input [31:1]             periph_tx_req;$/;"	p	module:dma_axi64
periph_tx_req	dma_axi64/dma_axi64.v	/^  wire [31:1]                 periph_tx_req;$/;"	n	module:dma_axi64
periph_tx_req	dma_axi64/dma_axi64_core0.v	/^   input [31:1]          periph_tx_req;$/;"	p	module:dma_axi64_core0
periph_tx_req	dma_axi64/dma_axi64_core0_ch.v	/^   input [31:1]         periph_tx_req;$/;"	p	module:dma_axi64_core0_ch
periph_tx_req	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [31:1]         periph_tx_req;$/;"	p	module:dma_axi64_core0_ch_empty
periph_tx_req	dma_axi64/dma_axi64_core0_channels.v	/^   input [31:1]         periph_tx_req;$/;"	p	module:dma_axi64_core0_channels
periph_tx_req	dma_axi64/dma_axi64_core0_top.v	/^   input [31:1]         periph_tx_req;$/;"	p	module:dma_axi64_core0_top
periph_tx_req	dma_axi64/dma_axi64_dual_core.v	/^   input [31:1]               periph_tx_req;$/;"	p	module:dma_axi64_dual_core
periph_tx_req	verif/PERIPH/periph_inf.sv	/^  bit [31:1]             periph_tx_req;$/;"	r	interface:periph_inf
periph_tx_req	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] periph_tx_req;$/;"	r	class:periph_tx_ctrl
periph_tx_req	verif/TOP/dma_ctrl_assertion.sv	/^  input [31:1]             periph_tx_req;$/;"	p	module:dma_ctrl_assertion
periph_tx_req0	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_tx_req0;$/;"	n	module:dma_axi64_dual_core
periph_tx_req1	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_tx_req1;$/;"	n	module:dma_axi64_dual_core
periph_tx_req_reg	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:1]                   periph_tx_req_reg;$/;"	n	module:dma_axi64_dual_core
periph_tx_req_reg	dma_axi64/dma_axi64_reg.v	/^   output [31:1]               periph_tx_req_reg;$/;"	p	module:dma_axi64_reg
periph_tx_req_reg	dma_axi64/dma_axi64_reg.v	/^   reg [31:1]                   periph_tx_req_reg;$/;"	r	module:dma_axi64_reg
periph_vif	verif/TOP/dma_common.sv	/^  static virtual periph_inf periph_vif;$/;"	r	class:dma_common
pop	dma_axi64/prgen_fifo.v	/^   input               pop;$/;"	p	module:prgen_fifo
prdata	dma_axi64/dma_axi64.v	/^  output [31:0]                        prdata;$/;"	p	module:dma_axi64
prdata	dma_axi64/dma_axi64_apb_mux.v	/^   output [31:0]         prdata;$/;"	p	module:dma_axi64_apb_mux
prdata	dma_axi64/dma_axi64_core0.v	/^   output [31:0]          prdata;$/;"	p	module:dma_axi64_core0
prdata	dma_axi64/dma_axi64_core0.v	/^   wire [31:0]              prdata;$/;"	n	module:dma_axi64_core0
prdata	dma_axi64/dma_axi64_core0_ch.v	/^   output [31:0]         prdata;$/;"	p	module:dma_axi64_core0_ch
prdata	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [31:0]         prdata;$/;"	p	module:dma_axi64_core0_ch_empty
prdata	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [31:0]          prdata;$/;"	p	module:dma_axi64_core0_ch_reg
prdata	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              prdata;$/;"	r	module:dma_axi64_core0_ch_reg
prdata	dma_axi64/dma_axi64_core0_channels.v	/^   output [31:0]         prdata;$/;"	p	module:dma_axi64_core0_channels
prdata	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   output [31:0]         prdata;$/;"	p	module:dma_axi64_core0_channels_apb_mux
prdata	dma_axi64/dma_axi64_core0_top.v	/^   output [31:0]            prdata;$/;"	p	module:dma_axi64_core0_top
prdata	dma_axi64/dma_axi64_dual_core.v	/^   output [31:0]                          prdata;$/;"	p	module:dma_axi64_dual_core
prdata	dma_axi64/dma_axi64_reg.v	/^   output [31:0]               prdata;$/;"	p	module:dma_axi64_reg
prdata	dma_axi64/dma_axi64_reg.v	/^   reg [31:0]                   prdata;$/;"	r	module:dma_axi64_reg
prdata	verif/APB/apb_inf.sv	/^  bit [31:0]                        prdata;$/;"	r	interface:apb_inf
prdata	verif/TOP/dma_ctrl_assertion.sv	/^  input [31:0]                        prdata;$/;"	p	module:dma_ctrl_assertion
prdata0	dma_axi64/dma_axi64_apb_mux.v	/^   input [31:0]      prdata0;$/;"	p	module:dma_axi64_apb_mux
prdata0	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:0]                   prdata0;$/;"	n	module:dma_axi64_dual_core
prdata1	dma_axi64/dma_axi64_apb_mux.v	/^   input [31:0]      prdata1;$/;"	p	module:dma_axi64_apb_mux
prdata1	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:0]                   prdata1;$/;"	n	module:dma_axi64_dual_core
prdata_pre	dma_axi64/dma_axi64_apb_mux.v	/^   wire [31:0]          prdata_pre;$/;"	n	module:dma_axi64_apb_mux
prdata_pre	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              prdata_pre;$/;"	r	module:dma_axi64_core0_ch_reg
prdata_pre	dma_axi64/dma_axi64_reg.v	/^   reg [31:0]                   prdata_pre;$/;"	r	module:dma_axi64_reg
prdata_reg	dma_axi64/dma_axi64_apb_mux.v	/^   input [31:0]      prdata_reg;$/;"	p	module:dma_axi64_apb_mux
prdata_reg	dma_axi64/dma_axi64_dual_core.v	/^   wire [31:0]                   prdata_reg;$/;"	n	module:dma_axi64_dual_core
pready	dma_axi64/dma_axi64.v	/^  output                               pready;$/;"	p	module:dma_axi64
pready	dma_axi64/dma_axi64_apb_mux.v	/^   output          pready;$/;"	p	module:dma_axi64_apb_mux
pready	dma_axi64/dma_axi64_apb_mux.v	/^   reg              pready;$/;"	r	module:dma_axi64_apb_mux
pready	dma_axi64/dma_axi64_core0_top.v	/^   output                   pready;$/;"	p	module:dma_axi64_core0_top
pready	dma_axi64/dma_axi64_dual_core.v	/^   output                                 pready;$/;"	p	module:dma_axi64_dual_core
pready	verif/APB/apb_inf.sv	/^  bit                               pready;$/;"	r	interface:apb_inf
pready	verif/TOP/dma_ctrl_assertion.sv	/^  input                               pready;$/;"	p	module:dma_ctrl_assertion
prgen_delay	dma_axi64/prgen_delay.v	/^module prgen_delay(clk,reset,din,dout);$/;"	m
prgen_demux8	dma_axi64/prgen_demux8.v	/^module prgen_demux8(sel,x,ch_x);$/;"	m
prgen_fifo	dma_axi64/prgen_fifo.v	/^module prgen_fifo(clk,reset,push,pop,din,dout,empty,full);$/;"	m
prgen_joint_stall	dma_axi64/prgen_joint_stall.v	/^module prgen_joint_stall(clk,reset,joint_req_out,rd_transfer,rd_transfer_size,ch_fifo_rd,data_fu/;"	m
prgen_min2	dma_axi64/prgen_min2.v	/^module prgen_min2(a,b,min);$/;"	m
prgen_min3	dma_axi64/prgen_min3.v	/^module prgen_min3(clk,reset,a,b,c,min);$/;"	m
prgen_mux8	dma_axi64/prgen_mux8.v	/^module prgen_mux8(sel,ch_x,x);$/;"	m
prgen_or8	dma_axi64/prgen_or8.v	/^module prgen_or8(ch_x,x);$/;"	m
prgen_rawstat	dma_axi64/prgen_rawstat.v	/^module  prgen_rawstat (clk,reset,clear,write,pwdata,int_bus,rawstat);$/;"	m
prgen_scatter8_1	dma_axi64/prgen_scatter8_1.v	/^module prgen_scatter8_1(ch_x,x);$/;"	m
prgen_stall	dma_axi64/prgen_stall.v	/^module prgen_stall(clk,reset,din,stall,dout);$/;"	m
prgen_swap32	dma_axi64/prgen_swap_32.v	/^module  prgen_swap32 (end_swap,data_in,data_out,bsel_in,bsel_out);$/;"	m
prgen_swap64	dma_axi64/prgen_swap_64.v	/^module  prgen_swap64 (end_swap,data_in,data_out,bsel_in,bsel_out);$/;"	m
print	verif/APB/apb_tx.sv	/^  function void print();$/;"	f	class:apb_tx
print	verif/AXI/axi_tx.sv	/^  function void print;$/;"	f	class:axi_tx
prio_high	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             prio_high;$/;"	p	module:dma_axi64_core0_arbiter
prio_high_num	dma_axi64/dma_axi64_core0_arbiter.v	/^   input [2:0]             prio_high_num;$/;"	p	module:dma_axi64_core0_arbiter
prio_high_ready	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             prio_high_ready;$/;"	n	module:dma_axi64_core0_arbiter
prio_top	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             prio_top;$/;"	p	module:dma_axi64_core0_arbiter
prio_top_num	dma_axi64/dma_axi64_core0_arbiter.v	/^   input [2:0]             prio_top_num;$/;"	p	module:dma_axi64_core0_arbiter
prio_top_ready	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             prio_top_ready;$/;"	n	module:dma_axi64_core0_arbiter
proc0_int	dma_axi64/dma_axi64_reg.v	/^   wire                               proc0_int;$/;"	n	module:dma_axi64_reg
proc0_int_stat	dma_axi64/dma_axi64_reg.v	/^   wire [15:0]                        proc0_int_stat;$/;"	n	module:dma_axi64_reg
proc0_int_stat	dma_axi64/dma_axi64_reg_core0.v	/^   output [7:0]                       proc0_int_stat;$/;"	p	module:dma_axi64_reg_core0
proc0_int_stat0	dma_axi64/dma_axi64_reg.v	/^   wire [7:0]                         proc0_int_stat0;$/;"	n	module:dma_axi64_reg
ps	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   reg [2:0]            ps;$/;"	r	module:dma_axi64_core0_ch_calc_joint
ps	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg [2:0]             ps;$/;"	r	module:dma_axi64_core0_ctrl
psel	dma_axi64/dma_axi64.v	/^  input                                psel;$/;"	p	module:dma_axi64
psel	dma_axi64/dma_axi64_apb_mux.v	/^   input                 psel;$/;"	p	module:dma_axi64_apb_mux
psel	dma_axi64/dma_axi64_core0.v	/^   input              psel;$/;"	p	module:dma_axi64_core0
psel	dma_axi64/dma_axi64_core0_ch.v	/^   input             psel;$/;"	p	module:dma_axi64_core0_ch
psel	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             psel;$/;"	p	module:dma_axi64_core0_ch_empty
psel	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              psel;$/;"	p	module:dma_axi64_core0_ch_reg
psel	dma_axi64/dma_axi64_core0_channels.v	/^   input             psel;$/;"	p	module:dma_axi64_core0_channels
psel	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input          psel;$/;"	p	module:dma_axi64_core0_channels_apb_mux
psel	dma_axi64/dma_axi64_core0_top.v	/^   input                    psel;$/;"	p	module:dma_axi64_core0_top
psel	dma_axi64/dma_axi64_dual_core.v	/^   input                                  psel;$/;"	p	module:dma_axi64_dual_core
psel	dma_axi64/dma_axi64_reg.v	/^   input                   psel;$/;"	p	module:dma_axi64_reg
psel	verif/APB/apb_inf.sv	/^  bit                               psel;$/;"	r	interface:apb_inf
psel	verif/TOP/dma_ctrl_assertion.sv	/^  input                                psel;$/;"	p	module:dma_ctrl_assertion
psel0	dma_axi64/dma_axi64_apb_mux.v	/^   output          psel0;$/;"	p	module:dma_axi64_apb_mux
psel0	dma_axi64/dma_axi64_dual_core.v	/^   wire                   psel0;$/;"	n	module:dma_axi64_dual_core
psel1	dma_axi64/dma_axi64_apb_mux.v	/^   output          psel1;$/;"	p	module:dma_axi64_apb_mux
psel1	dma_axi64/dma_axi64_dual_core.v	/^   wire                   psel1;$/;"	n	module:dma_axi64_dual_core
psel_reg	dma_axi64/dma_axi64_apb_mux.v	/^   output          psel_reg;$/;"	p	module:dma_axi64_apb_mux
psel_reg	dma_axi64/dma_axi64_dual_core.v	/^   wire                   psel_reg;$/;"	n	module:dma_axi64_dual_core
pslverr	dma_axi64/dma_axi64.v	/^  output                               pslverr;$/;"	p	module:dma_axi64
pslverr	dma_axi64/dma_axi64_apb_mux.v	/^   output          pslverr;$/;"	p	module:dma_axi64_apb_mux
pslverr	dma_axi64/dma_axi64_core0.v	/^   output              pslverr;$/;"	p	module:dma_axi64_core0
pslverr	dma_axi64/dma_axi64_core0.v	/^   wire              pslverr;$/;"	n	module:dma_axi64_core0
pslverr	dma_axi64/dma_axi64_core0_ch.v	/^   output             pslverr;$/;"	p	module:dma_axi64_core0_ch
pslverr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             pslverr;$/;"	p	module:dma_axi64_core0_ch_empty
pslverr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              pslverr;$/;"	p	module:dma_axi64_core0_ch_reg
pslverr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  pslverr;$/;"	r	module:dma_axi64_core0_ch_reg
pslverr	dma_axi64/dma_axi64_core0_channels.v	/^   output             pslverr;$/;"	p	module:dma_axi64_core0_channels
pslverr	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   output          pslverr;$/;"	p	module:dma_axi64_core0_channels_apb_mux
pslverr	dma_axi64/dma_axi64_core0_top.v	/^   output                   pslverr;$/;"	p	module:dma_axi64_core0_top
pslverr	dma_axi64/dma_axi64_dual_core.v	/^   output                                 pslverr;$/;"	p	module:dma_axi64_dual_core
pslverr	dma_axi64/dma_axi64_reg.v	/^   output                   pslverr;$/;"	p	module:dma_axi64_reg
pslverr	dma_axi64/dma_axi64_reg.v	/^   reg                       pslverr;$/;"	r	module:dma_axi64_reg
pslverr	verif/APB/apb_inf.sv	/^  bit                               pslverr;$/;"	r	interface:apb_inf
pslverr	verif/TOP/dma_ctrl_assertion.sv	/^  input                               pslverr;$/;"	p	module:dma_ctrl_assertion
pslverr0	dma_axi64/dma_axi64_apb_mux.v	/^   input           pslverr0;$/;"	p	module:dma_axi64_apb_mux
pslverr0	dma_axi64/dma_axi64_dual_core.v	/^   wire                   pslverr0;$/;"	n	module:dma_axi64_dual_core
pslverr1	dma_axi64/dma_axi64_apb_mux.v	/^   input           pslverr1;$/;"	p	module:dma_axi64_apb_mux
pslverr1	dma_axi64/dma_axi64_dual_core.v	/^   wire                   pslverr1;$/;"	n	module:dma_axi64_dual_core
pslverr_p	verif/TOP/dma_ctrl_assertion.sv	/^  property pslverr_p;$/;"	R	module:dma_ctrl_assertion
pslverr_pre	dma_axi64/dma_axi64_apb_mux.v	/^   wire          pslverr_pre;$/;"	n	module:dma_axi64_apb_mux
pslverr_pre	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  pslverr_pre;$/;"	r	module:dma_axi64_core0_ch_reg
pslverr_pre	dma_axi64/dma_axi64_reg.v	/^   reg                       pslverr_pre;$/;"	r	module:dma_axi64_reg
pslverr_reg	dma_axi64/dma_axi64_apb_mux.v	/^   input           pslverr_reg;$/;"	p	module:dma_axi64_apb_mux
pslverr_reg	dma_axi64/dma_axi64_dual_core.v	/^   wire                   pslverr_reg;$/;"	n	module:dma_axi64_dual_core
ptr_in	dma_axi64/prgen_fifo.v	/^   reg [DEPTH_BITS-1:0]       ptr_in;$/;"	r	module:prgen_fifo
ptr_out	dma_axi64/prgen_fifo.v	/^   reg [DEPTH_BITS-1:0]       ptr_out;$/;"	r	module:prgen_fifo
push	dma_axi64/prgen_fifo.v	/^   input               push;$/;"	p	module:prgen_fifo
pwdata	dma_axi64/dma_axi64.v	/^  input [31:0]                         pwdata;$/;"	p	module:dma_axi64
pwdata	dma_axi64/dma_axi64_core0.v	/^   input [31:0]          pwdata;$/;"	p	module:dma_axi64_core0
pwdata	dma_axi64/dma_axi64_core0_ch.v	/^   input [31:0]         pwdata;$/;"	p	module:dma_axi64_core0_ch
pwdata	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [31:0]         pwdata;$/;"	p	module:dma_axi64_core0_ch_empty
pwdata	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [31:0]          pwdata;$/;"	p	module:dma_axi64_core0_ch_reg
pwdata	dma_axi64/dma_axi64_core0_channels.v	/^   input [31:0]         pwdata;$/;"	p	module:dma_axi64_core0_channels
pwdata	dma_axi64/dma_axi64_core0_top.v	/^   input [31:0]             pwdata;$/;"	p	module:dma_axi64_core0_top
pwdata	dma_axi64/dma_axi64_dual_core.v	/^   input [31:0]                           pwdata;$/;"	p	module:dma_axi64_dual_core
pwdata	dma_axi64/dma_axi64_reg.v	/^   input [31:0]               pwdata;$/;"	p	module:dma_axi64_reg
pwdata	dma_axi64/dma_axi64_reg_core0.v	/^   input [31:0]                       pwdata;$/;"	p	module:dma_axi64_reg_core0
pwdata	dma_axi64/prgen_rawstat.v	/^   input [SIZE-1:0]    pwdata;$/;"	p	module:prgen_rawstat
pwdata	verif/APB/apb_inf.sv	/^  bit [31:0]                        pwdata;$/;"	r	interface:apb_inf
pwdata	verif/TOP/dma_ctrl_assertion.sv	/^  input [31:0]                         pwdata;$/;"	p	module:dma_ctrl_assertion
pwrite	dma_axi64/dma_axi64.v	/^  input                                pwrite;$/;"	p	module:dma_axi64
pwrite	dma_axi64/dma_axi64_apb_mux.v	/^   input          pwrite;$/;"	p	module:dma_axi64_apb_mux
pwrite	dma_axi64/dma_axi64_core0.v	/^   input              pwrite;$/;"	p	module:dma_axi64_core0
pwrite	dma_axi64/dma_axi64_core0_ch.v	/^   input             pwrite;$/;"	p	module:dma_axi64_core0_ch
pwrite	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             pwrite;$/;"	p	module:dma_axi64_core0_ch_empty
pwrite	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              pwrite;$/;"	p	module:dma_axi64_core0_ch_reg
pwrite	dma_axi64/dma_axi64_core0_channels.v	/^   input             pwrite;$/;"	p	module:dma_axi64_core0_channels
pwrite	dma_axi64/dma_axi64_core0_top.v	/^   input                    pwrite;$/;"	p	module:dma_axi64_core0_top
pwrite	dma_axi64/dma_axi64_dual_core.v	/^   input                                  pwrite;$/;"	p	module:dma_axi64_dual_core
pwrite	dma_axi64/dma_axi64_reg.v	/^   input                   pwrite;$/;"	p	module:dma_axi64_reg
pwrite	verif/APB/apb_inf.sv	/^  bit                               pwrite;$/;"	r	interface:apb_inf
pwrite	verif/TOP/dma_ctrl_assertion.sv	/^  input                                pwrite;$/;"	p	module:dma_ctrl_assertion
r_handshake_p	verif/TOP/dma_ctrl_assertion.sv	/^  property r_handshake_p;$/;"	R	module:dma_ctrl_assertion
rawstat	dma_axi64/dma_axi64_core0_ch_reg.v	/^   prgen_rawstat #(INT_NUM) rawstat($/;"	i	module:dma_axi64_core0_ch_reg	typeref:module:prgen_rawstat
rawstat	dma_axi64/prgen_rawstat.v	/^   output [SIZE-1:0]   rawstat;$/;"	p	module:prgen_rawstat
rawstat	dma_axi64/prgen_rawstat.v	/^   reg [SIZE-1:0]      rawstat;$/;"	r	module:prgen_rawstat
rd_active_channel	verif/REF/dma_ref.sv	/^  bit [3:0] rd_active_channel;$/;"	r	class:dma_ref
rd_addr	verif/AXI/axi_tx.sv	/^  rand bit [31:0] rd_addr;$/;"	r	class:axi_tx
rd_align	dma_axi64/dma_axi64_core0_ch.v	/^   wire [3-1:0]     rd_align;$/;"	n	module:dma_axi64_core0_ch
rd_align	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [3-1:0]      rd_align;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
rd_align	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input [3-1:0]      rd_align;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
rd_align_d	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   reg [3-1:0]           rd_align_d;$/;"	r	module:dma_axi64_core0_ch_rd_slicer
rd_align_valid	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   reg [3-1:0]           rd_align_valid;$/;"	r	module:dma_axi64_core0_ch_rd_slicer
rd_align_valid_pre	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire [3-1:0]       rd_align_valid_pre;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch0_static_reg0
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch1_static_reg0
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch2_static_reg0
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch3_static_reg0
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch4_static_reg0
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch5_static_reg0
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch6_static_reg0
rd_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_burst;$/;"	r	class:ch7_static_reg0
rd_allow_full_burst_a	verif/TOP/dma_addr.h	/^  static bit        rd_allow_full_burst_a     [7:0];$/;"	v	typeref:typename:bit[]
rd_allow_full_fifo	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              rd_allow_full_fifo;$/;"	n	module:dma_axi64_core0_ch_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch0_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch0_static_reg0
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch1_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch1_static_reg0
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch2_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch2_static_reg0
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch3_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch3_static_reg0
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch4_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch4_static_reg0
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch5_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch5_static_reg0
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch6_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch6_static_reg0
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch7_restrict_reg
rd_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_allow_full_fifo;$/;"	r	class:ch7_static_reg0
rd_allow_full_fifo_a	verif/TOP/dma_addr.h	/^  static bit        rd_allow_full_fifo_a      [7:0];$/;"	v	typeref:typename:bit[]
rd_aq	verif/REF/dma_ref.sv	/^  byte  rd_aq[7:0][$]; $/;"	r	class:dma_ref
rd_arbiter_en	dma_axi64/dma_axi64_core0.v	/^   wire              rd_arbiter_en;$/;"	n	module:dma_axi64_core0
rd_burst_addr	dma_axi64/dma_axi64_core0.v	/^   wire [32-1:0]      rd_burst_addr;$/;"	n	module:dma_axi64_core0
rd_burst_addr	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input [32-1:0]      rd_burst_addr;$/;"	p	module:dma_axi64_core0_axim_rd
rd_burst_addr	dma_axi64/dma_axi64_core0_ch.v	/^   output [32-1:0]   rd_burst_addr;$/;"	p	module:dma_axi64_core0_ch
rd_burst_addr	dma_axi64/dma_axi64_core0_ch.v	/^   wire [32-1:0]     rd_burst_addr;$/;"	n	module:dma_axi64_core0_ch
rd_burst_addr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [32-1:0]   rd_burst_addr;$/;"	p	module:dma_axi64_core0_ch_empty
rd_burst_addr	dma_axi64/dma_axi64_core0_channels.v	/^   output [32-1:0]    rd_burst_addr;$/;"	p	module:dma_axi64_core0_channels
rd_burst_addr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [32-1:0]     rd_burst_addr;$/;"	p	module:dma_axi64_core0_channels_mux
rd_burst_cmd	dma_axi64/dma_axi64_core0.v	/^   wire              rd_burst_cmd;$/;"	n	module:dma_axi64_core0
rd_burst_cmd	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_burst_cmd;$/;"	p	module:dma_axi64_core0_axim_rd
rd_burst_cmd	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output               rd_burst_cmd;$/;"	p	module:dma_axi64_core0_axim_rdata
rd_burst_last	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_burst_last;$/;"	n	module:dma_axi64_core0_ch
rd_burst_max_size	dma_axi64/dma_axi64_core0_ch.v	/^   wire [8-1:0]    rd_burst_max_size;$/;"	n	module:dma_axi64_core0_ch
rd_burst_max_size	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [8-1:0]      rd_burst_max_size;$/;"	p	module:dma_axi64_core0_ch_reg
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch0_static_reg0
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch1_static_reg0
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch2_static_reg0
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch3_static_reg0
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch4_static_reg0
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch5_static_reg0
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch6_static_reg0
rd_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] rd_burst_max_size;$/;"	r	class:ch7_static_reg0
rd_burst_max_size_pre	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [8-1:0]      rd_burst_max_size_pre;$/;"	n	module:dma_axi64_core0_ch_reg
rd_burst_max_size_rd	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [8-1:0]      rd_burst_max_size_rd;$/;"	n	module:dma_axi64_core0_ch_reg
rd_burst_max_size_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [8-1:0]      rd_burst_max_size_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_burst_qual	dma_axi64/dma_axi64_core0_ch_remain.v	/^   wire             rd_burst_qual;$/;"	n	module:dma_axi64_core0_ch_remain
rd_burst_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_burst_ready;$/;"	n	module:dma_axi64_core0_ch
rd_burst_size	dma_axi64/dma_axi64_core0.v	/^   wire [8-1:0]     rd_burst_size;$/;"	n	module:dma_axi64_core0
rd_burst_size	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input [8-1:0]     rd_burst_size;$/;"	p	module:dma_axi64_core0_axim_rd
rd_burst_size	dma_axi64/dma_axi64_core0_ch.v	/^   output [8-1:0]  rd_burst_size;$/;"	p	module:dma_axi64_core0_ch
rd_burst_size	dma_axi64/dma_axi64_core0_ch.v	/^   wire [8-1:0]    rd_burst_size;$/;"	n	module:dma_axi64_core0_ch
rd_burst_size	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [8-1:0]  rd_burst_size;$/;"	p	module:dma_axi64_core0_ch_empty
rd_burst_size	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input [8-1:0]   rd_burst_size; $/;"	p	module:dma_axi64_core0_ch_remain
rd_burst_size	dma_axi64/dma_axi64_core0_channels.v	/^   output [8-1:0]   rd_burst_size;$/;"	p	module:dma_axi64_core0_channels
rd_burst_size	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [8-1:0]    rd_burst_size;$/;"	p	module:dma_axi64_core0_channels_mux
rd_burst_size_valid	dma_axi64/dma_axi64_core0_ch_remain.v	/^   reg [8-1:0]     rd_burst_size_valid; $/;"	r	module:dma_axi64_core0_ch_remain
rd_burst_start	dma_axi64/dma_axi64_core0.v	/^   wire              rd_burst_start;$/;"	n	module:dma_axi64_core0
rd_burst_start	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               rd_burst_start;$/;"	p	module:dma_axi64_core0_axim_rd
rd_burst_start	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_burst_start;$/;"	p	module:dma_axi64_core0_ch
rd_burst_start	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_burst_start;$/;"	p	module:dma_axi64_core0_ch_empty
rd_burst_start	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             rd_burst_start; $/;"	p	module:dma_axi64_core0_ch_remain
rd_burst_start	dma_axi64/dma_axi64_core0_channels.v	/^   input              rd_burst_start;$/;"	p	module:dma_axi64_core0_channels
rd_burst_start	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_burst_start;$/;"	p	module:dma_axi64_core0_channels_mux
rd_burst_start	dma_axi64/dma_axi64_core0_wdt.v	/^   input               rd_burst_start;$/;"	p	module:dma_axi64_core0_wdt
rd_byte	verif/REF/dma_ref.sv	/^  byte rd_byte;$/;"	r	class:dma_ref
rd_ch_active	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_ch_active;$/;"	r	module:dma_axi64_core0_ch_reg
rd_ch_enable	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_ch_enable;$/;"	r	module:dma_axi64_core0_ch_reg
rd_ch_end	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_ch_end;$/;"	n	module:dma_axi64_core0_ch
rd_ch_end	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              rd_ch_end;$/;"	p	module:dma_axi64_core0_ch_reg
rd_ch_go	dma_axi64/dma_axi64_core0.v	/^   wire              rd_ch_go;$/;"	n	module:dma_axi64_core0
rd_ch_go_joint	dma_axi64/dma_axi64_core0.v	/^   wire              rd_ch_go_joint;$/;"	n	module:dma_axi64_core0
rd_ch_go_null	dma_axi64/dma_axi64_core0.v	/^   wire              rd_ch_go_null;$/;"	n	module:dma_axi64_core0
rd_ch_in_prog	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  rd_ch_in_prog;$/;"	r	module:dma_axi64_core0_ch_reg
rd_ch_last	dma_axi64/dma_axi64_core0.v	/^   wire              rd_ch_last;$/;"	n	module:dma_axi64_core0
rd_ch_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              rd_ch_num;$/;"	n	module:dma_axi64_core0
rd_ch_num	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input [2:0]               rd_ch_num;$/;"	p	module:dma_axi64_core0_axim_rd
rd_ch_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]             rd_ch_num;$/;"	p	module:dma_axi64_core0_channels
rd_ch_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               rd_ch_num;$/;"	p	module:dma_axi64_core0_channels_mux
rd_ch_num	dma_axi64/dma_axi64_core0_wdt.v	/^   input [2:0]               rd_ch_num;$/;"	p	module:dma_axi64_core0_wdt
rd_ch_num_resp	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              rd_ch_num_resp;$/;"	n	module:dma_axi64_core0
rd_ch_num_resp	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [2:0]           rd_ch_num_resp;$/;"	p	module:dma_axi64_core0_axim_rd
rd_ch_num_resp	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]             rd_ch_num_resp;$/;"	p	module:dma_axi64_core0_channels
rd_ch_num_resp	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               rd_ch_num_resp;$/;"	p	module:dma_axi64_core0_channels_mux
rd_clr	dma_axi64/dma_axi64_core0.v	/^   wire              rd_clr;$/;"	n	module:dma_axi64_core0
rd_clr	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_clr;$/;"	p	module:dma_axi64_core0_axim_rd
rd_clr	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_clr;$/;"	p	module:dma_axi64_core0_ch
rd_clr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_clr;$/;"	p	module:dma_axi64_core0_ch_empty
rd_clr	dma_axi64/dma_axi64_core0_channels.v	/^   input             rd_clr;$/;"	p	module:dma_axi64_core0_channels
rd_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_clr;$/;"	p	module:dma_axi64_core0_channels_mux
rd_clr_block	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_block;$/;"	n	module:dma_axi64_core0_ch
rd_clr_block_pre	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_block_pre;$/;"	n	module:dma_axi64_core0_ch
rd_clr_d	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_d;$/;"	n	module:dma_axi64_core0_ch
rd_clr_last	dma_axi64/dma_axi64_core0.v	/^   wire              rd_clr_last;$/;"	n	module:dma_axi64_core0
rd_clr_last	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_clr_last;$/;"	p	module:dma_axi64_core0_axim_rd
rd_clr_line	dma_axi64/dma_axi64_core0.v	/^   wire              rd_clr_line;$/;"	n	module:dma_axi64_core0
rd_clr_line	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_clr_line;$/;"	p	module:dma_axi64_core0_axim_rd
rd_clr_line	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output               rd_clr_line;$/;"	p	module:dma_axi64_core0_axim_rdata
rd_clr_line	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_clr_line;$/;"	p	module:dma_axi64_core0_ch
rd_clr_line	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_clr_line;$/;"	p	module:dma_axi64_core0_ch_empty
rd_clr_line	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               rd_clr_line;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
rd_clr_line	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               rd_clr_line;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
rd_clr_line	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input               rd_clr_line;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
rd_clr_line	dma_axi64/dma_axi64_core0_channels.v	/^   input              rd_clr_line;$/;"	p	module:dma_axi64_core0_channels
rd_clr_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_clr_line;$/;"	p	module:dma_axi64_core0_channels_mux
rd_clr_line_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              rd_clr_line_num;$/;"	n	module:dma_axi64_core0
rd_clr_line_num	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [2:0]           rd_clr_line_num;$/;"	p	module:dma_axi64_core0_axim_rd
rd_clr_line_num	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [2:0]           rd_clr_line_num;$/;"	p	module:dma_axi64_core0_axim_rdata
rd_clr_line_num	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   reg [2:0]               rd_clr_line_num;$/;"	r	module:dma_axi64_core0_axim_rdata
rd_clr_line_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              rd_clr_line_num;$/;"	p	module:dma_axi64_core0_channels
rd_clr_line_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               rd_clr_line_num;$/;"	p	module:dma_axi64_core0_channels_mux
rd_clr_line_pre	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   wire               rd_clr_line_pre;$/;"	n	module:dma_axi64_core0_axim_rdata
rd_clr_line_pre_d	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   wire               rd_clr_line_pre_d;$/;"	n	module:dma_axi64_core0_axim_rdata
rd_clr_load	dma_axi64/dma_axi64_core0.v	/^   wire              rd_clr_load;$/;"	n	module:dma_axi64_core0
rd_clr_load	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_clr_load;$/;"	p	module:dma_axi64_core0_axim_rd
rd_clr_load	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_clr_load;$/;"	p	module:dma_axi64_core0_ch
rd_clr_load	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_clr_load;$/;"	p	module:dma_axi64_core0_ch_empty
rd_clr_load	dma_axi64/dma_axi64_core0_channels.v	/^   input             rd_clr_load;$/;"	p	module:dma_axi64_core0_channels
rd_clr_load	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_clr_load;$/;"	p	module:dma_axi64_core0_channels_mux
rd_clr_outs	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_outs;$/;"	n	module:dma_axi64_core0_ch
rd_clr_outs_d	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_outs_d;$/;"	n	module:dma_axi64_core0_ch
rd_clr_outs_d_pre	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_outs_d_pre;$/;"	n	module:dma_axi64_core0_ch
rd_clr_pre	dma_axi64/dma_axi64_core0_axim_rd.v	/^   wire               rd_clr_pre;$/;"	n	module:dma_axi64_core0_axim_rd
rd_clr_remain	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-`X_BITS-1:0]    rd_clr_remain;$/;"	n	module:dma_axi64_core0_ch
rd_clr_stall	dma_axi64/dma_axi64_core0.v	/^   wire              rd_clr_stall;$/;"	n	module:dma_axi64_core0
rd_clr_stall	dma_axi64/dma_axi64_core0_ch.v	/^   output             rd_clr_stall;$/;"	p	module:dma_axi64_core0_ch
rd_clr_stall	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_stall;$/;"	n	module:dma_axi64_core0_ch
rd_clr_stall	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             rd_clr_stall;$/;"	p	module:dma_axi64_core0_ch_empty
rd_clr_stall	dma_axi64/dma_axi64_core0_channels.v	/^   output             rd_clr_stall;$/;"	p	module:dma_axi64_core0_channels
rd_clr_stall	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               rd_clr_stall; $/;"	p	module:dma_axi64_core0_channels_mux
rd_clr_valid	dma_axi64/dma_axi64_core0.v	/^   wire              rd_clr_valid;  $/;"	n	module:dma_axi64_core0
rd_clr_valid	dma_axi64/dma_axi64_core0_ch.v	/^   output             rd_clr_valid;$/;"	p	module:dma_axi64_core0_ch
rd_clr_valid	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_clr_valid;$/;"	n	module:dma_axi64_core0_ch
rd_clr_valid	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             rd_clr_valid;$/;"	p	module:dma_axi64_core0_ch_empty
rd_clr_valid	dma_axi64/dma_axi64_core0_channels.v	/^   output             rd_clr_valid;$/;"	p	module:dma_axi64_core0_channels
rd_clr_valid	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               rd_clr_valid;$/;"	p	module:dma_axi64_core0_channels_mux
rd_cmd_counter	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_cmd_counter;$/;"	r	module:dma_axi64_core0_ch_reg
rd_cmd_full	dma_axi64/dma_axi64_core0.v	/^   wire              rd_cmd_full;$/;"	n	module:dma_axi64_core0
rd_cmd_full	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_cmd_full;$/;"	p	module:dma_axi64_core0_axim_rd
rd_cmd_full_joint	dma_axi64/dma_axi64_core0.v	/^   wire              rd_cmd_full_joint;$/;"	n	module:dma_axi64_core0
rd_cmd_line	dma_axi64/dma_axi64_core0.v	/^   wire              rd_cmd_line;$/;"	n	module:dma_axi64_core0
rd_cmd_line	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_cmd_line;$/;"	p	module:dma_axi64_core0_axim_rd
rd_cmd_line	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_cmd_line;$/;"	p	module:dma_axi64_core0_ch
rd_cmd_line	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_cmd_line;$/;"	p	module:dma_axi64_core0_ch_empty
rd_cmd_line	dma_axi64/dma_axi64_core0_channels.v	/^   input             rd_cmd_line;$/;"	p	module:dma_axi64_core0_channels
rd_cmd_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_cmd_line;$/;"	p	module:dma_axi64_core0_channels_mux
rd_cmd_line0	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_cmd_line0;$/;"	r	module:dma_axi64_core0_ch_reg
rd_cmd_line1	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_cmd_line1;$/;"	r	module:dma_axi64_core0_ch_reg
rd_cmd_line2	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_cmd_line2;$/;"	r	module:dma_axi64_core0_ch_reg
rd_cmd_line3	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_cmd_line3;$/;"	r	module:dma_axi64_core0_ch_reg
rd_cmd_line_d	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_cmd_line_d;$/;"	n	module:dma_axi64_core0_ch
rd_cmd_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              rd_cmd_num;$/;"	n	module:dma_axi64_core0
rd_cmd_num	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [2:0]           rd_cmd_num;$/;"	p	module:dma_axi64_core0_axim_rd
rd_cmd_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]             rd_cmd_num;$/;"	p	module:dma_axi64_core0_channels
rd_cmd_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               rd_cmd_num;$/;"	p	module:dma_axi64_core0_channels_mux
rd_cmd_outs	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_cmd_outs;$/;"	n	module:dma_axi64_core0_ch
rd_cmd_outs	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_cmd_outs;$/;"	r	module:dma_axi64_core0_ch_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch0_cmd_outs_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch1_cmd_outs_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch2_cmd_outs_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch3_cmd_outs_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch4_cmd_outs_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch5_cmd_outs_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch6_cmd_outs_reg
rd_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [5:0] rd_cmd_outs;$/;"	r	class:ch7_cmd_outs_reg
rd_cmd_pending	dma_axi64/dma_axi64_core0.v	/^   wire              rd_cmd_pending;$/;"	n	module:dma_axi64_core0
rd_cmd_pending	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_cmd_pending;$/;"	p	module:dma_axi64_core0_axim_rd
rd_cmd_pending_joint	dma_axi64/dma_axi64_core0.v	/^   wire              rd_cmd_pending_joint;$/;"	n	module:dma_axi64_core0
rd_cmd_port	dma_axi64/dma_axi64_core0.v	/^   wire              rd_cmd_port;$/;"	n	module:dma_axi64_core0
rd_cmd_port	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               rd_cmd_port;$/;"	p	module:dma_axi64_core0_axim_rd
rd_cmd_port	dma_axi64/dma_axi64_core0_channels.v	/^   output              rd_cmd_port;$/;"	p	module:dma_axi64_core0_channels
rd_cmd_port	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               rd_cmd_port;$/;"	p	module:dma_axi64_core0_channels_mux
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch0_static_reg2
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch1_static_reg2
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch2_static_reg2
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch3_static_reg2
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch4_static_reg2
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch5_static_reg2
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch6_static_reg2
rd_cmd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_cmd_port_num;$/;"	r	class:ch7_static_reg2
rd_cmd_port_num_a	verif/TOP/dma_addr.h	/^  static bit        rd_cmd_port_num_a         [7:0];$/;"	v	typeref:typename:bit[]
rd_cmd_split	dma_axi64/dma_axi64_core0.v	/^   wire              rd_cmd_split; $/;"	n	module:dma_axi64_core0
rd_cmd_split	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_cmd_split;$/;"	p	module:dma_axi64_core0_axim_rd
rd_cmd_split	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_cmd_split;$/;"	p	module:dma_axi64_core0_ch
rd_cmd_split	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_cmd_split;$/;"	p	module:dma_axi64_core0_ch_empty
rd_cmd_split	dma_axi64/dma_axi64_core0_channels.v	/^   input             rd_cmd_split;$/;"	p	module:dma_axi64_core0_channels
rd_cmd_split	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_cmd_split;$/;"	p	module:dma_axi64_core0_channels_mux
rd_ctrl_busy	dma_axi64/dma_axi64_core0.v	/^   wire              rd_ctrl_busy;$/;"	n	module:dma_axi64_core0
rd_data_q	verif/AXI/axi_tx.sv	/^  rand bit [63:0] rd_data_q[$];$/;"	r	class:axi_tx
rd_data_reg	verif/REF/dma_ref.sv	/^  bit [31:0] rd_data_reg;$/;"	r	class:dma_ref
rd_decerr	dma_axi64/dma_axi64_core0.v	/^   wire              rd_decerr;$/;"	n	module:dma_axi64_core0
rd_decerr	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_decerr;$/;"	p	module:dma_axi64_core0_axim_rd
rd_decerr	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_decerr;$/;"	p	module:dma_axi64_core0_ch
rd_decerr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_decerr;$/;"	p	module:dma_axi64_core0_ch_empty
rd_decerr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              rd_decerr;$/;"	p	module:dma_axi64_core0_ch_reg
rd_decerr	dma_axi64/dma_axi64_core0_channels.v	/^   input             rd_decerr;$/;"	p	module:dma_axi64_core0_channels
rd_decerr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_decerr;$/;"	p	module:dma_axi64_core0_channels_mux
rd_empty	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_empty;$/;"	n	module:dma_axi64_core0_ch
rd_fifo_fullness	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_fifo_fullness;$/;"	r	module:dma_axi64_core0_ch_reg
rd_finish	dma_axi64/dma_axi64_core0.v	/^   wire              rd_finish;$/;"	n	module:dma_axi64_core0
rd_finish_joint	dma_axi64/dma_axi64_core0.v	/^   wire              rd_finish_joint;$/;"	n	module:dma_axi64_core0
rd_gap	dma_axi64/dma_axi64_core0_ch.v	/^   wire [5:0]         rd_gap;$/;"	n	module:dma_axi64_core0_ch
rd_gap	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [5:0]          rd_gap;$/;"	p	module:dma_axi64_core0_ch_reg
rd_gap	dma_axi64/dma_axi64_core0_ch_remain.v	/^   output [5:0]     rd_gap;$/;"	p	module:dma_axi64_core0_ch_remain
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch0_fifo_fullness_reg
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch1_fifo_fullness_reg
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch2_fifo_fullness_reg
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch3_fifo_fullness_reg
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch4_fifo_fullness_reg
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch5_fifo_fullness_reg
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch6_fifo_fullness_reg
rd_gap	verif/REG/dma_ctrl_reg_block.sv	/^	bit [9:0] rd_gap;$/;"	r	class:ch7_fifo_fullness_reg
rd_gap_reg	dma_axi64/dma_axi64_core0_ch_remain.v	/^   reg [5+1:0]         rd_gap_reg; \/\/signed$/;"	r	module:dma_axi64_core0_ch_remain
rd_go_next_line	dma_axi64/dma_axi64_core0.v	/^   wire              rd_go_next_line;$/;"	n	module:dma_axi64_core0
rd_go_next_line	dma_axi64/dma_axi64_core0_ch.v	/^   output             rd_go_next_line;$/;"	p	module:dma_axi64_core0_ch
rd_go_next_line	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_go_next_line;$/;"	n	module:dma_axi64_core0_ch
rd_go_next_line	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             rd_go_next_line;$/;"	p	module:dma_axi64_core0_ch_empty
rd_go_next_line	dma_axi64/dma_axi64_core0_channels.v	/^   output              rd_go_next_line;$/;"	p	module:dma_axi64_core0_channels
rd_go_next_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               rd_go_next_line;$/;"	p	module:dma_axi64_core0_channels_mux
rd_hold	dma_axi64/dma_axi64_core0.v	/^   wire              rd_hold;$/;"	n	module:dma_axi64_core0
rd_hold_ctrl	dma_axi64/dma_axi64_core0.v	/^   wire              rd_hold_ctrl;$/;"	n	module:dma_axi64_core0
rd_hold_joint	dma_axi64/dma_axi64_core0.v	/^   wire              rd_hold_joint;$/;"	n	module:dma_axi64_core0
rd_id	verif/AXI/axi_tx.sv	/^  rand bit [3:0] rd_id;$/;"	r	class:axi_tx
rd_in_count	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [`LEN_BITS-1:0]           rd_in_count;$/;"	r	module:dma_axi64_core0_axim_wdata
rd_incr	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_incr;$/;"	n	module:dma_axi64_core0_ch
rd_incr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               rd_incr;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
rd_incr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              rd_incr;$/;"	p	module:dma_axi64_core0_ch_reg
rd_incr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input               rd_incr;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch0_static_reg0
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch1_static_reg0
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch2_static_reg0
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch3_static_reg0
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch4_static_reg0
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch5_static_reg0
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch6_static_reg0
rd_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_incr;$/;"	r	class:ch7_static_reg0
rd_incr_a	verif/TOP/dma_addr.h	/^  static bit        rd_incr_a                 [7:0];$/;"	v	typeref:typename:bit[]
rd_incr_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  rd_incr_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_int_enable	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_int_enable;$/;"	r	module:dma_axi64_core0_ch_reg
rd_int_rawstat	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_int_rawstat;$/;"	r	module:dma_axi64_core0_ch_reg
rd_int_status	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_int_status;$/;"	r	module:dma_axi64_core0_ch_reg
rd_joint_flush	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_joint_flush;$/;"	n	module:dma_axi64_core0_ch
rd_joint_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   reg                 rd_joint_in_prog;$/;"	r	module:dma_axi64_core0_ch
rd_joint_not_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   reg                 rd_joint_not_in_prog;$/;"	r	module:dma_axi64_core0_ch
rd_joint_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_joint_ready;$/;"	n	module:dma_axi64_core0_ch
rd_len	verif/AXI/axi_tx.sv	/^  rand bit [3:0] rd_len;$/;"	r	class:axi_tx
rd_line_cmd	dma_axi64/dma_axi64_core0.v	/^   wire              rd_line_cmd;$/;"	n	module:dma_axi64_core0
rd_line_cmd	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               rd_line_cmd;$/;"	p	module:dma_axi64_core0_axim_rd
rd_line_cmd	dma_axi64/dma_axi64_core0_ch.v	/^   output             rd_line_cmd;$/;"	p	module:dma_axi64_core0_ch
rd_line_cmd	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             rd_line_cmd;$/;"	p	module:dma_axi64_core0_ch_empty
rd_line_cmd	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             rd_line_cmd;$/;"	p	module:dma_axi64_core0_ch_remain
rd_line_cmd	dma_axi64/dma_axi64_core0_channels.v	/^   output              rd_line_cmd;$/;"	p	module:dma_axi64_core0_channels
rd_line_cmd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               rd_line_cmd;$/;"	p	module:dma_axi64_core0_channels_mux
rd_line_cmd_valid	dma_axi64/dma_axi64_core0_ch_remain.v	/^   wire             rd_line_cmd_valid;$/;"	n	module:dma_axi64_core0_ch_remain
rd_line_empty	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_line_empty;$/;"	n	module:dma_axi64_core0_ch
rd_line_remain	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [4-1:0]       rd_line_remain;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
rd_line_remain	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   output [4-1:0]     rd_line_remain;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
rd_line_remain	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg [4-1:0]           rd_line_remain;$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
rd_line_remain	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input [4-1:0]      rd_line_remain;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch0_read_offset_reg
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch1_read_offset_reg
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch2_read_offset_reg
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch3_read_offset_reg
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch4_read_offset_reg
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch5_read_offset_reg
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch6_read_offset_reg
rd_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] rd_offset;$/;"	r	class:ch7_read_offset_reg
rd_out_count	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [`LEN_BITS-1:0]           rd_out_count;$/;"	r	module:dma_axi64_core0_axim_wdata
rd_outs	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`OUT_BITS-1:0]     rd_outs;$/;"	n	module:dma_axi64_core0_ch
rd_outs	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [`OUT_BITS-1:0]      rd_outs;$/;"	p	module:dma_axi64_core0_ch_reg
rd_outs_empty	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_outs_empty;$/;"	n	module:dma_axi64_core0_ch
rd_outs_max	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`OUT_BITS-1:0]     rd_outs_max;$/;"	n	module:dma_axi64_core0_ch
rd_outs_max	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`OUT_BITS-1:0]      rd_outs_max;$/;"	p	module:dma_axi64_core0_ch_reg
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch0_static_reg0
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch1_static_reg0
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch2_static_reg0
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch3_static_reg0
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch4_static_reg0
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch5_static_reg0
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch6_static_reg0
rd_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] rd_outs_max;$/;"	r	class:ch7_static_reg0
rd_outs_max_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`OUT_BITS-1:0]          rd_outs_max_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_outstanding	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_outstanding;$/;"	n	module:dma_axi64_core0_ch
rd_outstanding	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              rd_outstanding;$/;"	p	module:dma_axi64_core0_ch_reg
rd_outstanding	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             rd_outstanding;$/;"	p	module:dma_axi64_core0_ch_remain
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch0_static_reg0
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch1_static_reg0
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch2_static_reg0
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch3_static_reg0
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch4_static_reg0
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch5_static_reg0
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch6_static_reg0
rd_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding;$/;"	r	class:ch7_static_reg0
rd_outstanding_a	verif/TOP/dma_addr.h	/^  static bit        rd_outstanding_a          [7:0];$/;"	v	typeref:typename:bit[]
rd_outstanding_cfg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              rd_outstanding_cfg;$/;"	n	module:dma_axi64_core0_ch_reg
rd_outstanding_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  rd_outstanding_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch0_restrict_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch1_restrict_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch2_restrict_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch3_restrict_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch4_restrict_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch5_restrict_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch6_restrict_reg
rd_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_outstanding_stat;$/;"	r	class:ch7_restrict_reg
rd_page_cross	dma_axi64/dma_axi64_core0.v	/^   wire              rd_page_cross;$/;"	n	module:dma_axi64_core0
rd_page_cross	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_page_cross;$/;"	p	module:dma_axi64_core0_ch
rd_page_cross	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_page_cross;$/;"	p	module:dma_axi64_core0_ch_empty
rd_page_cross	dma_axi64/dma_axi64_core0_channels.v	/^   input              rd_page_cross;$/;"	p	module:dma_axi64_core0_channels
rd_page_cross	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_page_cross;$/;"	p	module:dma_axi64_core0_channels_mux
rd_periph_block	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_periph_block;$/;"	n	module:dma_axi64_core0_ch
rd_periph_block	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              rd_periph_block;$/;"	p	module:dma_axi64_core0_ch_reg
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch0_static_reg4
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch1_static_reg4
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch2_static_reg4
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch3_static_reg4
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch4_static_reg4
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch5_static_reg4
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch6_static_reg4
rd_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_periph_block;$/;"	r	class:ch7_static_reg4
rd_periph_block_a	verif/TOP/dma_addr.h	/^  static bit        rd_periph_block_a         [7:0];$/;"	v	typeref:typename:bit[]
rd_periph_block_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  rd_periph_block_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_periph_delay	dma_axi64/dma_axi64_core0.v	/^   wire [`DELAY_BITS-1:0]    rd_periph_delay;$/;"	n	module:dma_axi64_core0
rd_periph_delay	dma_axi64/dma_axi64_core0_ch.v	/^   output [`DELAY_BITS-1:0] rd_periph_delay;$/;"	p	module:dma_axi64_core0_ch
rd_periph_delay	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`DELAY_BITS-1:0]   rd_periph_delay; $/;"	n	module:dma_axi64_core0_ch
rd_periph_delay	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [`DELAY_BITS-1:0] rd_periph_delay;$/;"	p	module:dma_axi64_core0_ch_empty
rd_periph_delay	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`DELAY_BITS-1:0]      rd_periph_delay;$/;"	p	module:dma_axi64_core0_ch_reg
rd_periph_delay	dma_axi64/dma_axi64_core0_channels.v	/^   output [`DELAY_BITS-1:0]  rd_periph_delay; $/;"	p	module:dma_axi64_core0_channels
rd_periph_delay	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [`DELAY_BITS-1:0]   rd_periph_delay;    $/;"	p	module:dma_axi64_core0_channels_mux
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch0_static_reg4
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch1_static_reg4
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch2_static_reg4
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch3_static_reg4
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch4_static_reg4
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch5_static_reg4
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch6_static_reg4
rd_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [10:8] rd_periph_delay;$/;"	r	class:ch7_static_reg4
rd_periph_delay_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`DELAY_BITS-1:0]      rd_periph_delay_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_periph_num	dma_axi64/dma_axi64_core0_ch.v	/^   wire [4:0]             rd_periph_num;$/;"	n	module:dma_axi64_core0_ch
rd_periph_num	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [4:0]          rd_periph_num;$/;"	p	module:dma_axi64_core0_ch_reg
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch0_static_reg4
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch1_static_reg4
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch2_static_reg4
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch3_static_reg4
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch4_static_reg4
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch5_static_reg4
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch6_static_reg4
rd_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [4:0] rd_periph_num;$/;"	r	class:ch7_static_reg4
rd_periph_num_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [4:0]              rd_periph_num_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_periph_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_periph_ready;$/;"	n	module:dma_axi64_core0_ch
rd_port_num	dma_axi64/dma_axi64_core0.v	/^   output              rd_port_num;$/;"	p	module:dma_axi64_core0
rd_port_num	dma_axi64/dma_axi64_core0.v	/^   wire              rd_port_num;$/;"	n	module:dma_axi64_core0
rd_port_num	dma_axi64/dma_axi64_core0_ch.v	/^   output             rd_port_num;$/;"	p	module:dma_axi64_core0_ch
rd_port_num	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_port_num;$/;"	n	module:dma_axi64_core0_ch
rd_port_num	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             rd_port_num;$/;"	p	module:dma_axi64_core0_ch_empty
rd_port_num	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              rd_port_num;$/;"	p	module:dma_axi64_core0_ch_reg
rd_port_num	dma_axi64/dma_axi64_core0_top.v	/^   output             rd_port_num;$/;"	p	module:dma_axi64_core0_top
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch0_static_reg2
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch1_static_reg2
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch2_static_reg2
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch3_static_reg2
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch4_static_reg2
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch5_static_reg2
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch6_static_reg2
rd_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit rd_port_num;$/;"	r	class:ch7_static_reg2
rd_port_num0	dma_axi64/dma_axi64.v	/^  wire                 rd_port_num0;$/;"	n	module:dma_axi64
rd_port_num0	dma_axi64/dma_axi64_dual_core.v	/^   output                   rd_port_num0;$/;"	p	module:dma_axi64_dual_core
rd_port_num1	dma_axi64/dma_axi64.v	/^  wire                 rd_port_num1;$/;"	n	module:dma_axi64
rd_port_num1	dma_axi64/dma_axi64_dual_core.v	/^   output                   rd_port_num1;$/;"	p	module:dma_axi64_dual_core
rd_port_num_a	verif/TOP/dma_addr.h	/^  static bit        rd_port_num_a             [7:0];$/;"	v	typeref:typename:bit[]
rd_port_num_cfg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              rd_port_num_cfg;$/;"	n	module:dma_axi64_core0_ch_reg
rd_port_num_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  rd_port_num_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_prio_high	dma_axi64/dma_axi64_core0.v	/^   input               rd_prio_high;$/;"	p	module:dma_axi64_core0
rd_prio_high	dma_axi64/dma_axi64_core0_top.v	/^   input              rd_prio_high;$/;"	p	module:dma_axi64_core0_top
rd_prio_high	dma_axi64/dma_axi64_reg_core0.v	/^   output                   rd_prio_high;$/;"	p	module:dma_axi64_reg_core0
rd_prio_high0	dma_axi64/dma_axi64_dual_core.v	/^   wire                    rd_prio_high0;$/;"	n	module:dma_axi64_dual_core
rd_prio_high0	dma_axi64/dma_axi64_reg.v	/^   output                   rd_prio_high0;$/;"	p	module:dma_axi64_reg
rd_prio_high_num	dma_axi64/dma_axi64_core0.v	/^   input [2:0]              rd_prio_high_num;$/;"	p	module:dma_axi64_core0
rd_prio_high_num	dma_axi64/dma_axi64_core0_top.v	/^   input [2:0]             rd_prio_high_num;$/;"	p	module:dma_axi64_core0_top
rd_prio_high_num	dma_axi64/dma_axi64_reg_core0.v	/^   output [2:0]               rd_prio_high_num;$/;"	p	module:dma_axi64_reg_core0
rd_prio_high_num0	dma_axi64/dma_axi64_dual_core.v	/^   wire [2:0]                   rd_prio_high_num0;$/;"	n	module:dma_axi64_dual_core
rd_prio_high_num0	dma_axi64/dma_axi64_reg.v	/^   output [2:0]               rd_prio_high_num0;$/;"	p	module:dma_axi64_reg
rd_prio_top	dma_axi64/dma_axi64_core0.v	/^   input               rd_prio_top;$/;"	p	module:dma_axi64_core0
rd_prio_top	dma_axi64/dma_axi64_core0_top.v	/^   input              rd_prio_top;$/;"	p	module:dma_axi64_core0_top
rd_prio_top	dma_axi64/dma_axi64_reg_core0.v	/^   output                   rd_prio_top;$/;"	p	module:dma_axi64_reg_core0
rd_prio_top0	dma_axi64/dma_axi64_dual_core.v	/^   wire                    rd_prio_top0;$/;"	n	module:dma_axi64_dual_core
rd_prio_top0	dma_axi64/dma_axi64_reg.v	/^   output                   rd_prio_top0;$/;"	p	module:dma_axi64_reg
rd_prio_top_num	dma_axi64/dma_axi64_core0.v	/^   input [2:0]              rd_prio_top_num;$/;"	p	module:dma_axi64_core0
rd_prio_top_num	dma_axi64/dma_axi64_core0_top.v	/^   input [2:0]             rd_prio_top_num;$/;"	p	module:dma_axi64_core0_top
rd_prio_top_num	dma_axi64/dma_axi64_reg_core0.v	/^   output [2:0]               rd_prio_top_num;$/;"	p	module:dma_axi64_reg_core0
rd_prio_top_num0	dma_axi64/dma_axi64_dual_core.v	/^   wire [2:0]                   rd_prio_top_num0;$/;"	n	module:dma_axi64_dual_core
rd_prio_top_num0	dma_axi64/dma_axi64_reg.v	/^   output [2:0]               rd_prio_top_num0;$/;"	p	module:dma_axi64_reg
rd_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [5-1:0]       rd_ptr;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
rd_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   output [5-1:0]     rd_ptr;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
rd_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg [5-1:0]           rd_ptr;$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
rd_ptr	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input [5-1:0]      rd_ptr;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
rd_ptr_pre	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   wire [5-1:0]       rd_ptr_pre;$/;"	n	module:dma_axi64_core0_ch_fifo_ptr
rd_rd_offsets	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_rd_offsets;$/;"	r	module:dma_axi64_core0_ch_reg
rd_ready	dma_axi64/dma_axi64_core0.v	/^   wire              rd_ready;$/;"	n	module:dma_axi64_core0
rd_ready	dma_axi64/dma_axi64_core0_ch.v	/^   output             rd_ready;$/;"	p	module:dma_axi64_core0_ch
rd_ready	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             rd_ready;$/;"	p	module:dma_axi64_core0_ch_empty
rd_ready_joint	dma_axi64/dma_axi64_core0.v	/^   wire              rd_ready_joint;$/;"	n	module:dma_axi64_core0
rd_resp	verif/AXI/axi_tx.sv	/^  rand bit [1:0] rd_resp;$/;"	r	class:axi_tx
rd_restrict	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_restrict;$/;"	r	module:dma_axi64_core0_ch_reg
rd_size	verif/AXI/axi_tx.sv	/^  rand bit [2:0] rd_size;$/;"	r	class:axi_tx
rd_slverr	dma_axi64/dma_axi64_core0.v	/^   wire              rd_slverr;$/;"	n	module:dma_axi64_core0
rd_slverr	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_slverr;$/;"	p	module:dma_axi64_core0_axim_rd
rd_slverr	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_slverr;$/;"	p	module:dma_axi64_core0_ch
rd_slverr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_slverr;$/;"	p	module:dma_axi64_core0_ch_empty
rd_slverr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              rd_slverr;$/;"	p	module:dma_axi64_core0_ch_reg
rd_slverr	dma_axi64/dma_axi64_core0_channels.v	/^   input             rd_slverr;$/;"	p	module:dma_axi64_core0_channels
rd_slverr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_slverr;$/;"	p	module:dma_axi64_core0_channels_mux
rd_stall	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_stall;$/;"	n	module:dma_axi64_core0_ch
rd_start_addr	dma_axi64/dma_axi64_core0_ch.v	/^   wire [32-1:0]     rd_start_addr;$/;"	n	module:dma_axi64_core0_ch
rd_start_addr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [32-1:0]      rd_start_addr;$/;"	p	module:dma_axi64_core0_ch_reg
rd_start_addr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [32-1:0]          rd_start_addr;$/;"	r	module:dma_axi64_core0_ch_reg
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch0_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch1_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch1_cmd_reg1
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch2_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch2_cmd_reg1
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch3_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch3_cmd_reg1
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch4_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch4_cmd_reg1
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch5_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch5_cmd_reg1
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch6_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch6_cmd_reg1
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch7_cmd_reg0
rd_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] rd_start_addr;$/;"	r	class:ch7_cmd_reg1
rd_static_line0	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_static_line0;$/;"	r	module:dma_axi64_core0_ch_reg
rd_static_line1	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_static_line1;$/;"	r	module:dma_axi64_core0_ch_reg
rd_static_line2	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_static_line2;$/;"	r	module:dma_axi64_core0_ch_reg
rd_static_line3	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_static_line3;$/;"	r	module:dma_axi64_core0_ch_reg
rd_static_line4	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_static_line4;$/;"	r	module:dma_axi64_core0_ch_reg
rd_tokens	dma_axi64/dma_axi64_core0.v	/^   wire [`TOKEN_BITS-1:0]    rd_tokens;$/;"	n	module:dma_axi64_core0
rd_tokens	dma_axi64/dma_axi64_core0_ch.v	/^   output [`TOKEN_BITS-1:0] rd_tokens;$/;"	p	module:dma_axi64_core0_ch
rd_tokens	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`TOKEN_BITS-1:0]   rd_tokens;$/;"	n	module:dma_axi64_core0_ch
rd_tokens	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [`TOKEN_BITS-1:0] rd_tokens;$/;"	p	module:dma_axi64_core0_ch_empty
rd_tokens	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`TOKEN_BITS-1:0]      rd_tokens;$/;"	p	module:dma_axi64_core0_ch_reg
rd_tokens	dma_axi64/dma_axi64_core0_channels.v	/^   output [`TOKEN_BITS-1:0]  rd_tokens;$/;"	p	module:dma_axi64_core0_channels
rd_tokens	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [`TOKEN_BITS-1:0]   rd_tokens;$/;"	p	module:dma_axi64_core0_channels_mux
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch0_static_reg0
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch1_static_reg0
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch2_static_reg0
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch3_static_reg0
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch4_static_reg0
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch5_static_reg0
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch6_static_reg0
rd_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] rd_tokens;$/;"	r	class:ch7_static_reg0
rd_tokens_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`TOKEN_BITS-1:0]      rd_tokens_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_transfer	dma_axi64/dma_axi64_core0.v	/^   wire              rd_transfer;$/;"	n	module:dma_axi64_core0
rd_transfer	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output               rd_transfer;$/;"	p	module:dma_axi64_core0_axim_rd
rd_transfer	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output               rd_transfer;$/;"	p	module:dma_axi64_core0_axim_rdata
rd_transfer	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               rd_transfer;$/;"	p	module:dma_axi64_core0_axim_wdata
rd_transfer	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               rd_transfer;$/;"	p	module:dma_axi64_core0_axim_wr
rd_transfer	dma_axi64/dma_axi64_core0_ch.v	/^   input             rd_transfer;$/;"	p	module:dma_axi64_core0_ch
rd_transfer	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             rd_transfer;$/;"	p	module:dma_axi64_core0_ch_empty
rd_transfer	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             rd_transfer;$/;"	p	module:dma_axi64_core0_ch_remain
rd_transfer	dma_axi64/dma_axi64_core0_channels.v	/^   input              rd_transfer;$/;"	p	module:dma_axi64_core0_channels
rd_transfer	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               rd_transfer;$/;"	p	module:dma_axi64_core0_channels_mux
rd_transfer	dma_axi64/prgen_joint_stall.v	/^   input               rd_transfer;$/;"	p	module:prgen_joint_stall
rd_transfer_fifo	dma_axi64/prgen_joint_stall.v	/^   rd_transfer_fifo($/;"	i	module:prgen_joint_stall	typeref:module:prgen_fifo
rd_transfer_full	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               rd_transfer_full;$/;"	n	module:dma_axi64_core0_axim_wdata
rd_transfer_full	dma_axi64/prgen_joint_stall.v	/^   output               rd_transfer_full;$/;"	p	module:prgen_joint_stall
rd_transfer_full	dma_axi64/prgen_joint_stall.v	/^   wire               rd_transfer_full;$/;"	n	module:prgen_joint_stall
rd_transfer_joint	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               rd_transfer_joint;$/;"	n	module:dma_axi64_core0_axim_wdata
rd_transfer_joint	dma_axi64/prgen_joint_stall.v	/^   wire               rd_transfer_joint;$/;"	n	module:prgen_joint_stall
rd_transfer_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              rd_transfer_num;  $/;"	n	module:dma_axi64_core0
rd_transfer_num	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [2:0]           rd_transfer_num;$/;"	p	module:dma_axi64_core0_axim_rd
rd_transfer_num	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   output [2:0]           rd_transfer_num;$/;"	p	module:dma_axi64_core0_axim_rdata
rd_transfer_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              rd_transfer_num;$/;"	p	module:dma_axi64_core0_channels
rd_transfer_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               rd_transfer_num;$/;"	p	module:dma_axi64_core0_channels_mux
rd_transfer_size	dma_axi64/dma_axi64_core0.v	/^   wire [4-1:0]      rd_transfer_size;  $/;"	n	module:dma_axi64_core0
rd_transfer_size	dma_axi64/dma_axi64_core0_axim_rd.v	/^   output [4-1:0]     rd_transfer_size;$/;"	p	module:dma_axi64_core0_axim_rd
rd_transfer_size	dma_axi64/dma_axi64_core0_axim_rd.v	/^   reg [4-1:0]           rd_transfer_size;$/;"	r	module:dma_axi64_core0_axim_rd
rd_transfer_size	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input [4-1:0]      rd_transfer_size;$/;"	p	module:dma_axi64_core0_axim_rdata
rd_transfer_size	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input [4-1:0]      rd_transfer_size;$/;"	p	module:dma_axi64_core0_axim_wdata
rd_transfer_size	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input [4-1:0]      rd_transfer_size;              $/;"	p	module:dma_axi64_core0_axim_wr
rd_transfer_size	dma_axi64/dma_axi64_core0_ch.v	/^   input [4-1:0]    rd_transfer_size;$/;"	p	module:dma_axi64_core0_ch
rd_transfer_size	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [4-1:0]    rd_transfer_size;$/;"	p	module:dma_axi64_core0_ch_empty
rd_transfer_size	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input [4-1:0]    rd_transfer_size;$/;"	p	module:dma_axi64_core0_ch_remain
rd_transfer_size	dma_axi64/dma_axi64_core0_channels.v	/^   input [4-1:0]     rd_transfer_size;$/;"	p	module:dma_axi64_core0_channels
rd_transfer_size	dma_axi64/prgen_joint_stall.v	/^   input [SIZE_BITS-1:0]      rd_transfer_size;$/;"	p	module:prgen_joint_stall
rd_transfer_size_joint	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [4-1:0]       rd_transfer_size_joint;$/;"	n	module:dma_axi64_core0_axim_wdata
rd_transfer_size_joint	dma_axi64/prgen_joint_stall.v	/^   output [SIZE_BITS-1:0]     rd_transfer_size_joint;$/;"	p	module:prgen_joint_stall
rd_transfer_size_joint	dma_axi64/prgen_joint_stall.v	/^   wire [SIZE_BITS-1:0]       rd_transfer_size_joint;$/;"	n	module:prgen_joint_stall
rd_transfer_size_valid	dma_axi64/dma_axi64_core0_ch_remain.v	/^   wire [4-1:0]     rd_transfer_size_valid;$/;"	n	module:dma_axi64_core0_ch_remain
rd_wait_limit	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`WAIT_BITS-1:0]    rd_wait_limit;$/;"	n	module:dma_axi64_core0_ch
rd_wait_limit	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`WAIT_BITS-1:0]      rd_wait_limit;$/;"	p	module:dma_axi64_core0_ch_reg
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch0_static_reg3
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch1_static_reg3
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch2_static_reg3
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch3_static_reg3
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch4_static_reg3
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch5_static_reg3
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch6_static_reg3
rd_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:0] rd_wait_limit;$/;"	r	class:ch7_static_reg3
rd_wait_limit_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`WAIT_BITS-1:4]      rd_wait_limit_reg;$/;"	r	module:dma_axi64_core0_ch_reg
rd_wait_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             rd_wait_ready;$/;"	n	module:dma_axi64_core0_ch
rd_wr_offsets	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [31:0]              rd_wr_offsets;$/;"	r	module:dma_axi64_core0_ch_reg
rd_x_offset	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-1:0]     rd_x_offset;$/;"	n	module:dma_axi64_core0_ch
rd_x_offset	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [10-1:0]      rd_x_offset;$/;"	p	module:dma_axi64_core0_ch_reg
rd_x_remain	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-1:0]     rd_x_remain;$/;"	n	module:dma_axi64_core0_ch
rd_y_offset	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-`X_BITS-1:0]    rd_y_offset;        $/;"	n	module:dma_axi64_core0_ch
rd_y_offset	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [10-`X_BITS-1:0]          rd_y_offset;    $/;"	p	module:dma_axi64_core0_ch_reg
rdata	verif/AXI/axi_inf.sv	/^  bit [64-1:0]                     rdata;$/;"	r	interface:axi_inf
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch0_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch1_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch2_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch3_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch4_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch5_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch6_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_ch_active_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_ch_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_ch_start_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_cmd_outs_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_cmd_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_cmd_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_cmd_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_cmd_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_count_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_fifo_fullness_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_int_clear_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_int_enable_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_int_rawstat_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_int_status_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_read_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_restrict_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_static_reg0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_static_reg1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_static_reg2
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_static_reg3
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_static_reg4
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:ch7_write_offset_reg
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:core0_ch_start
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:core0_joint_mode
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:core0_priority
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:idle
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:int0_status
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:periph_rx_ctrl
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:periph_tx_ctrl
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:user_core0_def_status0
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:user_core0_def_status1
read	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read();$/;"	f	class:user_def_status
read_data_phase	verif/AXI/axi_responder.sv	/^  task read_data_phase();$/;"	t	class:axi_responder
read_reg	verif/REG/dma_ctrl_reg_block.sv	/^	function reg [31:0] read_reg(reg [31:0] addr);$/;"	f	class:dma_ctrl_reg_block
ready	dma_axi64/dma_axi64_core0_arbiter.v	/^   wire             ready;$/;"	n	module:dma_axi64_core0_arbiter
reg_block_h	verif/REF/dma_ref.sv	/^  dma_ctrl_reg_block reg_block_h = new();$/;"	r	class:dma_ref
reg_pop	dma_axi64/prgen_fifo.v	/^   wire               reg_pop;$/;"	n	module:prgen_fifo
reg_push	dma_axi64/prgen_fifo.v	/^   wire               reg_push;$/;"	n	module:prgen_fifo
release_fifo	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire            release_fifo;$/;"	n	module:dma_axi64_core0_ch_calc_size
reset	dma_axi64/dma_axi64.v	/^  input                 reset;$/;"	p	module:dma_axi64
reset	dma_axi64/dma_axi64_apb_mux.v	/^   input                 reset;$/;"	p	module:dma_axi64_apb_mux
reset	dma_axi64/dma_axi64_core0.v	/^   input                     reset;$/;"	p	module:dma_axi64_core0
reset	dma_axi64/dma_axi64_core0_arbiter.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_arbiter
reset	dma_axi64/dma_axi64_core0_axim_cmd.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_axim_cmd
reset	dma_axi64/dma_axi64_core0_axim_rd.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_axim_rd
reset	dma_axi64/dma_axi64_core0_axim_rdata.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_axim_rdata
reset	dma_axi64/dma_axi64_core0_axim_resp.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_axim_resp
reset	dma_axi64/dma_axi64_core0_axim_timeout.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_axim_timeout
reset	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_axim_wdata
reset	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_axim_wr
reset	dma_axi64/dma_axi64_core0_ch.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch
reset	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch_calc
reset	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch_calc_addr
reset	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            reset;$/;"	p	module:dma_axi64_core0_ch_calc_joint
reset	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            reset;$/;"	p	module:dma_axi64_core0_ch_calc_size
reset	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch_empty
reset	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
reset	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
reset	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch_offsets
reset	dma_axi64/dma_axi64_core0_ch_outs.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch_outs
reset	dma_axi64/dma_axi64_core0_ch_periph_mux.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch_periph_mux
reset	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
reset	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              reset;$/;"	p	module:dma_axi64_core0_ch_reg
reset	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input              reset;$/;"	p	module:dma_axi64_core0_ch_reg_size
reset	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ch_remain
reset	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
reset	dma_axi64/dma_axi64_core0_channels.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_channels
reset	dma_axi64/dma_axi64_core0_channels_apb_mux.v	/^   input                 reset;$/;"	p	module:dma_axi64_core0_channels_apb_mux
reset	dma_axi64/dma_axi64_core0_ctrl.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_ctrl
reset	dma_axi64/dma_axi64_core0_top.v	/^   input             reset;$/;"	p	module:dma_axi64_core0_top
reset	dma_axi64/dma_axi64_core0_wdt.v	/^   input               reset;$/;"	p	module:dma_axi64_core0_wdt
reset	dma_axi64/dma_axi64_dual_core.v	/^   input                   reset;$/;"	p	module:dma_axi64_dual_core
reset	dma_axi64/dma_axi64_reg.v	/^   input                   reset;$/;"	p	module:dma_axi64_reg
reset	dma_axi64/dma_axi64_reg_core0.v	/^   input                   reset;$/;"	p	module:dma_axi64_reg_core0
reset	dma_axi64/prgen_delay.v	/^   input               reset;$/;"	p	module:prgen_delay
reset	dma_axi64/prgen_fifo.v	/^   input                      reset;$/;"	p	module:prgen_fifo
reset	dma_axi64/prgen_joint_stall.v	/^   input               reset;$/;"	p	module:prgen_joint_stall
reset	dma_axi64/prgen_min3.v	/^   input          reset;$/;"	p	module:prgen_min3
reset	dma_axi64/prgen_rawstat.v	/^   input            reset;$/;"	p	module:prgen_rawstat
reset	dma_axi64/prgen_stall.v	/^   input               reset;$/;"	p	module:prgen_stall
reset	verif/APB/apb_inf.sv	/^interface apb_inf(input clk,reset);$/;"	p	interface:apb_inf
reset	verif/AXI/axi_inf.sv	/^interface axi_inf(input clk,reset);$/;"	p	interface:axi_inf
reset	verif/PERIPH/periph_inf.sv	/^interface periph_inf(input clk,reset);$/;"	p	interface:periph_inf
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch0_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch1_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch2_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch3_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch4_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch5_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch6_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_ch_active_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_ch_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_ch_start_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_cmd_outs_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_cmd_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_cmd_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_cmd_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_cmd_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_count_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_fifo_fullness_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_int_clear_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_int_enable_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_int_rawstat_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_int_status_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_read_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_restrict_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_static_reg0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_static_reg1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_static_reg2
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_static_reg3
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_static_reg4
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:ch7_write_offset_reg
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:core0_ch_start
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:core0_joint_mode
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:core0_priority
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:idle
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:int0_status
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:periph_rx_ctrl
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:periph_tx_ctrl
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:user_core0_def_status0
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:user_core0_def_status1
reset	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset();$/;"	f	class:user_def_status
reset	verif/TOP/dma_ctrl_assertion.sv	/^  input                 reset;$/;"	p	module:dma_ctrl_assertion
reset	verif/TOP/top.sv	/^  reg clk,reset;$/;"	r	module:top
reset_reg	verif/REG/dma_ctrl_reg_block.sv	/^	function void reset_reg(); \/\/this method is called from reference model, all register values /;"	f	class:dma_ctrl_reg_block
resp_empty	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               resp_empty;$/;"	n	module:dma_axi64_core0_axim_resp
resp_fifo	dma_axi64/dma_axi64_core0_axim_resp.v	/^   resp_fifo($/;"	i	module:dma_axi64_core0_axim_resp	typeref:module:prgen_fifo
resp_full	dma_axi64/dma_axi64_core0_axim_resp.v	/^   output               resp_full;$/;"	p	module:dma_axi64_core0_axim_resp
resp_full	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               resp_full;$/;"	n	module:dma_axi64_core0_axim_resp
resp_pop	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               resp_pop;$/;"	n	module:dma_axi64_core0_axim_resp
resp_push	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               resp_push;$/;"	n	module:dma_axi64_core0_axim_resp
rid	verif/AXI/axi_inf.sv	/^  bit [`ID_BITS-1:0]               rid;$/;"	r	interface:axi_inf
rlast	verif/AXI/axi_inf.sv	/^  bit                              rlast;$/;"	r	interface:axi_inf
rready	verif/AXI/axi_inf.sv	/^  bit                              rready;$/;"	r	interface:axi_inf
rresp	verif/AXI/axi_inf.sv	/^  bit [1:0]                        rresp;$/;"	r	interface:axi_inf
rresp_p	verif/TOP/dma_ctrl_assertion.sv	/^  property rresp_p;$/;"	R	module:dma_ctrl_assertion
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch0_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch1_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch2_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch3_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch4_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch5_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch6_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:ch7_int_rawstat_reg
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd;$/;"	r	class:user_core0_def_status1
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:16] rsvd;$/;"	r	class:core0_priority
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:16] rsvd;$/;"	r	class:int0_status
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd;$/;"	r	class:core0_joint_mode
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd;$/;"	r	class:idle
rsvd	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:8] rsvd;$/;"	r	class:core0_ch_start
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch0_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch0_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch1_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch1_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch2_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch2_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch3_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch3_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch4_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch4_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch5_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch5_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch6_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch6_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch7_static_reg0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] rsvd1;$/;"	r	class:ch7_static_reg1
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch0_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch1_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch2_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch3_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch4_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch5_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch6_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:12] rsvd1;$/;"	r	class:ch7_static_reg2
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch0_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch1_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch2_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch3_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch4_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch5_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch6_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:10] rsvd1;$/;"	r	class:ch7_fifo_fullness_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch0_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch1_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch2_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch3_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch4_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch5_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch6_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] rsvd1;$/;"	r	class:ch7_static_reg3
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch0_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch0_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch0_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch1_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch1_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch1_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch2_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch2_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch2_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch3_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch3_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch3_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch4_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch4_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch4_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch5_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch5_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch5_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch6_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch6_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch6_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch7_int_clear_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch7_int_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:13] rsvd1;$/;"	r	class:ch7_int_status_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch0_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch0_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch1_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch1_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch2_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch2_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch3_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch3_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch4_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch4_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch5_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch5_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch6_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch6_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch7_ch_enable_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:1] rsvd1;$/;"	r	class:ch7_ch_start_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch0_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch1_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch2_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch3_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch4_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch5_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch6_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:22] rsvd1;$/;"	r	class:ch7_count_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch0_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch1_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch2_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch3_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch4_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch5_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch6_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:2] rsvd1;$/;"	r	class:ch7_ch_active_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch0_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch1_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch2_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch3_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch4_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch5_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch6_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd1;$/;"	r	class:ch7_restrict_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch0_read_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch0_write_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch2_read_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch2_write_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch3_read_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch3_write_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch4_read_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch4_write_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch5_read_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch5_write_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch6_read_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch6_write_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch7_read_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [32:17] rsvd1;$/;"	r	class:ch7_write_offset_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch0_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch1_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch2_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch3_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch4_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch5_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch6_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:5] rsvd1;$/;"	r	class:ch7_static_reg4
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch0_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch1_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch2_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch3_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch4_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch5_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch6_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:6] rsvd1;$/;"	r	class:ch7_cmd_outs_reg
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd1;$/;"	r	class:user_core0_def_status0
rsvd1	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd1;$/;"	r	class:user_def_status
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch0_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch1_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch2_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch3_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch4_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch5_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch6_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [14:11] rsvd2;$/;"	r	class:ch7_static_reg4
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch0_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch0_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch1_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch1_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch2_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch2_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch3_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch3_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch4_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch4_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch5_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch5_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch6_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch6_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch7_static_reg0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:14] rsvd2;$/;"	r	class:ch7_static_reg1
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch0_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch1_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch2_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch3_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch4_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch5_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch6_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [19:18] rsvd2;$/;"	r	class:ch7_static_reg2
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch0_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch1_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch2_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch3_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch4_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch5_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch6_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:14] rsvd2;$/;"	r	class:ch7_cmd_outs_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:24] rsvd2;$/;"	r	class:ch1_read_offset_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:24] rsvd2;$/;"	r	class:ch1_write_offset_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch0_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch1_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch2_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch3_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch4_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch5_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch6_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:26] rsvd2;$/;"	r	class:ch7_fifo_fullness_reg
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch0_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch1_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch2_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch3_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch4_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch5_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch6_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:28] rsvd2;$/;"	r	class:ch7_static_reg3
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:29] rsvd2;$/;"	r	class:user_core0_def_status0
rsvd2	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:9] rsvd2;$/;"	r	class:user_def_status
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch0_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch1_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch2_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch3_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch4_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch5_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch6_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:21] rsvd3;$/;"	r	class:ch7_static_reg4
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch0_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch0_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch1_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch1_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch2_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch2_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch3_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch3_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch4_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch4_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch5_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch5_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch6_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch6_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch7_static_reg0
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit [23:22] rsvd3;$/;"	r	class:ch7_static_reg1
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch0_static_reg2
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch1_static_reg2
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch2_static_reg2
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch3_static_reg2
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch4_static_reg2
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch5_static_reg2
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch6_static_reg2
rsvd3	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd3;$/;"	r	class:ch7_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch0_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch0_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch1_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch1_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch2_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch2_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch3_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch3_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch4_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch4_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch5_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch5_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch6_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch6_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch7_static_reg0
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [29:28] rsvd4;$/;"	r	class:ch7_static_reg1
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch0_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch1_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch2_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch3_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch4_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch5_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch6_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit [30:27] rsvd4;$/;"	r	class:ch7_static_reg4
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch0_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch1_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch2_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch3_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch4_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch5_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch6_static_reg2
rsvd4	verif/REG/dma_ctrl_reg_block.sv	/^	bit rsvd4;$/;"	r	class:ch7_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch0_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch1_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch2_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch3_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch4_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch5_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch6_static_reg2
rsvd5	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:30] rsvd5;$/;"	r	class:ch7_static_reg2
run	verif/APB/apb_bfm.sv	/^  task run();$/;"	t	class:apb_bfm
run	verif/APB/apb_cov.sv	/^  task run();$/;"	t	class:apb_cov
run	verif/APB/apb_env.sv	/^  task run;$/;"	t	class:apb_env
run	verif/APB/apb_gen.sv	/^  task run();$/;"	t	class:apb_gen
run	verif/APB/apb_mon.sv	/^  task run();$/;"	t	class:apb_mon
run	verif/AXI/axi_env.sv	/^  task run;$/;"	t	class:axi_env
run	verif/AXI/axi_mon.sv	/^  task run();$/;"	t	class:axi_mon
run	verif/AXI/axi_responder.sv	/^  task run();$/;"	t	class:axi_responder
run	verif/REF/dma_ckr.sv	/^  task run();$/;"	t	class:dma_ckr
run	verif/REF/dma_ref.sv	/^  task run();$/;"	t	class:dma_ref
run	verif/TOP/dma_env.sv	/^  task run;$/;"	t	class:dma_env
rvalid	verif/AXI/axi_inf.sv	/^  bit                              rvalid;$/;"	r	interface:axi_inf
scan_en	dma_axi64/dma_axi64.v	/^  input                 scan_en;$/;"	p	module:dma_axi64
scan_en	dma_axi64/dma_axi64_core0.v	/^   input                     scan_en;$/;"	p	module:dma_axi64_core0
scan_en	dma_axi64/dma_axi64_core0_ch.v	/^   input             scan_en;$/;"	p	module:dma_axi64_core0_ch
scan_en	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             scan_en;$/;"	p	module:dma_axi64_core0_ch_empty
scan_en	dma_axi64/dma_axi64_core0_channels.v	/^   input             scan_en;$/;"	p	module:dma_axi64_core0_channels
scan_en	dma_axi64/dma_axi64_core0_top.v	/^   input             scan_en;$/;"	p	module:dma_axi64_core0_top
scan_en	dma_axi64/dma_axi64_dual_core.v	/^   input                   scan_en;$/;"	p	module:dma_axi64_dual_core
scan_en	verif/APB/apb_inf.sv	/^  bit                               scan_en;$/;"	r	interface:apb_inf
scan_en	verif/TOP/dma_ctrl_assertion.sv	/^  input                 scan_en;$/;"	p	module:dma_ctrl_assertion
scatter_proc0	dma_axi64/dma_axi64_reg_core0.v	/^   prgen_scatter8_1 #(0) scatter_proc0(.ch_x(ch_int_all_proc), .x(proc0_int_stat));$/;"	i	module:dma_axi64_reg_core0	typeref:module:prgen_scatter8_1
sel	dma_axi64/prgen_demux8.v	/^   input [3-1:0]     sel;$/;"	p	module:prgen_demux8
sel	dma_axi64/prgen_mux8.v	/^   input [3-1:0]     sel;$/;"	p	module:prgen_mux8
shift_reg	dma_axi64/prgen_delay.v	/^   reg [DELAY:0]           shift_reg;$/;"	r	module:prgen_delay
simple_mem	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  simple_mem;$/;"	r	module:dma_axi64_core0_ch_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch0_restrict_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch1_restrict_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch2_restrict_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch3_restrict_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch4_restrict_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch5_restrict_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch6_restrict_reg
simple_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit simple_stat;$/;"	r	class:ch7_restrict_reg
single	dma_axi64/dma_axi64_core0_ch_calc.v	/^   output             single;$/;"	p	module:dma_axi64_core0_ch_calc
single	dma_axi64/dma_axi64_core0_ch_calc.v	/^   reg                 single;$/;"	r	module:dma_axi64_core0_ch_calc
size	verif/REF/dma_ref.sv	/^  int size;$/;"	r	class:dma_ref
slave_cb	verif/AXI/axi_inf.sv	/^  clocking slave_cb @(posedge clk);$/;"	L	interface:axi_inf
slave_mp	verif/AXI/axi_inf.sv	/^  modport slave_mp(clocking slave_cb);$/;"	M	interface:axi_inf
slice_bsel	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [8-1:0]       slice_bsel;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_bsel	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   output [8-1:0]     slice_bsel;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
slice_bsel	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [8-1:0]           slice_bsel;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
slice_bsel_pre	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [8-1:0]       slice_bsel_pre;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_bsel_swap	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [8-1:0]       slice_bsel_swap;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_rd	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               slice_rd;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_rd	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               slice_rd;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
slice_rd	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   output               slice_rd;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
slice_rd	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire               slice_rd;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
slice_rd_d	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire               slice_rd_d;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
slice_rd_pre	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire               slice_rd_pre;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
slice_rd_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [5-1:0]       slice_rd_ptr;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_rd_ptr	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   output [5-1:0]     slice_rd_ptr;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
slice_rd_ptr	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire [5-1:0]       slice_rd_ptr;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
slice_rd_valid	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               slice_rd_valid;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_rd_valid	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   output               slice_rd_valid;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
slice_rdata	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [64-1:0]       slice_rdata;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_rdata	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   output [64-1:0]     slice_rdata;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
slice_rdata	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   reg [64-1:0]           slice_rdata;$/;"	r	module:dma_axi64_core0_ch_rd_slicer
slice_rsize	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [4-1:0]       slice_rsize;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_rsize	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input [4-1:0]      slice_rsize;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
slice_rsize	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   output [4-1:0]     slice_rsize;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
slice_rsize	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   wire [4-1:0]       slice_rsize;$/;"	n	module:dma_axi64_core0_ch_rd_slicer
slice_wdata	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [64-1:0]       slice_wdata;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_wdata	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   output [64-1:0]     slice_wdata;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
slice_wdata	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [64-1:0]           slice_wdata;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
slice_wdata_pre	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [64-1:0]       slice_wdata_pre;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_wdata_pre_d	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [64-1:0]           slice_wdata_pre_d;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
slice_wdata_swap	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [64-1:0]       slice_wdata_swap;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_wr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               slice_wr;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_wr	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               slice_wr;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
slice_wr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   output               slice_wr;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
slice_wr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire               slice_wr;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_wr_fifo	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire               slice_wr_fifo;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_wr_fifo	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               slice_wr_fifo;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
slice_wr_fifo	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   output               slice_wr_fifo;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
slice_wr_fifo	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire               slice_wr_fifo;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_wr_pre	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire               slice_wr_pre;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_wr_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [5-1:0]       slice_wr_ptr;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_wr_ptr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   output [5-1:0]     slice_wr_ptr;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
slice_wr_ptr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [5-1:0]           slice_wr_ptr;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
slice_wr_ptr_pre	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [5-1:0]       slice_wr_ptr_pre;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slice_wsize	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [4-1:0]       slice_wsize;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
slice_wsize	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input [4-1:0]      slice_wsize;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
slice_wsize	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   output [4-1:0]     slice_wsize;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
slice_wsize	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   reg [4-1:0]           slice_wsize;$/;"	r	module:dma_axi64_core0_ch_wr_slicer
slice_wsize_pre	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [4-1:0]       slice_wsize_pre;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
slow_ARADDR	dma_axi64/dma_axi64_core0_top.v	/^   wire [31:0]              slow_ARADDR;$/;"	n	module:dma_axi64_core0_top
slow_ARLEN	dma_axi64/dma_axi64_core0_top.v	/^   wire [`LEN_BITS-1:0]     slow_ARLEN;$/;"	n	module:dma_axi64_core0_top
slow_ARREADY	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_ARREADY;$/;"	n	module:dma_axi64_core0_top
slow_ARSIZE	dma_axi64/dma_axi64_core0_top.v	/^   wire [`SIZE_BITS-1:0]                      slow_ARSIZE;$/;"	n	module:dma_axi64_core0_top
slow_ARVALID	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_ARVALID;$/;"	n	module:dma_axi64_core0_top
slow_AWADDR	dma_axi64/dma_axi64_core0_top.v	/^   wire [31:0]              slow_AWADDR;$/;"	n	module:dma_axi64_core0_top
slow_AWLEN	dma_axi64/dma_axi64_core0_top.v	/^   wire [`LEN_BITS-1:0]     slow_AWLEN;$/;"	n	module:dma_axi64_core0_top
slow_AWREADY	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_AWREADY;$/;"	n	module:dma_axi64_core0_top
slow_AWSIZE	dma_axi64/dma_axi64_core0_top.v	/^   wire [`SIZE_BITS-1:0]                      slow_AWSIZE;$/;"	n	module:dma_axi64_core0_top
slow_AWVALID	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_AWVALID;$/;"	n	module:dma_axi64_core0_top
slow_BREADY	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_BREADY;$/;"	n	module:dma_axi64_core0_top
slow_BRESP	dma_axi64/dma_axi64_core0_top.v	/^   wire [1:0]               slow_BRESP;$/;"	n	module:dma_axi64_core0_top
slow_BVALID	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_BVALID;$/;"	n	module:dma_axi64_core0_top
slow_RDATA	dma_axi64/dma_axi64_core0_top.v	/^   wire [63:0]              slow_RDATA;$/;"	n	module:dma_axi64_core0_top
slow_RLAST	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_RLAST;$/;"	n	module:dma_axi64_core0_top
slow_RREADY	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_RREADY;$/;"	n	module:dma_axi64_core0_top
slow_RRESP	dma_axi64/dma_axi64_core0_top.v	/^   wire [1:0]               slow_RRESP;$/;"	n	module:dma_axi64_core0_top
slow_RVALID	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_RVALID;$/;"	n	module:dma_axi64_core0_top
slow_WDATA	dma_axi64/dma_axi64_core0_top.v	/^   wire [63:0]              slow_WDATA;$/;"	n	module:dma_axi64_core0_top
slow_WLAST	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_WLAST;$/;"	n	module:dma_axi64_core0_top
slow_WREADY	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_WREADY;$/;"	n	module:dma_axi64_core0_top
slow_WSTRB	dma_axi64/dma_axi64_core0_top.v	/^   wire [64\/8-1:0]          slow_WSTRB;$/;"	n	module:dma_axi64_core0_top
slow_WVALID	dma_axi64/dma_axi64_core0_top.v	/^   wire                     slow_WVALID;$/;"	n	module:dma_axi64_core0_top
slv_rd_port_num0	dma_axi64/dma_axi64.v	/^  wire                 slv_rd_port_num0;$/;"	n	module:dma_axi64
slv_rd_port_num1	dma_axi64/dma_axi64.v	/^  wire                 slv_rd_port_num1;$/;"	n	module:dma_axi64
slv_wr_port_num0	dma_axi64/dma_axi64.v	/^  wire                 slv_wr_port_num0;$/;"	n	module:dma_axi64
slv_wr_port_num1	dma_axi64/dma_axi64.v	/^  wire                 slv_wr_port_num1;$/;"	n	module:dma_axi64
slverr	dma_axi64/dma_axi64_core0_axim_resp.v	/^   output               slverr;$/;"	p	module:dma_axi64_core0_axim_resp
slverr_pre	dma_axi64/dma_axi64_core0_axim_resp.v	/^   wire               slverr_pre;$/;"	n	module:dma_axi64_core0_axim_resp
stall	dma_axi64/dma_axi64_core0_ch_outs.v	/^   output             stall;$/;"	p	module:dma_axi64_core0_ch_outs
stall	dma_axi64/dma_axi64_core0_ch_outs.v	/^   reg                 stall;$/;"	r	module:dma_axi64_core0_ch_outs
stall	dma_axi64/dma_axi64_core0_ctrl.v	/^   wire             stall;$/;"	n	module:dma_axi64_core0_ctrl
stall	dma_axi64/prgen_stall.v	/^   input               stall;$/;"	p	module:prgen_stall
stall_joint_fifo_rd	dma_axi64/prgen_joint_stall.v	/^   prgen_stall #(3) stall_joint_fifo_rd (.clk(clk), .reset(reset), .din(joint_fifo_rd), .stall(j/;"	i	module:prgen_joint_stall	typeref:module:prgen_stall
start_addr	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input [32-1:0]    start_addr;$/;"	p	module:dma_axi64_core0_ch_calc
start_addr	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input [32-1:0]    start_addr;$/;"	p	module:dma_axi64_core0_ch_calc_addr
start_addr	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input [32-1:0]      start_addr;$/;"	p	module:dma_axi64_core0_ch_reg_size
start_align	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input [3-1:0]    start_align;$/;"	p	module:dma_axi64_core0_ch_offsets
start_channel	verif/APB/apb_gen.sv	/^  task start_channel(int i);$/;"	t	class:apb_gen
strb_q	verif/AXI/axi_tx.sv	/^  rand bit [7:0] strb_q[$];$/;"	r	class:axi_tx
swap32_high	dma_axi64/prgen_swap_64.v	/^   prgen_swap32 swap32_high($/;"	i	module:prgen_swap64	typeref:module:prgen_swap32
swap32_low	dma_axi64/prgen_swap_64.v	/^   prgen_swap32 swap32_low($/;"	i	module:prgen_swap64	typeref:module:prgen_swap32
swap64	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   prgen_swap64 swap64($/;"	i	module:dma_axi64_core0_ch_wr_slicer	typeref:module:prgen_swap64
test_name	verif/TOP/dma_common.sv	/^  static string test_name;$/;"	r	class:dma_common
timeout	dma_axi64/dma_axi64_core0_ch_outs.v	/^   output             timeout;$/;"	p	module:dma_axi64_core0_ch_outs
timeout_ar	dma_axi64/dma_axi64_core0.v	/^   wire              timeout_ar;$/;"	n	module:dma_axi64_core0
timeout_ar	dma_axi64/dma_axi64_core0_ch.v	/^   input              timeout_ar;$/;"	p	module:dma_axi64_core0_ch
timeout_ar	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input              timeout_ar;$/;"	p	module:dma_axi64_core0_ch_empty
timeout_ar	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              timeout_ar;$/;"	n	module:dma_axi64_core0_ch_reg
timeout_ar	dma_axi64/dma_axi64_core0_channels.v	/^   input              timeout_ar;$/;"	p	module:dma_axi64_core0_channels
timeout_ar	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               timeout_ar;$/;"	p	module:dma_axi64_core0_channels_mux
timeout_aw	dma_axi64/dma_axi64_core0.v	/^   wire              timeout_aw;$/;"	n	module:dma_axi64_core0
timeout_aw	dma_axi64/dma_axi64_core0_ch.v	/^   input              timeout_aw;$/;"	p	module:dma_axi64_core0_ch
timeout_aw	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input              timeout_aw;$/;"	p	module:dma_axi64_core0_ch_empty
timeout_aw	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              timeout_aw;$/;"	n	module:dma_axi64_core0_ch_reg
timeout_aw	dma_axi64/dma_axi64_core0_channels.v	/^   input              timeout_aw;$/;"	p	module:dma_axi64_core0_channels
timeout_aw	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               timeout_aw;$/;"	p	module:dma_axi64_core0_channels_mux
timeout_b	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              timeout_b;$/;"	n	module:dma_axi64_core0_ch_reg
timeout_bus	dma_axi64/dma_axi64_core0_ch.v	/^   wire [4:0]             timeout_bus;            $/;"	n	module:dma_axi64_core0_ch
timeout_bus	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [4:0]              timeout_bus;$/;"	p	module:dma_axi64_core0_ch_reg
timeout_num_ar	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              timeout_num_ar;$/;"	n	module:dma_axi64_core0
timeout_num_ar	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              timeout_num_ar;$/;"	p	module:dma_axi64_core0_channels
timeout_num_ar	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               timeout_num_ar;$/;"	p	module:dma_axi64_core0_channels_mux
timeout_num_aw	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              timeout_num_aw;$/;"	n	module:dma_axi64_core0
timeout_num_aw	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              timeout_num_aw;$/;"	p	module:dma_axi64_core0_channels
timeout_num_aw	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               timeout_num_aw;$/;"	p	module:dma_axi64_core0_channels_mux
timeout_num_w	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              timeout_num_w;$/;"	n	module:dma_axi64_core0
timeout_num_w	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              timeout_num_w;$/;"	p	module:dma_axi64_core0_channels
timeout_num_w	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               timeout_num_w;$/;"	p	module:dma_axi64_core0_channels_mux
timeout_r	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              timeout_r;$/;"	n	module:dma_axi64_core0_ch_reg
timeout_rresp	dma_axi64/dma_axi64_core0_ch.v	/^   wire             timeout_rresp;$/;"	n	module:dma_axi64_core0_ch
timeout_w	dma_axi64/dma_axi64_core0.v	/^   wire              timeout_w;$/;"	n	module:dma_axi64_core0
timeout_w	dma_axi64/dma_axi64_core0_ch.v	/^   input              timeout_w;$/;"	p	module:dma_axi64_core0_ch
timeout_w	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input              timeout_w;$/;"	p	module:dma_axi64_core0_ch_empty
timeout_w	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              timeout_w;$/;"	n	module:dma_axi64_core0_ch_reg
timeout_w	dma_axi64/dma_axi64_core0_channels.v	/^   input              timeout_w;$/;"	p	module:dma_axi64_core0_channels
timeout_w	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               timeout_w;$/;"	p	module:dma_axi64_core0_channels_mux
timeout_wresp	dma_axi64/dma_axi64_core0_ch.v	/^   wire             timeout_wresp;$/;"	n	module:dma_axi64_core0_ch
tokens	dma_axi64/dma_axi64_core0_ctrl.v	/^   input [`TOKEN_BITS-1:0]  tokens;$/;"	p	module:dma_axi64_core0_ctrl
tokens_counter	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg [`TOKEN_BITS-1:0]    tokens_counter;$/;"	r	module:dma_axi64_core0_ctrl
tokens_remain	dma_axi64/dma_axi64_core0_ctrl.v	/^   wire             tokens_remain;$/;"	n	module:dma_axi64_core0_ctrl
tokens_remain_reg	dma_axi64/dma_axi64_core0_ctrl.v	/^   reg                 tokens_remain_reg;$/;"	r	module:dma_axi64_core0_ctrl
top	verif/TOP/top.sv	/^module top;$/;"	m
tx_h	verif/APB/apb_bfm.sv	/^    task drive_tx(apb_tx tx_h);$/;"	p	task:apb_bfm.drive_tx
tx_h	verif/APB/apb_bfm.sv	/^  apb_tx tx_h;$/;"	r	class:apb_bfm
tx_h	verif/APB/apb_cov.sv	/^  apb_tx tx_h;$/;"	r	class:apb_cov
tx_h	verif/APB/apb_gen.sv	/^  apb_tx tx_h;$/;"	r	class:apb_gen
tx_h	verif/APB/apb_mon.sv	/^  apb_tx tx_h;$/;"	r	class:apb_mon
txn_driv	verif/TOP/dma_common.sv	/^  static int txn_driv;$/;"	r	class:dma_common
txn_gen	verif/TOP/dma_common.sv	/^  static int txn_gen = -1;$/;"	r	class:dma_common
update	dma_axi64/dma_axi64_core0_ch_reg_size.v	/^   input              update;$/;"	p	module:dma_axi64_core0_ch_reg_size
update_line	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   wire             update_line;             $/;"	n	module:dma_axi64_core0_ch_offsets
user_core0_def_status0	verif/REG/dma_ctrl_reg_block.sv	/^class user_core0_def_status0;$/;"	C
user_core0_def_status0_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup user_core0_def_status0_cg;$/;"	V	class:user_core0_def_status0
user_core0_def_status0_i	verif/REG/dma_ctrl_reg_block.sv	/^user_core0_def_status0 user_core0_def_status0_i = new();$/;"	r	class:dma_ctrl_reg_block
user_core0_def_status1	verif/REG/dma_ctrl_reg_block.sv	/^class user_core0_def_status1;$/;"	C
user_core0_def_status1_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup user_core0_def_status1_cg;$/;"	V	class:user_core0_def_status1
user_core0_def_status1_i	verif/REG/dma_ctrl_reg_block.sv	/^user_core0_def_status1 user_core0_def_status1_i = new();$/;"	r	class:dma_ctrl_reg_block
user_def0_stat0	dma_axi64/dma_axi64_reg.v	/^   wire [31:0]                   user_def0_stat0;$/;"	n	module:dma_axi64_reg
user_def0_stat1	dma_axi64/dma_axi64_reg.v	/^   wire [31:0]                   user_def0_stat1;$/;"	n	module:dma_axi64_reg
user_def_addr_bits	dma_axi64/dma_axi64_reg_core0.v	/^   wire [5:0]                   user_def_addr_bits; \/\/max 32$/;"	n	module:dma_axi64_reg_core0
user_def_block	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_block;$/;"	n	module:dma_axi64_reg_core0
user_def_buff_bits	dma_axi64/dma_axi64_reg_core0.v	/^   wire [4:0]                   user_def_buff_bits; \/\/max 16$/;"	n	module:dma_axi64_reg_core0
user_def_bus_32	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_bus_32;$/;"	n	module:dma_axi64_reg_core0
user_def_ch_num	dma_axi64/dma_axi64_reg_core0.v	/^   wire [3:0]                   user_def_ch_num;$/;"	n	module:dma_axi64_reg_core0
user_def_clkdiv	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_clkdiv;$/;"	n	module:dma_axi64_reg_core0
user_def_clkgate	dma_axi64/dma_axi64_reg.v	/^   wire                   user_def_clkgate;$/;"	n	module:dma_axi64_reg
user_def_clkgate	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_clkgate;$/;"	r	class:user_def_status
user_def_core0_addr_bits	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] user_def_core0_addr_bits;$/;"	r	class:user_core0_def_status0
user_def_core0_axi_32	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_axi_32;$/;"	r	class:user_core0_def_status0
user_def_core0_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_block;$/;"	r	class:user_core0_def_status1
user_def_core0_buff_bits	verif/REG/dma_ctrl_reg_block.sv	/^	bit [28:24] user_def_core0_buff_bits;$/;"	r	class:user_core0_def_status0
user_def_core0_ch_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [3:0] user_def_core0_ch_num;$/;"	r	class:user_core0_def_status0
user_def_core0_clkdiv	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_clkdiv;$/;"	r	class:user_core0_def_status1
user_def_core0_end	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_end;$/;"	r	class:user_core0_def_status1
user_def_core0_fifo_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:4] user_def_core0_fifo_size;$/;"	r	class:user_core0_def_status0
user_def_core0_independent	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_independent;$/;"	r	class:user_core0_def_status1
user_def_core0_joint	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_joint;$/;"	r	class:user_core0_def_status1
user_def_core0_lists	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_lists;$/;"	r	class:user_core0_def_status1
user_def_core0_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_outs;$/;"	r	class:user_core0_def_status1
user_def_core0_periph	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_periph;$/;"	r	class:user_core0_def_status1
user_def_core0_prio	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_prio;$/;"	r	class:user_core0_def_status1
user_def_core0_rcmd_depth	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:12] user_def_core0_rcmd_depth;$/;"	r	class:user_core0_def_status0
user_def_core0_timeout	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_timeout;$/;"	r	class:user_core0_def_status1
user_def_core0_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_tokens;$/;"	r	class:user_core0_def_status1
user_def_core0_wait	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_wait;$/;"	r	class:user_core0_def_status1
user_def_core0_wcmd_depth	verif/REG/dma_ctrl_reg_block.sv	/^	bit [11:8] user_def_core0_wcmd_depth;$/;"	r	class:user_core0_def_status0
user_def_core0_wdt	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_core0_wdt;$/;"	r	class:user_core0_def_status1
user_def_dual_core	dma_axi64/dma_axi64_reg.v	/^   wire                   user_def_dual_core;$/;"	n	module:dma_axi64_reg
user_def_dual_core	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_dual_core;$/;"	r	class:user_def_status
user_def_end	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_end;$/;"	n	module:dma_axi64_reg_core0
user_def_fifo_size	dma_axi64/dma_axi64_reg_core0.v	/^   wire [3:0]                   user_def_fifo_size;$/;"	n	module:dma_axi64_reg_core0
user_def_ic	dma_axi64/dma_axi64_reg.v	/^   wire                   user_def_ic;$/;"	n	module:dma_axi64_reg
user_def_ic	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_ic;$/;"	r	class:user_def_status
user_def_ic_dual_port	dma_axi64/dma_axi64_reg.v	/^   wire                   user_def_ic_dual_port;$/;"	n	module:dma_axi64_reg
user_def_ic_dual_port	verif/REG/dma_ctrl_reg_block.sv	/^	bit user_def_ic_dual_port;$/;"	r	class:user_def_status
user_def_int_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [3:0] user_def_int_num;$/;"	r	class:user_def_status
user_def_joint	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_joint;$/;"	n	module:dma_axi64_reg_core0
user_def_lists	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_lists;$/;"	n	module:dma_axi64_reg_core0
user_def_outs	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_outs;$/;"	n	module:dma_axi64_reg_core0
user_def_periph	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_periph;$/;"	n	module:dma_axi64_reg_core0
user_def_port0_mux	dma_axi64/dma_axi64_reg.v	/^   wire                   user_def_port0_mux;$/;"	n	module:dma_axi64_reg
user_def_port1_mux	dma_axi64/dma_axi64_reg.v	/^   wire                   user_def_port1_mux;$/;"	n	module:dma_axi64_reg
user_def_prio	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_prio;$/;"	n	module:dma_axi64_reg_core0
user_def_proc_num	dma_axi64/dma_axi64_reg.v	/^   wire [3:0]                   user_def_proc_num;$/;"	n	module:dma_axi64_reg
user_def_proj	dma_axi64/dma_axi64_reg.v	/^   wire                   user_def_proj;$/;"	n	module:dma_axi64_reg
user_def_rcmd_depth	dma_axi64/dma_axi64_reg_core0.v	/^   wire [3:0]                   user_def_rcmd_depth;$/;"	n	module:dma_axi64_reg_core0
user_def_simul	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_simul;$/;"	n	module:dma_axi64_reg_core0
user_def_stat	dma_axi64/dma_axi64_reg.v	/^   wire [31:0]                   user_def_stat;$/;"	n	module:dma_axi64_reg
user_def_stat0	dma_axi64/dma_axi64_reg_core0.v	/^   output [31:0]                      user_def_stat0;$/;"	p	module:dma_axi64_reg_core0
user_def_stat1	dma_axi64/dma_axi64_reg_core0.v	/^   output [31:0]                      user_def_stat1;$/;"	p	module:dma_axi64_reg_core0
user_def_status	verif/REG/dma_ctrl_reg_block.sv	/^class user_def_status;$/;"	C
user_def_status_cg	verif/REG/dma_ctrl_reg_block.sv	/^	covergroup user_def_status_cg;$/;"	V	class:user_def_status
user_def_status_i	verif/REG/dma_ctrl_reg_block.sv	/^user_def_status user_def_status_i = new();$/;"	r	class:dma_ctrl_reg_block
user_def_timeout	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_timeout;$/;"	n	module:dma_axi64_reg_core0
user_def_tokens	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_tokens;$/;"	n	module:dma_axi64_reg_core0
user_def_wait	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_wait;$/;"	n	module:dma_axi64_reg_core0
user_def_wcmd_depth	dma_axi64/dma_axi64_reg_core0.v	/^   wire [3:0]                   user_def_wcmd_depth;$/;"	n	module:dma_axi64_reg_core0
user_def_wdt	dma_axi64/dma_axi64_reg_core0.v	/^   wire                   user_def_wdt;$/;"	n	module:dma_axi64_reg_core0
valid_last	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               valid_last;$/;"	n	module:dma_axi64_core0_axim_wdata
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch0_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch1_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch2_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch3_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch4_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch5_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch6_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_ch_active_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_ch_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_ch_start_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_cmd_outs_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_cmd_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_cmd_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_cmd_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_cmd_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_count_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_fifo_fullness_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_int_clear_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_int_enable_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_int_rawstat_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_int_status_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_read_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_restrict_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_static_reg0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_static_reg1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_static_reg2
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_static_reg3
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_static_reg4
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:ch7_write_offset_reg
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:core0_ch_start
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:core0_joint_mode
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:core0_priority
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:idle
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:int0_status
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:periph_rx_ctrl
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:periph_tx_ctrl
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:user_core0_def_status0
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:user_core0_def_status1
value	verif/REG/dma_ctrl_reg_block.sv	/^	reg [31:0] value;$/;"	r	class:user_def_status
vif	verif/APB/apb_bfm.sv	/^  virtual apb_inf.master_mp vif;$/;"	r	class:apb_bfm
vif	verif/APB/apb_mon.sv	/^  virtual apb_inf.monitor_mp vif;$/;"	r	class:apb_mon
vif	verif/AXI/axi_mon.sv	/^  virtual axi_inf.monitor_mp vif;$/;"	r	class:axi_mon
vif	verif/AXI/axi_responder.sv	/^  virtual axi_inf.slave_mp vif;$/;"	r	class:axi_responder
w_handshake_p	verif/TOP/dma_ctrl_assertion.sv	/^  property w_handshake_p;$/;"	R	module:dma_ctrl_assertion
wdata	verif/AXI/axi_inf.sv	/^  bit [64-1:0]                     wdata;$/;"	r	interface:axi_inf
wdt_ch_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              wdt_ch_num;$/;"	n	module:dma_axi64_core0
wdt_ch_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              wdt_ch_num;$/;"	p	module:dma_axi64_core0_channels
wdt_ch_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               wdt_ch_num;$/;"	p	module:dma_axi64_core0_channels_mux
wdt_ch_num	dma_axi64/dma_axi64_core0_wdt.v	/^   output [2:0]           wdt_ch_num;$/;"	p	module:dma_axi64_core0_wdt
wdt_ch_num	dma_axi64/dma_axi64_core0_wdt.v	/^   reg [2:0]               wdt_ch_num;$/;"	r	module:dma_axi64_core0_wdt
wdt_timeout	dma_axi64/dma_axi64_core0.v	/^   wire              wdt_timeout;$/;"	n	module:dma_axi64_core0
wdt_timeout	dma_axi64/dma_axi64_core0_ch.v	/^   input             wdt_timeout;$/;"	p	module:dma_axi64_core0_ch
wdt_timeout	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wdt_timeout;$/;"	p	module:dma_axi64_core0_ch_empty
wdt_timeout	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              wdt_timeout;$/;"	p	module:dma_axi64_core0_ch_reg
wdt_timeout	dma_axi64/dma_axi64_core0_channels.v	/^   input              wdt_timeout;$/;"	p	module:dma_axi64_core0_channels
wdt_timeout	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wdt_timeout;$/;"	p	module:dma_axi64_core0_channels_mux
wdt_timeout	dma_axi64/dma_axi64_core0_wdt.v	/^   output               wdt_timeout;$/;"	p	module:dma_axi64_core0_wdt
wid	verif/AXI/axi_inf.sv	/^  bit [`ID_BITS-1:0]               wid;$/;"	r	interface:axi_inf
width_align	dma_axi64/dma_axi64_core0_ch.v	/^   wire [3-1:0]     width_align;$/;"	n	module:dma_axi64_core0_ch
width_align	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input [3-1:0]    width_align;$/;"	p	module:dma_axi64_core0_ch_offsets
width_align	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [3-1:0]      width_align;$/;"	p	module:dma_axi64_core0_ch_reg
wlast	verif/AXI/axi_inf.sv	/^  bit                              wlast;$/;"	r	interface:axi_inf
wr_active_channel	verif/REF/dma_ref.sv	/^  bit [3:0] wr_active_channel;$/;"	r	class:dma_ref
wr_addr	verif/AXI/axi_tx.sv	/^  rand bit [31:0] wr_addr;$/;"	r	class:axi_tx
wr_align	dma_axi64/dma_axi64_core0_ch.v	/^   wire [3-1:0]     wr_align;$/;"	n	module:dma_axi64_core0_ch
wr_align	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [3-1:0]      wr_align;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
wr_align	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input [3-1:0]      wr_align;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
wr_align_valid	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   wire [3-1:0]       wr_align_valid;$/;"	n	module:dma_axi64_core0_ch_wr_slicer
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch0_static_reg1
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch1_static_reg1
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch2_static_reg1
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch3_static_reg1
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch4_static_reg1
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch5_static_reg1
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch6_static_reg1
wr_allow_full_burst	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_burst;$/;"	r	class:ch7_static_reg1
wr_allow_full_burst_a	verif/TOP/dma_addr.h	/^  static bit        wr_allow_full_burst_a     [7:0];$/;"	v	typeref:typename:bit[]
wr_allow_full_fifo	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_allow_full_fifo;$/;"	n	module:dma_axi64_core0_ch_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch0_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch0_static_reg1
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch1_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch1_static_reg1
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch2_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch2_static_reg1
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch3_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch3_static_reg1
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch4_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch4_static_reg1
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch5_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch5_static_reg1
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch6_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch6_static_reg1
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch7_restrict_reg
wr_allow_full_fifo	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_allow_full_fifo;$/;"	r	class:ch7_static_reg1
wr_allow_full_fifo_a	verif/TOP/dma_addr.h	/^  static bit        wr_allow_full_fifo_a      [7:0];$/;"	v	typeref:typename:bit[]
wr_aq	verif/REF/dma_ref.sv	/^  byte  wr_aq[7:0][$]; $/;"	r	class:dma_ref
wr_arbiter_en	dma_axi64/dma_axi64_core0.v	/^   wire              wr_arbiter_en;$/;"	n	module:dma_axi64_core0
wr_burst_addr	dma_axi64/dma_axi64_core0.v	/^   wire [32-1:0]      wr_burst_addr;$/;"	n	module:dma_axi64_core0
wr_burst_addr	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input [32-1:0]      wr_burst_addr;$/;"	p	module:dma_axi64_core0_axim_wr
wr_burst_addr	dma_axi64/dma_axi64_core0_ch.v	/^   output [32-1:0]   wr_burst_addr;$/;"	p	module:dma_axi64_core0_ch
wr_burst_addr	dma_axi64/dma_axi64_core0_ch.v	/^   wire [32-1:0]     wr_burst_addr;$/;"	n	module:dma_axi64_core0_ch
wr_burst_addr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [32-1:0]   wr_burst_addr;$/;"	p	module:dma_axi64_core0_ch_empty
wr_burst_addr	dma_axi64/dma_axi64_core0_channels.v	/^   output [32-1:0]    wr_burst_addr;$/;"	p	module:dma_axi64_core0_channels
wr_burst_addr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [32-1:0]     wr_burst_addr;$/;"	p	module:dma_axi64_core0_channels_mux
wr_burst_last	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_burst_last;             $/;"	n	module:dma_axi64_core0_ch
wr_burst_max_size	dma_axi64/dma_axi64_core0_ch.v	/^   wire [8-1:0]    wr_burst_max_size;$/;"	n	module:dma_axi64_core0_ch
wr_burst_max_size	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [8-1:0]      wr_burst_max_size;$/;"	p	module:dma_axi64_core0_ch_reg
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch0_static_reg1
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch1_static_reg1
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch2_static_reg1
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch3_static_reg1
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch4_static_reg1
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch5_static_reg1
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch6_static_reg1
wr_burst_max_size	verif/REG/dma_ctrl_reg_block.sv	/^	bit [7:0] wr_burst_max_size;$/;"	r	class:ch7_static_reg1
wr_burst_max_size_pre	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [8-1:0]      wr_burst_max_size_pre;$/;"	n	module:dma_axi64_core0_ch_reg
wr_burst_max_size_rd	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [8-1:0]      wr_burst_max_size_rd;$/;"	n	module:dma_axi64_core0_ch_reg
wr_burst_max_size_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [8-1:0]      wr_burst_max_size_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_burst_qual	dma_axi64/dma_axi64_core0_ch_remain.v	/^   wire             wr_burst_qual;$/;"	n	module:dma_axi64_core0_ch_remain
wr_burst_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_burst_ready;$/;"	n	module:dma_axi64_core0_ch
wr_burst_size	dma_axi64/dma_axi64_core0.v	/^   wire [8-1:0]     wr_burst_size;$/;"	n	module:dma_axi64_core0
wr_burst_size	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input [8-1:0]     wr_burst_size;$/;"	p	module:dma_axi64_core0_axim_wr
wr_burst_size	dma_axi64/dma_axi64_core0_ch.v	/^   output [8-1:0]  wr_burst_size;$/;"	p	module:dma_axi64_core0_ch
wr_burst_size	dma_axi64/dma_axi64_core0_ch.v	/^   wire [8-1:0]    wr_burst_size;$/;"	n	module:dma_axi64_core0_ch
wr_burst_size	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [8-1:0]  wr_burst_size;$/;"	p	module:dma_axi64_core0_ch_empty
wr_burst_size	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [8-1:0]     wr_burst_size;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
wr_burst_size	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input [8-1:0]     wr_burst_size;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
wr_burst_size	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input [8-1:0]   wr_burst_size;  $/;"	p	module:dma_axi64_core0_ch_remain
wr_burst_size	dma_axi64/dma_axi64_core0_channels.v	/^   output [8-1:0]   wr_burst_size;$/;"	p	module:dma_axi64_core0_channels
wr_burst_size	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [8-1:0]    wr_burst_size;$/;"	p	module:dma_axi64_core0_channels_mux
wr_burst_size_valid	dma_axi64/dma_axi64_core0_ch_remain.v	/^   reg [8-1:0]     wr_burst_size_valid; $/;"	r	module:dma_axi64_core0_ch_remain
wr_burst_start	dma_axi64/dma_axi64_core0.v	/^   wire              wr_burst_start;$/;"	n	module:dma_axi64_core0
wr_burst_start	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               wr_burst_start;$/;"	p	module:dma_axi64_core0_axim_wr
wr_burst_start	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_burst_start;$/;"	p	module:dma_axi64_core0_ch
wr_burst_start	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_burst_start;$/;"	p	module:dma_axi64_core0_ch_empty
wr_burst_start	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             wr_burst_start;$/;"	p	module:dma_axi64_core0_ch_remain
wr_burst_start	dma_axi64/dma_axi64_core0_channels.v	/^   input              wr_burst_start; $/;"	p	module:dma_axi64_core0_channels
wr_burst_start	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_burst_start;$/;"	p	module:dma_axi64_core0_channels_mux
wr_burst_start	dma_axi64/dma_axi64_core0_wdt.v	/^   input               wr_burst_start;$/;"	p	module:dma_axi64_core0_wdt
wr_burst_start_joint	dma_axi64/dma_axi64_core0.v	/^   wire              wr_burst_start_joint;$/;"	n	module:dma_axi64_core0
wr_byte	verif/REF/dma_ref.sv	/^  byte wr_byte;$/;"	r	class:dma_ref
wr_ch_enable	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_ch_enable;$/;"	n	module:dma_axi64_core0_ch_reg
wr_ch_end	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_ch_end;$/;"	n	module:dma_axi64_core0_ch
wr_ch_end	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              wr_ch_end;$/;"	p	module:dma_axi64_core0_ch_reg
wr_ch_end_pre	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_ch_end_pre;$/;"	n	module:dma_axi64_core0_ch
wr_ch_end_reg	dma_axi64/dma_axi64_core0_ch.v	/^   reg                 wr_ch_end_reg;$/;"	r	module:dma_axi64_core0_ch
wr_ch_go	dma_axi64/dma_axi64_core0.v	/^   wire              wr_ch_go;$/;"	n	module:dma_axi64_core0
wr_ch_go_joint	dma_axi64/dma_axi64_core0.v	/^   wire              wr_ch_go_joint;$/;"	n	module:dma_axi64_core0
wr_ch_in_prog	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  wr_ch_in_prog;$/;"	r	module:dma_axi64_core0_ch_reg
wr_ch_last	dma_axi64/dma_axi64_core0.v	/^   wire              wr_ch_last;$/;"	n	module:dma_axi64_core0
wr_ch_last_joint	dma_axi64/dma_axi64_core0.v	/^   wire              wr_ch_last_joint;$/;"	n	module:dma_axi64_core0
wr_ch_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              wr_ch_num;$/;"	n	module:dma_axi64_core0
wr_ch_num	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input [2:0]               wr_ch_num;$/;"	p	module:dma_axi64_core0_axim_wr
wr_ch_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]             wr_ch_num;$/;"	p	module:dma_axi64_core0_channels
wr_ch_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               wr_ch_num;$/;"	p	module:dma_axi64_core0_channels_mux
wr_ch_num	dma_axi64/dma_axi64_core0_wdt.v	/^   input [2:0]               wr_ch_num;$/;"	p	module:dma_axi64_core0_wdt
wr_ch_num_joint	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              wr_ch_num_joint;$/;"	n	module:dma_axi64_core0
wr_ch_num_resp	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              wr_ch_num_resp;$/;"	n	module:dma_axi64_core0
wr_ch_num_resp	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [2:0]           wr_ch_num_resp;$/;"	p	module:dma_axi64_core0_axim_wr
wr_ch_num_resp	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]             wr_ch_num_resp;$/;"	p	module:dma_axi64_core0_channels
wr_ch_num_resp	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               wr_ch_num_resp;$/;"	p	module:dma_axi64_core0_channels_mux
wr_ch_start	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_ch_start;$/;"	n	module:dma_axi64_core0_ch_reg
wr_clkdiv	dma_axi64/dma_axi64_reg_core0.v	/^   input                              wr_clkdiv;$/;"	p	module:dma_axi64_reg_core0
wr_clkdiv0	dma_axi64/dma_axi64_reg.v	/^   wire                               wr_clkdiv0;$/;"	n	module:dma_axi64_reg
wr_clr	dma_axi64/dma_axi64_core0.v	/^   wire              wr_clr;$/;"	n	module:dma_axi64_core0
wr_clr	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_clr;$/;"	p	module:dma_axi64_core0_axim_wr
wr_clr	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_clr;$/;"	p	module:dma_axi64_core0_ch
wr_clr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_clr;$/;"	p	module:dma_axi64_core0_ch_empty
wr_clr	dma_axi64/dma_axi64_core0_channels.v	/^   input             wr_clr;$/;"	p	module:dma_axi64_core0_channels
wr_clr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_clr;$/;"	p	module:dma_axi64_core0_channels_mux
wr_clr_block	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_block;$/;"	n	module:dma_axi64_core0_ch
wr_clr_block_pre	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_block_pre;$/;"	n	module:dma_axi64_core0_ch
wr_clr_d	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_d;$/;"	n	module:dma_axi64_core0_ch
wr_clr_last	dma_axi64/dma_axi64_core0.v	/^   wire              wr_clr_last;$/;"	n	module:dma_axi64_core0
wr_clr_last	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_clr_last;$/;"	p	module:dma_axi64_core0_axim_wr
wr_clr_last	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_clr_last;$/;"	p	module:dma_axi64_core0_ch
wr_clr_last	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_clr_last;$/;"	p	module:dma_axi64_core0_ch_empty
wr_clr_last	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              wr_clr_last;$/;"	p	module:dma_axi64_core0_ch_reg
wr_clr_last	dma_axi64/dma_axi64_core0_channels.v	/^   input             wr_clr_last;$/;"	p	module:dma_axi64_core0_channels
wr_clr_last	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_clr_last;$/;"	p	module:dma_axi64_core0_channels_mux
wr_clr_line	dma_axi64/dma_axi64_core0.v	/^   wire              wr_clr_line;$/;"	n	module:dma_axi64_core0
wr_clr_line	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               wr_clr_line;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_clr_line	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_clr_line;$/;"	p	module:dma_axi64_core0_axim_wr
wr_clr_line	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_clr_line;$/;"	p	module:dma_axi64_core0_ch
wr_clr_line	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_clr_line;$/;"	p	module:dma_axi64_core0_ch_empty
wr_clr_line	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               wr_clr_line;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
wr_clr_line	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               wr_clr_line;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
wr_clr_line	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             wr_clr_line;$/;"	p	module:dma_axi64_core0_ch_remain
wr_clr_line	dma_axi64/dma_axi64_core0_channels.v	/^   input              wr_clr_line;$/;"	p	module:dma_axi64_core0_channels
wr_clr_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_clr_line;$/;"	p	module:dma_axi64_core0_channels_mux
wr_clr_line_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              wr_clr_line_num;$/;"	n	module:dma_axi64_core0
wr_clr_line_num	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [2:0]           wr_clr_line_num;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_clr_line_num	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [2:0]               wr_clr_line_num;$/;"	r	module:dma_axi64_core0_axim_wdata
wr_clr_line_num	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [2:0]           wr_clr_line_num;$/;"	p	module:dma_axi64_core0_axim_wr
wr_clr_line_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              wr_clr_line_num;$/;"	p	module:dma_axi64_core0_channels
wr_clr_line_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               wr_clr_line_num;$/;"	p	module:dma_axi64_core0_channels_mux
wr_clr_line_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               wr_clr_line_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
wr_clr_line_stall	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               wr_clr_line_stall;$/;"	n	module:dma_axi64_core0_axim_wdata
wr_clr_line_stall_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               wr_clr_line_stall_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
wr_clr_mux	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_mux;$/;"	n	module:dma_axi64_core0_ch
wr_clr_outs	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_outs;$/;"	n	module:dma_axi64_core0_ch
wr_clr_outs_d	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_outs_d;$/;"	n	module:dma_axi64_core0_ch
wr_clr_outs_d_pre	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_outs_d_pre;$/;"	n	module:dma_axi64_core0_ch
wr_clr_remain	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-`X_BITS-1:0]    wr_clr_remain;$/;"	n	module:dma_axi64_core0_ch
wr_clr_stall	dma_axi64/dma_axi64_core0.v	/^   wire              wr_clr_stall;$/;"	n	module:dma_axi64_core0
wr_clr_stall	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_clr_stall;$/;"	p	module:dma_axi64_core0_ch
wr_clr_stall	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_stall;$/;"	n	module:dma_axi64_core0_ch
wr_clr_stall	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_clr_stall;$/;"	p	module:dma_axi64_core0_ch_empty
wr_clr_stall	dma_axi64/dma_axi64_core0_channels.v	/^   output             wr_clr_stall;$/;"	p	module:dma_axi64_core0_channels
wr_clr_stall	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               wr_clr_stall; $/;"	p	module:dma_axi64_core0_channels_mux
wr_clr_valid	dma_axi64/dma_axi64_core0.v	/^   wire              wr_clr_valid;    $/;"	n	module:dma_axi64_core0
wr_clr_valid	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_clr_valid;$/;"	p	module:dma_axi64_core0_ch
wr_clr_valid	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_clr_valid;$/;"	n	module:dma_axi64_core0_ch
wr_clr_valid	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_clr_valid;$/;"	p	module:dma_axi64_core0_ch_empty
wr_clr_valid	dma_axi64/dma_axi64_core0_channels.v	/^   output             wr_clr_valid;$/;"	p	module:dma_axi64_core0_channels
wr_clr_valid	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               wr_clr_valid;$/;"	p	module:dma_axi64_core0_channels_mux
wr_cmd_full	dma_axi64/dma_axi64_core0.v	/^   wire              wr_cmd_full;$/;"	n	module:dma_axi64_core0
wr_cmd_full	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               wr_cmd_full;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_cmd_full	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_cmd_full;$/;"	p	module:dma_axi64_core0_axim_wr
wr_cmd_full_joint	dma_axi64/dma_axi64_core0.v	/^   wire              wr_cmd_full_joint;$/;"	n	module:dma_axi64_core0
wr_cmd_line0	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_cmd_line0;$/;"	n	module:dma_axi64_core0_ch_reg
wr_cmd_line1	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_cmd_line1;$/;"	n	module:dma_axi64_core0_ch_reg
wr_cmd_line2	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_cmd_line2;$/;"	n	module:dma_axi64_core0_ch_reg
wr_cmd_line3	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_cmd_line3;$/;"	n	module:dma_axi64_core0_ch_reg
wr_cmd_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              wr_cmd_num;$/;"	n	module:dma_axi64_core0
wr_cmd_num	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [2:0]           wr_cmd_num;$/;"	p	module:dma_axi64_core0_axim_wr
wr_cmd_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]             wr_cmd_num;$/;"	p	module:dma_axi64_core0_channels
wr_cmd_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               wr_cmd_num;$/;"	p	module:dma_axi64_core0_channels_mux
wr_cmd_outs	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_cmd_outs;$/;"	n	module:dma_axi64_core0_ch
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch0_cmd_outs_reg
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch1_cmd_outs_reg
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch2_cmd_outs_reg
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch3_cmd_outs_reg
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch4_cmd_outs_reg
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch5_cmd_outs_reg
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch6_cmd_outs_reg
wr_cmd_outs	verif/REG/dma_ctrl_reg_block.sv	/^	bit [13:8] wr_cmd_outs;$/;"	r	class:ch7_cmd_outs_reg
wr_cmd_pending	dma_axi64/dma_axi64_core0.v	/^   wire              wr_cmd_pending;$/;"	n	module:dma_axi64_core0
wr_cmd_pending	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_cmd_pending;$/;"	p	module:dma_axi64_core0_axim_wr
wr_cmd_pending	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_cmd_pending;$/;"	p	module:dma_axi64_core0_ch
wr_cmd_pending	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input             wr_cmd_pending;$/;"	p	module:dma_axi64_core0_ch_calc
wr_cmd_pending	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input            wr_cmd_pending;$/;"	p	module:dma_axi64_core0_ch_calc_joint
wr_cmd_pending	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input            wr_cmd_pending;$/;"	p	module:dma_axi64_core0_ch_calc_size
wr_cmd_pending	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_cmd_pending;$/;"	p	module:dma_axi64_core0_ch_empty
wr_cmd_pending	dma_axi64/dma_axi64_core0_channels.v	/^   input             wr_cmd_pending;$/;"	p	module:dma_axi64_core0_channels
wr_cmd_pending	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_cmd_pending;$/;"	p	module:dma_axi64_core0_channels_mux
wr_cmd_pending_joint	dma_axi64/dma_axi64_core0.v	/^   wire              wr_cmd_pending_joint;$/;"	n	module:dma_axi64_core0
wr_cmd_port	dma_axi64/dma_axi64_core0.v	/^   wire              wr_cmd_port;$/;"	n	module:dma_axi64_core0
wr_cmd_port	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               wr_cmd_port;$/;"	p	module:dma_axi64_core0_axim_wr
wr_cmd_port	dma_axi64/dma_axi64_core0_channels.v	/^   output              wr_cmd_port;$/;"	p	module:dma_axi64_core0_channels
wr_cmd_port	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               wr_cmd_port;    $/;"	p	module:dma_axi64_core0_channels_mux
wr_cmd_split	dma_axi64/dma_axi64_core0.v	/^   wire              wr_cmd_split;$/;"	n	module:dma_axi64_core0
wr_cmd_split	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_cmd_split;$/;"	p	module:dma_axi64_core0_axim_wr
wr_cmd_split	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_cmd_split;$/;"	p	module:dma_axi64_core0_ch
wr_cmd_split	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_cmd_split;$/;"	p	module:dma_axi64_core0_ch_empty
wr_cmd_split	dma_axi64/dma_axi64_core0_channels.v	/^   input             wr_cmd_split;$/;"	p	module:dma_axi64_core0_channels
wr_cmd_split	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_cmd_split;$/;"	p	module:dma_axi64_core0_channels_mux
wr_ctrl_busy	dma_axi64/dma_axi64_core0.v	/^   wire              wr_ctrl_busy;$/;"	n	module:dma_axi64_core0
wr_data_q	verif/AXI/axi_tx.sv	/^  rand bit [63:0] wr_data_q[$];$/;"	r	class:axi_tx
wr_decerr	dma_axi64/dma_axi64_core0.v	/^   wire              wr_decerr;$/;"	n	module:dma_axi64_core0
wr_decerr	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_decerr;$/;"	p	module:dma_axi64_core0_axim_wr
wr_decerr	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_decerr;$/;"	p	module:dma_axi64_core0_ch
wr_decerr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_decerr;$/;"	p	module:dma_axi64_core0_ch_empty
wr_decerr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              wr_decerr;$/;"	p	module:dma_axi64_core0_ch_reg
wr_decerr	dma_axi64/dma_axi64_core0_channels.v	/^   input             wr_decerr;$/;"	p	module:dma_axi64_core0_channels
wr_decerr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_decerr;$/;"	p	module:dma_axi64_core0_channels_mux
wr_empty	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_empty;$/;"	n	module:dma_axi64_core0_ch
wr_finish	dma_axi64/dma_axi64_core0.v	/^   wire              wr_finish;$/;"	n	module:dma_axi64_core0
wr_frame_width	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_frame_width;$/;"	n	module:dma_axi64_core0_ch_reg
wr_fullness	dma_axi64/dma_axi64_core0_ch.v	/^   wire [5:0]         wr_fullness; $/;"	n	module:dma_axi64_core0_ch
wr_fullness	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [5:0]          wr_fullness;$/;"	p	module:dma_axi64_core0_ch_reg
wr_fullness	dma_axi64/dma_axi64_core0_ch_remain.v	/^   output [5:0]     wr_fullness; $/;"	p	module:dma_axi64_core0_ch_remain
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch0_fifo_fullness_reg
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch1_fifo_fullness_reg
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch2_fifo_fullness_reg
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch3_fifo_fullness_reg
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch4_fifo_fullness_reg
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch5_fifo_fullness_reg
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch6_fifo_fullness_reg
wr_fullness	verif/REG/dma_ctrl_reg_block.sv	/^	bit [25:16] wr_fullness;$/;"	r	class:ch7_fifo_fullness_reg
wr_fullness_reg	dma_axi64/dma_axi64_core0_ch_remain.v	/^   reg [5+1:0]         wr_fullness_reg; \/\/signed$/;"	r	module:dma_axi64_core0_ch_remain
wr_go_next_line	dma_axi64/dma_axi64_core0.v	/^   wire              wr_go_next_line;$/;"	n	module:dma_axi64_core0
wr_go_next_line	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_go_next_line;$/;"	p	module:dma_axi64_core0_ch
wr_go_next_line	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_go_next_line;$/;"	n	module:dma_axi64_core0_ch
wr_go_next_line	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_go_next_line;$/;"	p	module:dma_axi64_core0_ch_empty
wr_go_next_line	dma_axi64/dma_axi64_core0_channels.v	/^   output              wr_go_next_line;$/;"	p	module:dma_axi64_core0_channels
wr_go_next_line	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               wr_go_next_line;$/;"	p	module:dma_axi64_core0_channels_mux
wr_hold	dma_axi64/dma_axi64_core0.v	/^   wire              wr_hold;$/;"	n	module:dma_axi64_core0
wr_hold_ctrl	dma_axi64/dma_axi64_core0.v	/^   wire              wr_hold_ctrl;$/;"	n	module:dma_axi64_core0
wr_id	verif/AXI/axi_tx.sv	/^  rand bit [3:0] wr_id;$/;"	r	class:axi_tx
wr_incr	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_incr;$/;"	p	module:dma_axi64_core0_ch
wr_incr	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_incr;$/;"	n	module:dma_axi64_core0_ch
wr_incr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_incr;$/;"	p	module:dma_axi64_core0_ch_empty
wr_incr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               wr_incr;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
wr_incr	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input               wr_incr;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
wr_incr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              wr_incr;$/;"	p	module:dma_axi64_core0_ch_reg
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch0_static_reg1
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch1_static_reg1
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch2_static_reg1
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch3_static_reg1
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch4_static_reg1
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch5_static_reg1
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch6_static_reg1
wr_incr	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_incr;$/;"	r	class:ch7_static_reg1
wr_incr_a	verif/TOP/dma_addr.h	/^  static bit        wr_incr_a                 [7:0];$/;"	v	typeref:typename:bit[]
wr_incr_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  wr_incr_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_int_clear	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_int_clear;$/;"	n	module:dma_axi64_core0_ch_reg
wr_int_enable	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_int_enable;$/;"	n	module:dma_axi64_core0_ch_reg
wr_int_rawstat	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_int_rawstat;$/;"	n	module:dma_axi64_core0_ch_reg
wr_joint	dma_axi64/dma_axi64_reg_core0.v	/^   input                              wr_joint;$/;"	p	module:dma_axi64_reg_core0
wr_joint0	dma_axi64/dma_axi64_reg.v	/^   wire                               wr_joint0;$/;"	n	module:dma_axi64_reg
wr_joint_flush	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_joint_flush;$/;"	n	module:dma_axi64_core0_ch
wr_joint_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   reg                 wr_joint_in_prog;$/;"	r	module:dma_axi64_core0_ch
wr_joint_not_in_prog	dma_axi64/dma_axi64_core0_ch.v	/^   reg                 wr_joint_not_in_prog;$/;"	r	module:dma_axi64_core0_ch
wr_joint_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_joint_ready;$/;"	n	module:dma_axi64_core0_ch
wr_last_cmd	dma_axi64/dma_axi64_core0.v	/^   wire              wr_last_cmd;$/;"	n	module:dma_axi64_core0
wr_last_cmd	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               wr_last_cmd;$/;"	p	module:dma_axi64_core0_axim_wr
wr_last_cmd	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_last_cmd;$/;"	p	module:dma_axi64_core0_ch
wr_last_cmd	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_last_cmd;$/;"	p	module:dma_axi64_core0_ch_empty
wr_last_cmd	dma_axi64/dma_axi64_core0_channels.v	/^   output             wr_last_cmd;$/;"	p	module:dma_axi64_core0_channels
wr_last_cmd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               wr_last_cmd;$/;"	p	module:dma_axi64_core0_channels_mux
wr_len	verif/AXI/axi_tx.sv	/^  rand bit [3:0] wr_len;$/;"	r	class:axi_tx
wr_line_cmd	dma_axi64/dma_axi64_core0.v	/^   wire              wr_line_cmd;$/;"	n	module:dma_axi64_core0
wr_line_cmd	dma_axi64/dma_axi64_core0_axim_wr.v	/^   input               wr_line_cmd;$/;"	p	module:dma_axi64_core0_axim_wr
wr_line_cmd	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_line_cmd;$/;"	p	module:dma_axi64_core0_ch
wr_line_cmd	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_line_cmd;$/;"	p	module:dma_axi64_core0_ch_empty
wr_line_cmd	dma_axi64/dma_axi64_core0_channels.v	/^   output              wr_line_cmd;$/;"	p	module:dma_axi64_core0_channels
wr_line_cmd	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output               wr_line_cmd;$/;"	p	module:dma_axi64_core0_channels_mux
wr_line_empty	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_line_empty;$/;"	n	module:dma_axi64_core0_ch
wr_next_size	dma_axi64/dma_axi64_core0.v	/^   wire [4-1:0]      wr_next_size;$/;"	n	module:dma_axi64_core0
wr_next_size	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [4-1:0]     wr_next_size;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_next_size	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [4-1:0]           wr_next_size;$/;"	r	module:dma_axi64_core0_axim_wdata
wr_next_size	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [4-1:0]     wr_next_size;$/;"	p	module:dma_axi64_core0_axim_wr
wr_next_size	dma_axi64/dma_axi64_core0_ch.v	/^   input [4-1:0]    wr_next_size;$/;"	p	module:dma_axi64_core0_ch
wr_next_size	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [4-1:0]    wr_next_size;$/;"	p	module:dma_axi64_core0_ch_empty
wr_next_size	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input [4-1:0]      wr_next_size;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
wr_next_size	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input [4-1:0]      wr_next_size;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
wr_next_size	dma_axi64/dma_axi64_core0_channels.v	/^   input [4-1:0]     wr_next_size;$/;"	p	module:dma_axi64_core0_channels
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch0_write_offset_reg
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch1_write_offset_reg
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch2_write_offset_reg
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch3_write_offset_reg
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch4_write_offset_reg
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch5_write_offset_reg
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch6_write_offset_reg
wr_offset	verif/REG/dma_ctrl_reg_block.sv	/^	bit [15:0] wr_offset;$/;"	r	class:ch7_write_offset_reg
wr_outs	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`OUT_BITS-1:0]     wr_outs;$/;"	n	module:dma_axi64_core0_ch
wr_outs	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [`OUT_BITS-1:0]      wr_outs;$/;"	p	module:dma_axi64_core0_ch_reg
wr_outs_empty	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_outs_empty;$/;"	n	module:dma_axi64_core0_ch
wr_outs_max	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`OUT_BITS-1:0]     wr_outs_max;    $/;"	n	module:dma_axi64_core0_ch
wr_outs_max	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`OUT_BITS-1:0]      wr_outs_max;$/;"	p	module:dma_axi64_core0_ch_reg
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch0_static_reg1
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch1_static_reg1
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch2_static_reg1
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch3_static_reg1
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch4_static_reg1
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch5_static_reg1
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch6_static_reg1
wr_outs_max	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:24] wr_outs_max;$/;"	r	class:ch7_static_reg1
wr_outs_max_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`OUT_BITS-1:0]          wr_outs_max_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_outstanding	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_outstanding;$/;"	n	module:dma_axi64_core0_ch
wr_outstanding	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               wr_outstanding;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
wr_outstanding	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   input               wr_outstanding;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
wr_outstanding	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              wr_outstanding;$/;"	p	module:dma_axi64_core0_ch_reg
wr_outstanding	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             wr_outstanding;$/;"	p	module:dma_axi64_core0_ch_remain
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch0_static_reg1
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch1_static_reg1
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch2_static_reg1
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch3_static_reg1
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch4_static_reg1
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch5_static_reg1
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch6_static_reg1
wr_outstanding	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding;$/;"	r	class:ch7_static_reg1
wr_outstanding_a	verif/TOP/dma_addr.h	/^  static bit        wr_outstanding_a          [7:0];$/;"	v	typeref:typename:bit[]
wr_outstanding_cfg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_outstanding_cfg;$/;"	n	module:dma_axi64_core0_ch_reg
wr_outstanding_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  wr_outstanding_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch0_restrict_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch1_restrict_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch2_restrict_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch3_restrict_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch4_restrict_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch5_restrict_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch6_restrict_reg
wr_outstanding_stat	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_outstanding_stat;$/;"	r	class:ch7_restrict_reg
wr_page_cross	dma_axi64/dma_axi64_core0.v	/^   wire              wr_page_cross;$/;"	n	module:dma_axi64_core0
wr_page_cross	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_page_cross;$/;"	p	module:dma_axi64_core0_ch
wr_page_cross	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_page_cross;$/;"	p	module:dma_axi64_core0_ch_empty
wr_page_cross	dma_axi64/dma_axi64_core0_channels.v	/^   input              wr_page_cross;$/;"	p	module:dma_axi64_core0_channels
wr_page_cross	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_page_cross;$/;"	p	module:dma_axi64_core0_channels_mux
wr_periph_block	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_periph_block;$/;"	n	module:dma_axi64_core0_ch
wr_periph_block	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              wr_periph_block;$/;"	p	module:dma_axi64_core0_ch_reg
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch0_static_reg4
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch1_static_reg4
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch2_static_reg4
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch3_static_reg4
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch4_static_reg4
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch5_static_reg4
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch6_static_reg4
wr_periph_block	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_periph_block;$/;"	r	class:ch7_static_reg4
wr_periph_block_a	verif/TOP/dma_addr.h	/^  static bit        wr_periph_block_a         [7:0];$/;"	v	typeref:typename:bit[]
wr_periph_block_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  wr_periph_block_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_periph_delay	dma_axi64/dma_axi64_core0.v	/^   wire [`DELAY_BITS-1:0]    wr_periph_delay;$/;"	n	module:dma_axi64_core0
wr_periph_delay	dma_axi64/dma_axi64_core0_ch.v	/^   output [`DELAY_BITS-1:0] wr_periph_delay; $/;"	p	module:dma_axi64_core0_ch
wr_periph_delay	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`DELAY_BITS-1:0]   wr_periph_delay;$/;"	n	module:dma_axi64_core0_ch
wr_periph_delay	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [`DELAY_BITS-1:0] wr_periph_delay; $/;"	p	module:dma_axi64_core0_ch_empty
wr_periph_delay	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`DELAY_BITS-1:0]      wr_periph_delay;$/;"	p	module:dma_axi64_core0_ch_reg
wr_periph_delay	dma_axi64/dma_axi64_core0_channels.v	/^   output [`DELAY_BITS-1:0]  wr_periph_delay;$/;"	p	module:dma_axi64_core0_channels
wr_periph_delay	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [`DELAY_BITS-1:0]   wr_periph_delay;    $/;"	p	module:dma_axi64_core0_channels_mux
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch0_static_reg4
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch1_static_reg4
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch2_static_reg4
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch3_static_reg4
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch4_static_reg4
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch5_static_reg4
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch6_static_reg4
wr_periph_delay	verif/REG/dma_ctrl_reg_block.sv	/^	bit [26:24] wr_periph_delay;$/;"	r	class:ch7_static_reg4
wr_periph_delay_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`DELAY_BITS-1:0]      wr_periph_delay_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_periph_num	dma_axi64/dma_axi64_core0_ch.v	/^   wire [4:0]             wr_periph_num;$/;"	n	module:dma_axi64_core0_ch
wr_periph_num	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [4:0]          wr_periph_num;$/;"	p	module:dma_axi64_core0_ch_reg
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch0_static_reg4
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch1_static_reg4
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch2_static_reg4
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch3_static_reg4
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch4_static_reg4
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch5_static_reg4
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch6_static_reg4
wr_periph_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit [20:16] wr_periph_num;$/;"	r	class:ch7_static_reg4
wr_periph_num_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [4:0]              wr_periph_num_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_periph_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_periph_ready;$/;"	n	module:dma_axi64_core0_ch
wr_periph_rx	dma_axi64/dma_axi64_reg.v	/^   wire                   wr_periph_rx;$/;"	n	module:dma_axi64_reg
wr_periph_tx	dma_axi64/dma_axi64_reg.v	/^   wire                   wr_periph_tx;$/;"	n	module:dma_axi64_reg
wr_port_num	dma_axi64/dma_axi64_core0.v	/^   output              wr_port_num;$/;"	p	module:dma_axi64_core0
wr_port_num	dma_axi64/dma_axi64_core0.v	/^   wire              wr_port_num;$/;"	n	module:dma_axi64_core0
wr_port_num	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_port_num;$/;"	p	module:dma_axi64_core0_ch
wr_port_num	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_port_num;$/;"	n	module:dma_axi64_core0_ch
wr_port_num	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_port_num;$/;"	p	module:dma_axi64_core0_ch_empty
wr_port_num	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output              wr_port_num;$/;"	p	module:dma_axi64_core0_ch_reg
wr_port_num	dma_axi64/dma_axi64_core0_top.v	/^   output             wr_port_num;$/;"	p	module:dma_axi64_core0_top
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch0_static_reg2
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch1_static_reg2
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch2_static_reg2
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch3_static_reg2
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch4_static_reg2
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch5_static_reg2
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch6_static_reg2
wr_port_num	verif/REG/dma_ctrl_reg_block.sv	/^	bit wr_port_num;$/;"	r	class:ch7_static_reg2
wr_port_num0	dma_axi64/dma_axi64.v	/^  wire                 wr_port_num0;$/;"	n	module:dma_axi64
wr_port_num0	dma_axi64/dma_axi64_dual_core.v	/^   output                   wr_port_num0;$/;"	p	module:dma_axi64_dual_core
wr_port_num1	dma_axi64/dma_axi64.v	/^  wire                 wr_port_num1;$/;"	n	module:dma_axi64
wr_port_num1	dma_axi64/dma_axi64_dual_core.v	/^   output                   wr_port_num1;$/;"	p	module:dma_axi64_dual_core
wr_port_num_a	verif/TOP/dma_addr.h	/^  static bit        wr_port_num_a             [7:0];$/;"	v	typeref:typename:bit[]
wr_port_num_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg                  wr_port_num_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_prio	dma_axi64/dma_axi64_reg_core0.v	/^   input                              wr_prio;$/;"	p	module:dma_axi64_reg_core0
wr_prio0	dma_axi64/dma_axi64_reg.v	/^   wire                               wr_prio0;$/;"	n	module:dma_axi64_reg
wr_prio_high	dma_axi64/dma_axi64_core0.v	/^   input               wr_prio_high;$/;"	p	module:dma_axi64_core0
wr_prio_high	dma_axi64/dma_axi64_core0_top.v	/^   input              wr_prio_high;$/;"	p	module:dma_axi64_core0_top
wr_prio_high	dma_axi64/dma_axi64_reg_core0.v	/^   output                   wr_prio_high;$/;"	p	module:dma_axi64_reg_core0
wr_prio_high0	dma_axi64/dma_axi64_dual_core.v	/^   wire                    wr_prio_high0;$/;"	n	module:dma_axi64_dual_core
wr_prio_high0	dma_axi64/dma_axi64_reg.v	/^   output                   wr_prio_high0;$/;"	p	module:dma_axi64_reg
wr_prio_high_num	dma_axi64/dma_axi64_core0.v	/^   input [2:0]              wr_prio_high_num;$/;"	p	module:dma_axi64_core0
wr_prio_high_num	dma_axi64/dma_axi64_core0_top.v	/^   input [2:0]             wr_prio_high_num;$/;"	p	module:dma_axi64_core0_top
wr_prio_high_num	dma_axi64/dma_axi64_reg_core0.v	/^   output [2:0]               wr_prio_high_num;$/;"	p	module:dma_axi64_reg_core0
wr_prio_high_num0	dma_axi64/dma_axi64_dual_core.v	/^   wire [2:0]                   wr_prio_high_num0;$/;"	n	module:dma_axi64_dual_core
wr_prio_high_num0	dma_axi64/dma_axi64_reg.v	/^   output [2:0]               wr_prio_high_num0;$/;"	p	module:dma_axi64_reg
wr_prio_top	dma_axi64/dma_axi64_core0.v	/^   input               wr_prio_top;$/;"	p	module:dma_axi64_core0
wr_prio_top	dma_axi64/dma_axi64_core0_top.v	/^   input              wr_prio_top;$/;"	p	module:dma_axi64_core0_top
wr_prio_top	dma_axi64/dma_axi64_reg_core0.v	/^   output                   wr_prio_top;$/;"	p	module:dma_axi64_reg_core0
wr_prio_top0	dma_axi64/dma_axi64_dual_core.v	/^   wire                    wr_prio_top0;$/;"	n	module:dma_axi64_dual_core
wr_prio_top0	dma_axi64/dma_axi64_reg.v	/^   output                   wr_prio_top0;$/;"	p	module:dma_axi64_reg
wr_prio_top_num	dma_axi64/dma_axi64_core0.v	/^   input [2:0]              wr_prio_top_num;$/;"	p	module:dma_axi64_core0
wr_prio_top_num	dma_axi64/dma_axi64_core0_top.v	/^   input [2:0]             wr_prio_top_num;$/;"	p	module:dma_axi64_core0_top
wr_prio_top_num	dma_axi64/dma_axi64_reg_core0.v	/^   output [2:0]               wr_prio_top_num;$/;"	p	module:dma_axi64_reg_core0
wr_prio_top_num0	dma_axi64/dma_axi64_dual_core.v	/^   wire [2:0]                   wr_prio_top_num0;$/;"	n	module:dma_axi64_dual_core
wr_prio_top_num0	dma_axi64/dma_axi64_reg.v	/^   output [2:0]               wr_prio_top_num0;$/;"	p	module:dma_axi64_reg
wr_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   wire [5-1:0]       wr_ptr;$/;"	n	module:dma_axi64_core0_ch_fifo_ctrl
wr_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   output [5-1:0]     wr_ptr;$/;"	p	module:dma_axi64_core0_ch_fifo_ptr
wr_ptr	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   reg [5-1:0]           wr_ptr;$/;"	r	module:dma_axi64_core0_ch_fifo_ptr
wr_ptr	dma_axi64/dma_axi64_core0_ch_wr_slicer.v	/^   input [5-1:0]      wr_ptr;$/;"	p	module:dma_axi64_core0_ch_wr_slicer
wr_ptr_pre	dma_axi64/dma_axi64_core0_ch_fifo_ptr.v	/^   wire [5-1:0]       wr_ptr_pre;$/;"	n	module:dma_axi64_core0_ch_fifo_ptr
wr_rd	verif/APB/apb_tx.sv	/^  rand bit wr_rd;$/;"	r	class:apb_tx
wr_rd	verif/AXI/axi_tx.sv	/^  rand wr_rd_t wr_rd;$/;"	r	class:axi_tx
wr_rd_c	verif/AXI/axi_tx.sv	/^  constraint wr_rd_c{$/;"	O	class:axi_tx
wr_rd_t	verif/AXI/axi_tx.sv	/^} wr_rd_t;$/;"	T
wr_ready	dma_axi64/dma_axi64_core0.v	/^   wire              wr_ready;$/;"	n	module:dma_axi64_core0
wr_ready	dma_axi64/dma_axi64_core0_ch.v	/^   output             wr_ready;$/;"	p	module:dma_axi64_core0_ch
wr_ready	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output             wr_ready;$/;"	p	module:dma_axi64_core0_ch_empty
wr_ready_joint	dma_axi64/dma_axi64_core0.v	/^   wire              wr_ready_joint;$/;"	n	module:dma_axi64_core0
wr_resp	verif/AXI/axi_tx.sv	/^  rand bit [1:0] wr_resp;$/;"	r	class:axi_tx
wr_resp_full	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   input               wr_resp_full;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_resp_full	dma_axi64/dma_axi64_core0_axim_wr.v	/^   wire               wr_resp_full;$/;"	n	module:dma_axi64_core0_axim_wr
wr_single	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_single; $/;"	n	module:dma_axi64_core0_ch
wr_single	dma_axi64/dma_axi64_core0_ch_fifo_ctrl.v	/^   input               wr_single;$/;"	p	module:dma_axi64_core0_ch_fifo_ctrl
wr_single	dma_axi64/dma_axi64_core0_ch_rd_slicer.v	/^   input               wr_single;$/;"	p	module:dma_axi64_core0_ch_rd_slicer
wr_size	verif/AXI/axi_tx.sv	/^  rand bit [2:0] wr_size;$/;"	r	class:axi_tx
wr_slverr	dma_axi64/dma_axi64_core0.v	/^   wire              wr_slverr;$/;"	n	module:dma_axi64_core0
wr_slverr	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_slverr;$/;"	p	module:dma_axi64_core0_axim_wr
wr_slverr	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_slverr;$/;"	p	module:dma_axi64_core0_ch
wr_slverr	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_slverr;$/;"	p	module:dma_axi64_core0_ch_empty
wr_slverr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input              wr_slverr;$/;"	p	module:dma_axi64_core0_ch_reg
wr_slverr	dma_axi64/dma_axi64_core0_channels.v	/^   input             wr_slverr;$/;"	p	module:dma_axi64_core0_channels
wr_slverr	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_slverr;$/;"	p	module:dma_axi64_core0_channels_mux
wr_stall	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_stall;$/;"	n	module:dma_axi64_core0_ch
wr_stall_pre	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_stall_pre;$/;"	n	module:dma_axi64_core0_ch
wr_start	dma_axi64/dma_axi64_reg_core0.v	/^   input                              wr_start;$/;"	p	module:dma_axi64_reg_core0
wr_start0	dma_axi64/dma_axi64_reg.v	/^   wire                               wr_start0;$/;"	n	module:dma_axi64_reg
wr_start_addr	dma_axi64/dma_axi64_core0_ch.v	/^   wire [32-1:0]     wr_start_addr;$/;"	n	module:dma_axi64_core0_ch
wr_start_addr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [32-1:0]      wr_start_addr;$/;"	p	module:dma_axi64_core0_ch_reg
wr_start_addr	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [32-1:0]          wr_start_addr;$/;"	r	module:dma_axi64_core0_ch_reg
wr_start_addr	verif/REG/dma_ctrl_reg_block.sv	/^	bit [31:0] wr_start_addr;$/;"	r	class:ch0_cmd_reg1
wr_static_line0	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_static_line0;$/;"	n	module:dma_axi64_core0_ch_reg
wr_static_line1	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_static_line1;$/;"	n	module:dma_axi64_core0_ch_reg
wr_static_line2	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_static_line2;$/;"	n	module:dma_axi64_core0_ch_reg
wr_static_line3	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_static_line3;$/;"	n	module:dma_axi64_core0_ch_reg
wr_static_line4	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire              wr_static_line4;$/;"	n	module:dma_axi64_core0_ch_reg
wr_tokens	dma_axi64/dma_axi64_core0.v	/^   wire [`TOKEN_BITS-1:0]    wr_tokens;$/;"	n	module:dma_axi64_core0
wr_tokens	dma_axi64/dma_axi64_core0_ch.v	/^   output [`TOKEN_BITS-1:0] wr_tokens;$/;"	p	module:dma_axi64_core0_ch
wr_tokens	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`TOKEN_BITS-1:0]   wr_tokens;$/;"	n	module:dma_axi64_core0_ch
wr_tokens	dma_axi64/dma_axi64_core0_ch_empty.v	/^   output [`TOKEN_BITS-1:0] wr_tokens;$/;"	p	module:dma_axi64_core0_ch_empty
wr_tokens	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`TOKEN_BITS-1:0]      wr_tokens;$/;"	p	module:dma_axi64_core0_ch_reg
wr_tokens	dma_axi64/dma_axi64_core0_channels.v	/^   output [`TOKEN_BITS-1:0]  wr_tokens;$/;"	p	module:dma_axi64_core0_channels
wr_tokens	dma_axi64/dma_axi64_core0_channels_mux.v	/^   output [`TOKEN_BITS-1:0]   wr_tokens;$/;"	p	module:dma_axi64_core0_channels_mux
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch0_static_reg1
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch1_static_reg1
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch2_static_reg1
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch3_static_reg1
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch4_static_reg1
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch5_static_reg1
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch6_static_reg1
wr_tokens	verif/REG/dma_ctrl_reg_block.sv	/^	bit [21:16] wr_tokens;$/;"	r	class:ch7_static_reg1
wr_tokens_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`TOKEN_BITS-1:0]      wr_tokens_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_transfer	dma_axi64/dma_axi64_core0.v	/^   wire              wr_transfer; $/;"	n	module:dma_axi64_core0
wr_transfer	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output               wr_transfer;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_transfer	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               wr_transfer;$/;"	n	module:dma_axi64_core0_axim_wdata
wr_transfer	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output               wr_transfer;$/;"	p	module:dma_axi64_core0_axim_wr
wr_transfer	dma_axi64/dma_axi64_core0_ch.v	/^   input             wr_transfer;$/;"	p	module:dma_axi64_core0_ch
wr_transfer	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input             wr_transfer;$/;"	p	module:dma_axi64_core0_ch_empty
wr_transfer	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input             wr_transfer;$/;"	p	module:dma_axi64_core0_ch_remain
wr_transfer	dma_axi64/dma_axi64_core0_channels.v	/^   input              wr_transfer;$/;"	p	module:dma_axi64_core0_channels
wr_transfer	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input               wr_transfer;$/;"	p	module:dma_axi64_core0_channels_mux
wr_transfer_num	dma_axi64/dma_axi64_core0.v	/^   wire [2:0]              wr_transfer_num;$/;"	n	module:dma_axi64_core0
wr_transfer_num	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [2:0]           wr_transfer_num;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_transfer_num	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [2:0]               wr_transfer_num;$/;"	r	module:dma_axi64_core0_axim_wdata
wr_transfer_num	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [2:0]           wr_transfer_num;$/;"	p	module:dma_axi64_core0_axim_wr
wr_transfer_num	dma_axi64/dma_axi64_core0_channels.v	/^   input [2:0]              wr_transfer_num;$/;"	p	module:dma_axi64_core0_channels
wr_transfer_num	dma_axi64/dma_axi64_core0_channels_mux.v	/^   input [2:0]               wr_transfer_num;$/;"	p	module:dma_axi64_core0_channels_mux
wr_transfer_num_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [2:0]               wr_transfer_num_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
wr_transfer_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire               wr_transfer_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
wr_transfer_size	dma_axi64/dma_axi64_core0.v	/^   wire [4-1:0]      wr_transfer_size;$/;"	n	module:dma_axi64_core0
wr_transfer_size	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   output [4-1:0]     wr_transfer_size;$/;"	p	module:dma_axi64_core0_axim_wdata
wr_transfer_size	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   reg [4-1:0]           wr_transfer_size;$/;"	r	module:dma_axi64_core0_axim_wdata
wr_transfer_size	dma_axi64/dma_axi64_core0_axim_wr.v	/^   output [4-1:0]     wr_transfer_size;$/;"	p	module:dma_axi64_core0_axim_wr
wr_transfer_size	dma_axi64/dma_axi64_core0_ch.v	/^   input [4-1:0]    wr_transfer_size;$/;"	p	module:dma_axi64_core0_ch
wr_transfer_size	dma_axi64/dma_axi64_core0_ch_empty.v	/^   input [4-1:0]    wr_transfer_size;$/;"	p	module:dma_axi64_core0_ch_empty
wr_transfer_size	dma_axi64/dma_axi64_core0_ch_remain.v	/^   input [4-1:0]    wr_transfer_size;$/;"	p	module:dma_axi64_core0_ch_remain
wr_transfer_size	dma_axi64/dma_axi64_core0_channels.v	/^   input [4-1:0]     wr_transfer_size;$/;"	p	module:dma_axi64_core0_channels
wr_transfer_size_pre	dma_axi64/dma_axi64_core0_axim_wdata.v	/^   wire [4-1:0]       wr_transfer_size_pre;$/;"	n	module:dma_axi64_core0_axim_wdata
wr_transfer_size_valid	dma_axi64/dma_axi64_core0_ch_remain.v	/^   wire [4-1:0]     wr_transfer_size_valid;$/;"	n	module:dma_axi64_core0_ch_remain
wr_wait_limit	dma_axi64/dma_axi64_core0_ch.v	/^   wire [`WAIT_BITS-1:0]    wr_wait_limit;$/;"	n	module:dma_axi64_core0_ch
wr_wait_limit	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [`WAIT_BITS-1:0]      wr_wait_limit;$/;"	p	module:dma_axi64_core0_ch_reg
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch0_static_reg3
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch1_static_reg3
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch2_static_reg3
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch3_static_reg3
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch4_static_reg3
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch5_static_reg3
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch6_static_reg3
wr_wait_limit	verif/REG/dma_ctrl_reg_block.sv	/^	bit [27:16] wr_wait_limit;$/;"	r	class:ch7_static_reg3
wr_wait_limit_reg	dma_axi64/dma_axi64_core0_ch_reg.v	/^   reg [`WAIT_BITS-1:4]      wr_wait_limit_reg;$/;"	r	module:dma_axi64_core0_ch_reg
wr_wait_ready	dma_axi64/dma_axi64_core0_ch.v	/^   wire             wr_wait_ready;$/;"	n	module:dma_axi64_core0_ch
wr_x_offset	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-1:0]     wr_x_offset;$/;"	n	module:dma_axi64_core0_ch
wr_x_offset	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [10-1:0]      wr_x_offset;$/;"	p	module:dma_axi64_core0_ch_reg
wr_x_remain	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-1:0]     wr_x_remain;$/;"	n	module:dma_axi64_core0_ch
wr_y_offset	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-`X_BITS-1:0]    wr_y_offset;        $/;"	n	module:dma_axi64_core0_ch
wr_y_offset	dma_axi64/dma_axi64_core0_ch_reg.v	/^   input [10-`X_BITS-1:0]          wr_y_offset;    $/;"	p	module:dma_axi64_core0_ch_reg
wready	verif/AXI/axi_inf.sv	/^  bit                              wready;$/;"	r	interface:axi_inf
write	dma_axi64/prgen_rawstat.v	/^   input            write;$/;"	p	module:prgen_rawstat
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch0_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch1_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch2_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch3_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch4_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch5_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch6_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_ch_active_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_ch_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_ch_start_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_cmd_outs_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_cmd_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_cmd_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_cmd_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_cmd_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_count_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_fifo_fullness_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_int_clear_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_int_enable_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_int_rawstat_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_int_status_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_read_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_restrict_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_static_reg0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_static_reg1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_static_reg2
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_static_reg3
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_static_reg4
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:ch7_write_offset_reg
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:core0_ch_start
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:core0_joint_mode
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:core0_priority
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:idle
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:int0_status
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:periph_rx_ctrl
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:periph_tx_ctrl
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:user_core0_def_status0
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:user_core0_def_status1
write	verif/REG/dma_ctrl_reg_block.sv	/^	function void write(reg [31:0] data);$/;"	f	class:user_def_status
write_bus	dma_axi64/prgen_rawstat.v	/^   wire [SIZE-1:0]     write_bus;$/;"	n	module:prgen_rawstat
write_reg	verif/REG/dma_ctrl_reg_block.sv	/^	function void write_reg(reg [31:0] addr, reg[31:0] data);$/;"	f	class:dma_ctrl_reg_block
write_response_phase	verif/AXI/axi_responder.sv	/^  task write_response_phase();$/;"	t	class:axi_responder
wstrb	verif/AXI/axi_inf.sv	/^  bit [64\/8-1:0]                   wstrb;$/;"	r	interface:axi_inf
wvalid	verif/AXI/axi_inf.sv	/^  bit                              wvalid;$/;"	r	interface:axi_inf
x	dma_axi64/prgen_demux8.v	/^   input [WIDTH-1:0]           x;$/;"	p	module:prgen_demux8
x	dma_axi64/prgen_mux8.v	/^   output [WIDTH-1:0]           x;$/;"	p	module:prgen_mux8
x	dma_axi64/prgen_mux8.v	/^   reg [WIDTH-1:0]              x;$/;"	r	module:prgen_mux8
x	dma_axi64/prgen_or8.v	/^   output [WIDTH-1:0]           x;$/;"	p	module:prgen_or8
x	dma_axi64/prgen_scatter8_1.v	/^   output [8-1:0]         x;$/;"	p	module:prgen_scatter8_1
x_offset	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output [10-1:0]   x_offset;$/;"	p	module:dma_axi64_core0_ch_offsets
x_remain	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input [10-1:0]    x_remain;$/;"	p	module:dma_axi64_core0_ch_calc
x_remain	dma_axi64/dma_axi64_core0_ch_calc_joint.v	/^   input [10-1:0]   x_remain;$/;"	p	module:dma_axi64_core0_ch_calc_joint
x_remain	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   input [10-1:0]   x_remain;$/;"	p	module:dma_axi64_core0_ch_calc_size
x_remain	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output [10-1:0]   x_remain;$/;"	p	module:dma_axi64_core0_ch_offsets
x_remain	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   reg [10-1:0]         x_remain;$/;"	r	module:dma_axi64_core0_ch_offsets
x_remain_fifo	dma_axi64/dma_axi64_core0_ch_calc_size.v	/^   wire [8-1:0]   x_remain_fifo;    $/;"	n	module:dma_axi64_core0_ch_calc_size
x_size	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-1:0]     x_size;$/;"	n	module:dma_axi64_core0_ch
x_size	dma_axi64/dma_axi64_core0_ch_calc.v	/^   input [`X_BITS-1:0]         x_size;$/;"	p	module:dma_axi64_core0_ch_calc
x_size	dma_axi64/dma_axi64_core0_ch_calc_addr.v	/^   input [`X_BITS-1:0]         x_size;$/;"	p	module:dma_axi64_core0_ch_calc_addr
x_size	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input [10-1:0]    x_size;$/;"	p	module:dma_axi64_core0_ch_offsets
x_size	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [10-1:0]      x_size;$/;"	p	module:dma_axi64_core0_ch_reg
x_size	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [10-1:0]      x_size;$/;"	n	module:dma_axi64_core0_ch_reg
y_offset	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   output [10-`X_BITS-1:0]         y_offset;        $/;"	p	module:dma_axi64_core0_ch_offsets
y_size	dma_axi64/dma_axi64_core0_ch.v	/^   wire [10-`X_BITS-1:0]         y_size;$/;"	n	module:dma_axi64_core0_ch
y_size	dma_axi64/dma_axi64_core0_ch_offsets.v	/^   input [10-`X_BITS-1:0]         y_size;$/;"	p	module:dma_axi64_core0_ch_offsets
y_size	dma_axi64/dma_axi64_core0_ch_reg.v	/^   output [10-`X_BITS-1:0]          y_size;$/;"	p	module:dma_axi64_core0_ch_reg
y_size	dma_axi64/dma_axi64_core0_ch_reg.v	/^   wire [10-`X_BITS-1:0]          y_size;$/;"	n	module:dma_axi64_core0_ch_reg
