Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  1 17:32:59 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.379        0.000                      0                  586        0.087        0.000                      0                  586        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.379        0.000                      0                  586        0.087        0.000                      0                  586        6.712        0.000                       0                   178  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.940ns  (logic 8.973ns (60.062%)  route 5.967ns (39.938%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 13.937 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[6])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[6]
                         net (fo=1, routed)           0.933    13.269    minesweeper/td/image_addr_buf0_n_99
    SLICE_X78Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.393 r  minesweeper/td/image_addr_buf0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.393    minesweeper/td/image_addr_buf0_carry_i_3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.773 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.773    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.096 r  minesweeper/td/image_addr_buf0_carry__0/O[1]
                         net (fo=1, routed)           0.000    14.096    minesweeper/td/image_addr_buf0__0[9]
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.573    13.937    minesweeper/td/clk_out1
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[9]/C
                         clock pessimism              0.560    14.497    
                         clock uncertainty           -0.130    14.366    
    SLICE_X78Y119        FDRE (Setup_fdre_C_D)        0.109    14.475    minesweeper/td/image_addr_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.932ns  (logic 8.965ns (60.041%)  route 5.967ns (39.959%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 13.937 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[6])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[6]
                         net (fo=1, routed)           0.933    13.269    minesweeper/td/image_addr_buf0_n_99
    SLICE_X78Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.393 r  minesweeper/td/image_addr_buf0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.393    minesweeper/td/image_addr_buf0_carry_i_3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.773 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.773    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.088 r  minesweeper/td/image_addr_buf0_carry__0/O[3]
                         net (fo=1, routed)           0.000    14.088    minesweeper/td/image_addr_buf0__0[11]
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.573    13.937    minesweeper/td/clk_out1
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[11]/C
                         clock pessimism              0.560    14.497    
                         clock uncertainty           -0.130    14.366    
    SLICE_X78Y119        FDRE (Setup_fdre_C_D)        0.109    14.475    minesweeper/td/image_addr_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.856ns  (logic 8.889ns (59.836%)  route 5.967ns (40.164%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 13.937 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[6])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[6]
                         net (fo=1, routed)           0.933    13.269    minesweeper/td/image_addr_buf0_n_99
    SLICE_X78Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.393 r  minesweeper/td/image_addr_buf0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.393    minesweeper/td/image_addr_buf0_carry_i_3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.773 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.773    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.012 r  minesweeper/td/image_addr_buf0_carry__0/O[2]
                         net (fo=1, routed)           0.000    14.012    minesweeper/td/image_addr_buf0__0[10]
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.573    13.937    minesweeper/td/clk_out1
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[10]/C
                         clock pessimism              0.560    14.497    
                         clock uncertainty           -0.130    14.366    
    SLICE_X78Y119        FDRE (Setup_fdre_C_D)        0.109    14.475    minesweeper/td/image_addr_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.836ns  (logic 8.869ns (59.782%)  route 5.967ns (40.218%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 13.937 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[6])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[6]
                         net (fo=1, routed)           0.933    13.269    minesweeper/td/image_addr_buf0_n_99
    SLICE_X78Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.393 r  minesweeper/td/image_addr_buf0_carry_i_3/O
                         net (fo=1, routed)           0.000    13.393    minesweeper/td/image_addr_buf0_carry_i_3_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.773 r  minesweeper/td/image_addr_buf0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.773    minesweeper/td/image_addr_buf0_carry_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.992 r  minesweeper/td/image_addr_buf0_carry__0/O[0]
                         net (fo=1, routed)           0.000    13.992    minesweeper/td/image_addr_buf0__0[8]
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.573    13.937    minesweeper/td/clk_out1
    SLICE_X78Y119        FDRE                                         r  minesweeper/td/image_addr_buf_reg[8]/C
                         clock pessimism              0.560    14.497    
                         clock uncertainty           -0.130    14.366    
    SLICE_X78Y119        FDRE (Setup_fdre_C_D)        0.109    14.475    minesweeper/td/image_addr_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.703ns  (logic 8.913ns (60.622%)  route 5.790ns (39.378%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 13.938 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.092    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.216 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.216    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.859 r  minesweeper/td/image_addr_buf0_carry/O[3]
                         net (fo=1, routed)           0.000    13.859    minesweeper/td/image_addr_buf0__0[7]
    SLICE_X78Y118        FDRE                                         r  minesweeper/td/image_addr_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.574    13.938    minesweeper/td/clk_out1
    SLICE_X78Y118        FDRE                                         r  minesweeper/td/image_addr_buf_reg[7]/C
                         clock pessimism              0.560    14.498    
                         clock uncertainty           -0.130    14.367    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109    14.476    minesweeper/td/image_addr_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.638ns  (logic 8.848ns (60.447%)  route 5.790ns (39.553%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 13.938 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[5]
                         net (fo=1, routed)           0.756    13.092    minesweeper/td/image_addr_buf0_n_100
    SLICE_X78Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.216 r  minesweeper/td/image_addr_buf0_carry_i_4/O
                         net (fo=1, routed)           0.000    13.216    minesweeper/td/image_addr_buf0_carry_i_4_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.794 r  minesweeper/td/image_addr_buf0_carry/O[2]
                         net (fo=1, routed)           0.000    13.794    minesweeper/td/image_addr_buf0__0[6]
    SLICE_X78Y118        FDRE                                         r  minesweeper/td/image_addr_buf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.574    13.938    minesweeper/td/clk_out1
    SLICE_X78Y118        FDRE                                         r  minesweeper/td/image_addr_buf_reg[6]/C
                         clock pessimism              0.560    14.498    
                         clock uncertainty           -0.130    14.367    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109    14.476    minesweeper/td/image_addr_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.485ns  (logic 8.697ns (60.041%)  route 5.788ns (39.959%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 13.938 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[4])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[4]
                         net (fo=2, routed)           0.755    13.091    minesweeper/td/image_addr_buf0_n_101
    SLICE_X78Y118        LUT2 (Prop_lut2_I1_O)        0.124    13.215 r  minesweeper/td/image_addr_buf0_carry_i_5/O
                         net (fo=1, routed)           0.000    13.215    minesweeper/td/image_addr_buf0_carry_i_5_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    13.642 r  minesweeper/td/image_addr_buf0_carry/O[1]
                         net (fo=1, routed)           0.000    13.642    minesweeper/td/image_addr_buf0__0[5]
    SLICE_X78Y118        FDRE                                         r  minesweeper/td/image_addr_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.574    13.938    minesweeper/td/clk_out1
    SLICE_X78Y118        FDRE                                         r  minesweeper/td/image_addr_buf_reg[5]/C
                         clock pessimism              0.560    14.498    
                         clock uncertainty           -0.130    14.367    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109    14.476    minesweeper/td/image_addr_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 8.146ns (58.506%)  route 5.777ns (41.494%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 13.942 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[0]
                         net (fo=1, routed)           0.744    13.080    minesweeper/td/image_addr_buf0_n_105
    SLICE_X78Y115        FDRE                                         r  minesweeper/td/image_addr_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.578    13.942    minesweeper/td/clk_out1
    SLICE_X78Y115        FDRE                                         r  minesweeper/td/image_addr_buf_reg[0]/C
                         clock pessimism              0.560    14.502    
                         clock uncertainty           -0.130    14.371    
    SLICE_X78Y115        FDRE (Setup_fdre_C_D)       -0.024    14.347    minesweeper/td/image_addr_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.901ns  (logic 8.146ns (58.601%)  route 5.755ns (41.399%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 13.943 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[2])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[2]
                         net (fo=1, routed)           0.722    13.058    minesweeper/td/image_addr_buf0_n_103
    SLICE_X78Y114        FDRE                                         r  minesweeper/td/image_addr_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.579    13.943    minesweeper/td/clk_out1
    SLICE_X78Y114        FDRE                                         r  minesweeper/td/image_addr_buf_reg[2]/C
                         clock pessimism              0.560    14.503    
                         clock uncertainty           -0.130    14.372    
    SLICE_X78Y114        FDRE (Setup_fdre_C_D)       -0.031    14.341    minesweeper/td/image_addr_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/image_addr_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 8.146ns (58.866%)  route 5.692ns (41.134%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 13.943 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.697    -0.843    xvga1/clk_out1
    SLICE_X75Y112        FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y112        FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.868     0.444    xvga1/vcount_out_reg[9]_0[0]
    SLICE_X77Y112        LUT3 (Prop_lut3_I2_O)        0.326     0.770 r  xvga1/tile_status1_carry__0_i_1/O
                         net (fo=4, routed)           0.690     1.460    xvga1/vcount_out_reg[7]_0[3]
    SLICE_X77Y112        LUT4 (Prop_lut4_I3_O)        0.327     1.787 r  xvga1/image_addr_buf4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.787    minesweeper/td/image_addr_buf4_carry__1_0[3]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.188 r  minesweeper/td/image_addr_buf4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.188    minesweeper/td/image_addr_buf4_carry__0_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.427 r  minesweeper/td/image_addr_buf4_carry__1/O[2]
                         net (fo=17, routed)          1.025     3.451    minesweeper/td/image_addr_buf4_carry__1_n_5
    SLICE_X79Y115        LUT4 (Prop_lut4_I2_O)        0.332     3.783 r  minesweeper/td/image_addr_buf4__17_carry_i_1/O
                         net (fo=2, routed)           0.690     4.473    minesweeper/td/image_addr_buf4__17_carry_i_1_n_0
    SLICE_X79Y115        LUT6 (Prop_lut6_I0_O)        0.327     4.800 r  minesweeper/td/image_addr_buf4__17_carry_i_4/O
                         net (fo=1, routed)           0.000     4.800    minesweeper/td/image_addr_buf4__17_carry_i_4_n_0
    SLICE_X79Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.201 r  minesweeper/td/image_addr_buf4__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.201    minesweeper/td/image_addr_buf4__17_carry_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.358 r  minesweeper/td/image_addr_buf4__17_carry__0/CO[1]
                         net (fo=6, routed)           0.361     5.719    minesweeper/td/image_addr_buf4__17_carry__0_n_2
    SLICE_X80Y116        LUT6 (Prop_lut6_I4_O)        0.329     6.048 r  minesweeper/td/image_addr_buf0_i_28/O
                         net (fo=2, routed)           0.830     6.879    minesweeper/td/B[2]
    SLICE_X78Y116        LUT6 (Prop_lut6_I4_O)        0.124     7.003 r  minesweeper/td/image_addr_buf0_i_20/O
                         net (fo=1, routed)           0.000     7.003    xvga1/image_addr_buf0_0[1]
    SLICE_X78Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.536 r  xvga1/image_addr_buf0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    xvga1/image_addr_buf0_i_3_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.755 r  xvga1/image_addr_buf0_i_2/O[0]
                         net (fo=1, routed)           0.569     8.324    minesweeper/td/A[11]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      4.012    12.336 r  minesweeper/td/image_addr_buf0/P[3]
                         net (fo=1, routed)           0.659    12.995    minesweeper/td/image_addr_buf0_n_102
    SLICE_X78Y114        FDRE                                         r  minesweeper/td/image_addr_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         1.579    13.943    minesweeper/td/clk_out1
    SLICE_X78Y114        FDRE                                         r  minesweeper/td/image_addr_buf_reg[3]/C
                         clock pessimism              0.560    14.503    
                         clock uncertainty           -0.130    14.372    
    SLICE_X78Y114        FDRE (Setup_fdre_C_D)       -0.045    14.327    minesweeper/td/image_addr_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.071 r  display/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    display/counter_reg[4]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.058 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.058    display/counter_reg[4]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 minesweeper/td/image_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.197%)  route 0.228ns (61.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.586    -0.578    minesweeper/td/clk_out1
    SLICE_X79Y119        FDRE                                         r  minesweeper/td/image_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  minesweeper/td/image_addr_reg[11]/Q
                         net (fo=10, routed)          0.228    -0.209    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y23         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.901    -0.772    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y23         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.497    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.314    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.212ns (41.911%)  route 0.294ns (58.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.599    -0.565    display/clk_out1
    SLICE_X2Y102         FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  display/counter_reg[15]/Q
                         net (fo=8, routed)           0.294    -0.107    display/p_0_in__0[2]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.048    -0.059 r  display/strobe_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    display/strobe_out[5]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  display/strobe_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.878    -0.795    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/strobe_out_reg[5]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.107    -0.179    display/strobe_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.035 r  display/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.035    display/counter_reg[4]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[5]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.033 r  display/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.033    display/counter_reg[4]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y100         FDRE                                         r  display/counter_reg[7]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.084    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.031 r  display/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.031    display/counter_reg[8]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.565%)  route 0.294ns (58.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.599    -0.565    display/clk_out1
    SLICE_X2Y102         FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  display/counter_reg[15]/Q
                         net (fo=8, routed)           0.294    -0.107    display/p_0_in__0[2]
    SLICE_X0Y99          LUT3 (Prop_lut3_I2_O)        0.045    -0.062 r  display/strobe_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    display/strobe_out[4]_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  display/strobe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.878    -0.795    display/clk_out1
    SLICE_X0Y99          FDRE                                         r  display/strobe_out_reg[4]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.091    -0.195    display/strobe_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.605    -0.559    display/clk_out1
    SLICE_X2Y99          FDRE                                         r  display/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  display/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.281    display/counter_reg_n_0_[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.125 r  display/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    display/counter_reg[0]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.084 r  display/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.084    display/counter_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.018 r  display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.018    display/counter_reg[8]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.872    -0.801    display/clk_out1
    SLICE_X2Y101         FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134    -0.158    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.479%)  route 0.118ns (45.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.585    -0.579    minesweeper/td/clk_out1
    SLICE_X72Y135        FDRE                                         r  minesweeper/td/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  minesweeper/td/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.118    -0.320    ms_pixel[1]
    SLICE_X74Y135        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=177, routed)         0.859    -0.814    clk_65mhz
    SLICE_X74Y135        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X74Y135        FDRE (Hold_fdre_C_D)         0.059    -0.480    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y53     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y53     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y52     minesweeper/td/six_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y52     minesweeper/td/six_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y56     minesweeper/td/two_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y56     minesweeper/td/two_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y55     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y55     minesweeper/td/four_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y55     minesweeper/td/four_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y55     minesweeper/td/four_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y113    minesweeper/vsync_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y113    minesweeper/vsync_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y126    minesweeper/blank_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y119    minesweeper/hsync_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y126    minesweeper/blank_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y119    minesweeper/hsync_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y126    b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y135    rgb_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y135    rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y134    rgb_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y113    minesweeper/vsync_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y113    minesweeper/vsync_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y126    minesweeper/blank_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X76Y126    minesweeper/blank_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y119    minesweeper/hsync_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y119    minesweeper/hsync_reg[0]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y126    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X76Y126    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y135    rgb_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y135    rgb_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



