//==============================================================================
// Copyright (c) 2010-2020 Advanced Micro Devices, Inc. All rights reserved.
/// \author AMD Developer Tools Team
/// \file
/// \brief  DX12 counter definitions for GFX9
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project

#ifndef _GPA_HW_COUNTER_DX12_GFX9_H_
#define _GPA_HW_COUNTER_DX12_GFX9_H_

// clang-format off

#include <windows.h>
#pragma warning (push)
#pragma warning (disable: 4201)
#include <AmdExtGpaInterface.h>
#pragma warning (pop)

#include <set>

struct GPA_HardwareCounterDesc;
struct GPA_CounterGroupDesc;
struct GPA_SQCounterGroupDesc;

namespace counter_dx12_gfx9
{
    extern GPA_HardwareCounterDesc*           dx12_counter_group_array_gfx9[]; ///< Array of hardware counter groups for dx12 for gfx9 family
    extern GPA_HardwareCounterDesc*           dx12_exposed_counters_group_array_gfx9[]; ///< Array of hardware exposed counter groups for dx12 for gfx9 family
    extern GPA_CounterGroupDesc               hw_dx12_groups_gfx9[]; ///< Array of counter groups for dx12 for gfx9 family
    extern GPA_CounterGroupExposedCounterDesc hw_dx12_exposed_counters_by_group_gfx9[]; ///< Array of exposed counter groups for dx12 for gfx9 family
    extern GPA_PaddedCounterDesc              dx12_padded_counter_by_group_gfx9[]; ///< Array of reserved counter for dx12 for gfx9 family
    extern GPA_SQCounterGroupDesc             hw_dx12_sq_groups_gfx9[]; ///< Array of SQ groups for dx12 for gfx9 family
    extern unsigned int                       hw_dx12_sq_isolated_groups_gfx9[]; ///< Array of counter groups isolated from SQ counter groups for dx12 for gfx9 family
    extern AmdExtGpuBlock                     hw_dx12_driver_enum_gfx9[]; ///< Array of driver enum values per group for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_gputimebottomtobottomduration_index_gfx9; ///< Index of delta between the previous command reaching bottom of pipe and the current command reaching bottom of pipe, will not include latency of first data to travel through pipeline, best for large data sets. for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_gputimebottomtobottomstart_index_gfx9; ///< Index of time of the previous command reaching bottom of pipe for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_gputimebottomtobottomend_index_gfx9; ///< Index of time of the current command reaching bottom of pipe for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_gputimetoptobottomduration_index_gfx9; ///< Index of execution duration of the current command from top of pipe to bottom of pipe, may include overhead of time in queue for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_gputimetoptobottomstart_index_gfx9; ///< Index of time that the current command reaches the top of pipe for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_gputimetoptobottomend_index_gfx9; ///< Index of time that the current command reaches the bottom of pipe for dx12 for gfx9 family
    extern const std::set<unsigned int>       hw_dx12_timestamp_block_ids_gfx9; ///< Timestamp block id's for dx12 for gfx9 family
    extern const std::set<unsigned int>       hw_dx12_time_counter_indices_gfx9; ///< Timestamp counter indices for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_group_count_gfx9; ///< Hardware Group Count for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_exposed_counters_group_count_gfx9; ///< Whitelist hardware counter Group Count for dx12 for gfx9 family
    extern const unsigned int                 dx12_padded_counter_group_count_gfx9; ///< reserved counter group count for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_sq_group_count_gfx9; ///< Hardware SQ Group Count for dx12 for gfx9 family
    extern const unsigned int                 hw_dx12_sq_isolated_group_count_gfx9; ///< Hardware Isolated Group Count for dx12 for gfx9 family

/// If the requested ASIC type is supported, then the global GPU generation block instance counters are updated.
/// \param asic_type The ASIC type that is currently in use.
/// \return True if the ASIC is matched by this file and block instances are updated, otherwise false.
inline bool OverrideMaxBlockEvents(GDT_HW_ASIC_TYPE asic_type)
{
    UNREFERENCED_PARAMETER(asic_type);

    // dx12 specific max event overrides
    auto block_map = BuildBlockMap(hw_dx12_groups_gfx9, hw_dx12_group_count_gfx9);

    UpdateMaxSpmBlockEvents(block_map.get(), "CPF", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "IA", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "VGT", 5);
    UpdateMaxSpmBlockEvents(block_map.get(), "PA_SU", 6);
    UpdateMaxSpmBlockEvents(block_map.get(), "PA_SC", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "SPI", 16);
    UpdateMaxSpmBlockEvents(block_map.get(), "SQ", 16);
    UpdateMaxSpmBlockEvents(block_map.get(), "SX", 8);
    UpdateMaxSpmBlockEvents(block_map.get(), "TA", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "TD", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCP", 6);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCC", 8);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCA", 8);
    UpdateMaxSpmBlockEvents(block_map.get(), "DB", 6);
    UpdateMaxSpmBlockEvents(block_map.get(), "CB", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "GDS", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "SRBM", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GRBM", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GRBMSE", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "RLC", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "SDMA", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "MC", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "CPG", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "CPC", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "WD", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "TCS", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "ATC", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "ATCL2", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "MCVML2", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GCEA", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "RPB", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "RMI", 4);
    UpdateMaxSpmBlockEvents(block_map.get(), "UMC", 5);
    UpdateMaxSpmBlockEvents(block_map.get(), "GPIN", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GPUTimeStamp", 0);
    UpdateMaxSpmBlockEvents(block_map.get(), "GPUTime", 0);


    return true;
}
} //  namespace counter_dx12_gfx9

// clang-format on

#endif  // _GPA_HW_COUNTER_DX12_GFX9_H_
