
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003584                       # Number of seconds simulated
sim_ticks                                  3583773060                       # Number of ticks simulated
final_tick                               533155117314                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75245                       # Simulator instruction rate (inst/s)
host_op_rate                                    95228                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 133069                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887736                       # Number of bytes of host memory used
host_seconds                                 26931.74                       # Real time elapsed on the host
sim_insts                                  2026473286                       # Number of instructions simulated
sim_ops                                    2564642370                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       346624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       138880                       # Number of bytes read from this memory
system.physmem.bytes_read::total               496128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       146176                       # Number of bytes written to this memory
system.physmem.bytes_written::total            146176                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2708                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1085                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3876                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1142                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1142                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1571528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     96720410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1392945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38752454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138437337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1571528                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1392945                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2964473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40788297                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40788297                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40788297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1571528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     96720410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1392945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38752454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179225634                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8594181                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085420                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531910                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206752                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258663                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194029                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300144                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8856                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16799397                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085420                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494173                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596899                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038321                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        718851                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634409                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8464685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.435332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4867786     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354310      4.19%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335546      3.96%     65.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315603      3.73%     69.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259965      3.07%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189369      2.24%     74.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135756      1.60%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209931      2.48%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796419     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8464685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359013                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.954741                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476772                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       685426                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3436273                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41707                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        824504                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497381                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3873                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19968051                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10490                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        824504                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660367                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         323603                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80577                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287597                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288034                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19366690                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155463                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82135                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26858705                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90220674                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90220674                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063527                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3647                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1926                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           705672                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23879                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       421578                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18046675                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14613950                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23450                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17440322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8464685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.726461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841565                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2984028     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709602     20.20%     55.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356832     16.03%     71.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817487      9.66%     81.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834940      9.86%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379723      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244579      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67578      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69916      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8464685                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64170     58.25%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21222     19.26%     77.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24778     22.49%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12018558     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200636      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544583     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848579      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14613950                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.700447                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110170                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007539                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37826203                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23764780                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14239880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14724120                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45474                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665285                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234657                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        824504                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         236848                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13708                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18050207                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897648                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016626                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1910                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          231                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116224                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238756                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14370418                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466414                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243530                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301215                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018839                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834801                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.672110                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14250506                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14239880                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204683                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24906597                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656921                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369568                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5811795                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205951                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7640181                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.601950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.115830                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3049829     39.92%     39.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049633     26.83%     66.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850423     11.13%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430641      5.64%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449993      5.89%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226803      2.97%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155340      2.03%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89390      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338129      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7640181                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338129                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25352882                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36927018                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 129496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859418                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859418                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163578                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163578                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64957532                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19485934                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18736970                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8594181                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3182970                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2592404                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       215490                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1301429                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1242034                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          336941                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9523                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3339848                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17369536                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3182970                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1578975                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3852362                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1108234                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        472763                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1636286                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87568                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8555770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4703408     54.97%     54.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          398714      4.66%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          397487      4.65%     64.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          495561      5.79%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153115      1.79%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          194192      2.27%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163140      1.91%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          149857      1.75%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1900296     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8555770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370363                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.021081                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3502232                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       445386                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3683245                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34412                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        890488                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       539223                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          297                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20719094                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1758                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        890488                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3660241                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51379                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       210529                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3557512                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       185614                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20008325                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        115484                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28086099                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93232287                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93232287                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17448177                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10637881                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3729                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           507482                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1857129                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       960898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8776                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       345069                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18811491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15147819                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31025                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6269174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18950111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8555770                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770480                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.906953                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3030980     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1766366     20.65%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1214331     14.19%     70.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       829985      9.70%     79.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       812792      9.50%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397807      4.65%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       372659      4.36%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60121      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70729      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8555770                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96249     75.76%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15966     12.57%     88.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14835     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12663222     83.60%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       189652      1.25%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1499786      9.90%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793429      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15147819                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762567                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127050                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008387                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39009483                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25084530                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14725638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15274869                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18438                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       718200                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237870                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        890488                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          28144                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4533                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18815237                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40496                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1857129                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       960898                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1978                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130232                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252152                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14887357                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1400304                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260462                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2168307                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2125984                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            768003                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732260                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14742852                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14725638                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9563434                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26992111                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713443                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354305                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10149314                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12511131                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6304103                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217088                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7665282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632181                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3014401     39.33%     39.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2094397     27.32%     66.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       850506     11.10%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462202      6.03%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       408520      5.33%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166879      2.18%     91.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188299      2.46%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109777      1.43%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370301      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7665282                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10149314                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12511131                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861934                       # Number of memory references committed
system.switch_cpus1.commit.loads              1138918                       # Number of loads committed
system.switch_cpus1.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1815658                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11262449                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258585                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370301                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26110033                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38521819                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  38411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10149314                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12511131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10149314                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846775                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846775                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180952                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180952                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66825418                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20468778                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19127757                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3532                       # number of misc regfile writes
system.l2.replacements                           3877                       # number of replacements
system.l2.tagsinuse                       4094.070049                       # Cycle average of tags in use
system.l2.total_refs                           525504                       # Total number of references to valid blocks.
system.l2.sampled_refs                           7973                       # Sample count of references to valid blocks.
system.l2.avg_refs                          65.910448                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            26.290622                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.379608                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1200.136482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     25.765679                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    494.976768                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1554.030832                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            762.490059                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006419                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.007417                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.293002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006290                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.120844                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.379402                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186155                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999529                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7638                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2864                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10504                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2287                       # number of Writeback hits
system.l2.Writeback_hits::total                  2287                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    89                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7685                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2906                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10593                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7685                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2906                       # number of overall hits
system.l2.overall_hits::total                   10593                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2708                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1086                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3877                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2708                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1086                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3877                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2708                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1086                       # number of overall misses
system.l2.overall_misses::total                  3877                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2120448                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    132358706                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1835325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     48865552                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       185180031                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2120448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    132358706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1835325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     48865552                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        185180031                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2120448                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    132358706                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1835325                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     48865552                       # number of overall miss cycles
system.l2.overall_miss_latency::total       185180031                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14381                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2287                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2287                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                89                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3992                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14470                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3992                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14470                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.261744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.274937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.269592                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.260560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.272044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267934                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.260560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.272044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267934                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        48192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48876.922452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47059.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44995.904236                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47763.742842                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        48192                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48876.922452                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47059.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44995.904236                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47763.742842                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        48192                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48876.922452                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47059.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44995.904236                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47763.742842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1142                       # number of writebacks
system.l2.writebacks::total                      1142                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2708                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1086                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3877                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3877                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1870489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    116878608                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1613017                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     42591136                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    162953250                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1870489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    116878608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1613017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     42591136                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    162953250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1870489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    116878608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1613017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     42591136                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    162953250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.261744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274937                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.269592                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.260560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.272044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267934                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.260560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.272044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267934                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42511.113636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43160.490399                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41359.410256                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39218.357274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42030.758318                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42511.113636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43160.490399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41359.410256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39218.357274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42030.758318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42511.113636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43160.490399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41359.410256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39218.357274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42030.758318                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.443639                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643044                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709288.470990                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.943148                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.500491                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064011                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861379                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925390                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634350                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634350                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634350                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3377778                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3377778                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3377778                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3377778                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3377778                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3377778                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634409                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634409                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634409                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634409                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634409                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634409                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57250.474576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57250.474576                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57250.474576                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57250.474576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57250.474576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57250.474576                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2613683                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2613683                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2613683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2613683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2613683                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2613683                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58081.844444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58081.844444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58081.844444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58081.844444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58081.844444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58081.844444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10393                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375455                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10649                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16374.819701                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.167829                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.832171                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899093                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100907                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130700                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130700                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909192                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909192                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36663                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36663                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36816                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36816                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36816                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36816                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1174358235                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1174358235                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4235944                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4235944                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1178594179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1178594179                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1178594179                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1178594179                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946008                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946008                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946008                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946008                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031407                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031407                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018919                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018919                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018919                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018919                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32031.154979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32031.154979                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27685.908497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27685.908497                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32013.096996                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32013.096996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32013.096996                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32013.096996                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1397                       # number of writebacks
system.cpu0.dcache.writebacks::total             1397                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26317                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26317                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26423                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26423                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10346                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10393                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10393                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10393                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    204315782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    204315782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       868921                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       868921                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    205184703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    205184703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    205184703                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    205184703                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005341                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005341                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005341                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005341                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19748.287454                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19748.287454                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18487.680851                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18487.680851                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19742.586645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19742.586645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19742.586645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19742.586645                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.112949                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1007968983                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1984190.911417                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.112949                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061078                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811078                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1636235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1636235                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1636235                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1636235                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1636235                       # number of overall hits
system.cpu1.icache.overall_hits::total        1636235                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2552720                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2552720                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2552720                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2552720                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2552720                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2552720                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1636286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1636286                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1636286                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1636286                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1636286                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1636286                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50053.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50053.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50053.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50053.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50053.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50053.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2045760                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2045760                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2045760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2045760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2045760                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2045760                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        51144                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        51144                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        51144                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        51144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        51144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        51144                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3991                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148894390                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4247                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35058.721450                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.202574                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.797426                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871885                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128115                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1097776                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1097776                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719191                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719191                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1918                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1918                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1766                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1816967                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1816967                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1816967                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1816967                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7806                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7806                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          175                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7981                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7981                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7981                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7981                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    236566080                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    236566080                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6180956                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6180956                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    242747036                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    242747036                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    242747036                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    242747036                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1105582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1105582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1824948                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1824948                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1824948                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1824948                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007061                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000243                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004373                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004373                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004373                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004373                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30305.672560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30305.672560                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35319.748571                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35319.748571                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30415.616589                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30415.616589                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30415.616589                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30415.616589                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          890                       # number of writebacks
system.cpu1.dcache.writebacks::total              890                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3856                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3856                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3989                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3989                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3989                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3989                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3950                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3992                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3992                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     79149254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     79149254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1076126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1076126                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     80225380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80225380                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     80225380                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80225380                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20037.785823                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20037.785823                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25622.047619                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25622.047619                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20096.538076                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20096.538076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20096.538076                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20096.538076                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
