0.6
2017.4
Dec 15 2017
21:07:18
D:/Vivado_projects/c3_reduced_xor/c3_reduced_xor.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/Vivado_projects/c3_reduced_xor/c3_reduced_xor.srcs/sources_1/new/reduced_xor.sv,1764531426,systemVerilog,,D:/Vivado_projects/c3_reduced_xor/c3_reduced_xor.srcs/sources_1/new/testbench.sv,,reduced_xor,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/Vivado_projects/c3_reduced_xor/c3_reduced_xor.srcs/sources_1/new/testbench.sv,1764530461,systemVerilog,,,,testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
