<!DOCTYPE html>
<html lang="en">

  <head>

    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta name="description" content="">
    <meta name="author" content="">

    <title>Mayank Parasar</title>

    <!-- Bootstrap core CSS -->
    <link href="vendor/bootstrap/css/bootstrap.min.css" rel="stylesheet">

    <!-- Custom fonts for this template -->
    <link href="https://fonts.googleapis.com/css?family=Saira+Extra+Condensed:500,700" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css?family=Muli:400,400i,800,800i" rel="stylesheet">
    <link href="vendor/fontawesome-free/css/all.min.css" rel="stylesheet">

    <!-- Custom styles for this template -->
    <link href="css/resume.min.css" rel="stylesheet">

  </head>

  <body id="page-top">

    <nav class="navbar navbar-expand-lg navbar-dark bg-primary fixed-top" id="sideNav">
      <a class="navbar-brand js-scroll-trigger" href="#page-top">
        <span class="d-block d-lg-none">Mayank Parasar</span>
        <span class="d-none d-lg-block">
          <a href="img/profile1.jpg"><img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/profile1.jpg" alt=""></a>
        </span>
      </a>
      <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
        <span class="navbar-toggler-icon"></span>
      </button>
      <div class="collapse navbar-collapse" id="navbarSupportedContent">
        <ul class="navbar-nav">
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#about">About</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#education">Education</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#research">Research and Publications</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#experience">Experience</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#skills">Skills</a>
          </li>
          <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#interests">Interests</a>
          </li>
<!--           <li class="nav-item">
            <a class="nav-link js-scroll-trigger" href="#awards">Awards</a>
          </li> -->
        </ul>
      </div>
    </nav>

    <div class="container-fluid p-0">

      <section class="resume-section p-3 p-lg-5 d-flex d-column" id="about">
        <div class="my-auto">
          <h1 class="mb-0">Mayank
            <span class="text-primary">Parasar</span>
          </h1>
          <div class="subheading mb-5">3305 Klaus advanced computing building (KACB) · 266 Ferst Dr NW, Atlanta, GA 30332 · (470) 985-3155 ·
            <a href="mailto:mparasar3@gatech.edu">Mayank Parasar</a>
          </div>
          <p align="justify" class="lead mb-5"><a href="img/profile1.jpg">Mayank Parasar</a>, a 4th year PhD student in the School of Electrical and
          Computer Engineering at Georgia Tech, is the recipient of “Otto &amp; Jenny
          Krauss Fellow” award at Georgia Tech. He also holds the position of
          Student Ambassador of AMD at Georgia Tech. <br>
          He received his Master&#39;s degree from the School of Electrical and
          Computer Engineering at Georgia Tech in 2017. Prior to that he received
          B.Tech from Department of Electrical
          Engineering of Indian Institute of Technology (IIT) Kharagpur, India in 2013.
          Before joining Georgia Tech, Mayank worked at Nvidia for 2 years. <br>
          He works in the field of Computer Architecture. His research objective is to
          provide breakthrough contributions in the field of NoC (Network on
          Chip)/ICN (Interconnection Networks), memory system and system
          software/application layer co-design.
          </p>
          <div class="social-icons">
            <a href="https://www.linkedin.com/in/mayankparasar">
              <i class="fab fa-linkedin-in"></i>
            </a>
            <a href="https://www.instagram.com/mayankparasar">
              <i class="fab fa-instagram"></i>
            </a>
<!--             <a href="#">
              <i class="fab fa-twitter"></i>
            </a> -->
            <a href="https://www.facebook.com/mayankparasar">
              <i class="fab fa-facebook-f"></i>
            </a>
          </div>
        </div>
      </section>

      <hr class="m-0">

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="education">
        <div class="my-auto">
          <h2 class="mb-5">Education</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0"><a href="https://en.wikipedia.org/wiki/Georgia_Institute_of_Technology">Georgia Institute of Technology</a></h3>
              <div class="subheading mb-3">Doctorate of Philosophy (Ph.D.)</div>
              <div>Computer Engineering (College of Engineering) </div>
              <p>GPA: 4.0/4.0</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">August 2015 - Present</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0"><a href="https://en.wikipedia.org/wiki/Georgia_Institute_of_Technology">Georgia Institute of Technology</a></h3>
              <div class="subheading mb-3">Minor in Computer Science</div>
              <div>Computer Science (College of Computing)</div>
              <p>GPA: 4.0/4.0</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">August 2016 - May 2017</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0"><a href="https://en.wikipedia.org/wiki/Georgia_Institute_of_Technology">Georgia Institute of Technology</a></h3>
              <div class="subheading mb-3">Master of Science (M.S.)</div>
              <div>Computer Engineering (College of Engineering)</div>
              <p>GPA: 4.0/4.0</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">August 2015 - May 2017</span>
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row">
            <div class="resume-content mr-auto">
              <h3 class="mb-0"><a href="https://en.wikipedia.org/wiki/Indian_Institute_of_Technology_Kharagpur">Indian Institute of Technology Kharagpur (IIT Kharagpur or IIT KGP)</a></h3>
              <div class="subheading mb-3">Bachelor of Technology (B.Tech. (Hons.))</div>
              <p>CGPA: 8.41/10.0</p>
            </div>
            <div class="resume-date text-md-right">
              <span class="text-primary">August 2009 - May 2013</span>
            </div>
          </div>

        </div>
      </section>

      <hr class="m-0">

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="research">
        <div class="my-auto">
          <h2 class="mb-5">Research</h2>
          <h3>Network on Chip:</h3>
          <p align="justify">Dennard scaling has stopped and Moore's law is also on the verge of end. In such a scenario better management of on-chip resources is the key for high performant and energy efficient architecture.
          Coming up with innovative interconnection design, while keeping in mind the limitations and constraints introduced by underlying circuit-technology and software stack running on it, incites me. </p>

          <h3>Memory:</h3>
          <p align="justify">I am interested in both on-Chip and off-chip memory management. On-chip caches in particular interests me.
          With upcoming many-core architectures (Many-Core CPUs, GPUs, Neural Networks) management of on-chip memory is becoming exceedingly crucial.</p>

          <h2 class="mb-5">Publications</h2>
          <!-- Paper #5 -->
          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Guaranteeing Deadlock Freedom in Arbitrary Network Topologies using Packet Swaps</h3>
              <p align="left"><mark><u>Mayank Parasar</u></mark>,  Tushar Krishna <br>
              <a href="https://www.microarch.org/micro51/SRC/">MICRO-SRC</a>; Oct 2018 </p>
              <div class="subheading mb-3">[<a href="papers/micro_src.pdf">paper</a>] · [bibtex]</div>
              <p align="justify">Interconnection networks are the communication backbone for any computing system. It allows exchange of messages/packets among different nodes of the system, be it an on-chip or an off-chip system. Different nodes could be a CPU-core, accelerators (such as GPUs, DNN-accelerator etc) or even a computer cluster connected with other different computer clusters, depending on what granularity we define ’node’. One of the most fundamental challenges in any interconnection network is that of routing deadlocks. A deadlock is a cyclic dependence between buffers that renders forward progress impossible.<br>
              Deadlocks are necessary evil and almost every on-chip/HPC network today avoids it either via routing restrictions across physical channel (Dally’s theory) or with at least one escape virtual channel (Duato’s Theory). This makes the Channel Dependency Graph (CDG) acyclic thus making sure that a cyclic dependence between buffers is never created in the first place. However, the analysis of making CDG acyclic is tied closely to the underlying network topology, which makes it difficult to port off-the-shelve deadlock free routing algorithm to irregular topologies. Moreover, irregular topologies more likely to form dynamically during the runtime of the system even if we begin from a regular topology such as Mesh. This is due to the power gating and dynamic link failures. This can make the earlier deadlock-free routing to deadlock in the new topology which is dynamically formed. We study how often deadlock occur in a full system simulation on gem5 with garnet2.0 network model, with parsec benchmark running on latest Linux kernel.<br>
              Therefore, with cyclic-CDG it is not correct to ask, “if deadlock will occur?”, instead the right question is “when deadlock will occur?”</p>
            </div>
            <div class="resume-date text-md-right">
              <a href="img/micro_src.png"><img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/micro_src.png" alt=""></a>
            </div>
          </div>

          <!-- Paper #4 -->
          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Brownian Bubble Router: Enabling Deadlock Freedom via Guaranteed Forward Progress</h3>
              <p align="left"><mark><u>Mayank Parasar</u></mark>, Ankit Sinha, Tushar Krishna <br>
              <a href="https://www.nocs2018.conf.kth.se/">NOCS</a>; Oct 2018 </p>
              <div class="subheading mb-3">[<a href="papers/brownianbubble_nocs2018.pdf">paper</a>] · [bibtex]</div>
              <p align="justify">Deadlocks are a bane for network designers, be
              it a Network on Chip (NoC) in a multi-core or a large scale
              HPC/datacenter network. A routing deadlock occurs when there
              is a cyclic dependence between the buffers of network routers.
              Most modern systems avoid deadlocks by placing routing restrictions
              or adding extra virtual channels, in turn hurting
              performance and adding overhead respectively.<br>
              In this work, we demonstrate that instead of placing such restrictions,
              we can, in fact, design routers to themselves guarantee
              deadlock-freedom, by (i) ensuring that every router always has at
              least one bubble (i.e., free buffer slot) at any input port, and (ii)
              this bubble pro-actively moves between input ports. We call this
              a Brownian Bubble Router (BBR). A BBR guarantees forward
              progress in any network topology, without requiring any routing
              restrictions or additional virtual channels.<br>
              With our BBR design we provide 4× better throughput
              over state of art deadlock recovery schemes and 40% better
              throughput over traditional deadlock avoidance schemes in a
              8x8 Mesh at negligible area and power overheads</p>
            </div>
            <div class="resume-date text-md-right">
              <a href="img/bbr.png"><img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/bbr.png" alt=""></a>
            </div>
          </div>

          <!-- Paper #3 -->
          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">SEESAW: Using Superpages to Improve VIPT Caches</h3>
              <p align="left"><mark><u>Mayank Parasar</u></mark>, Abhishek Bhattacharjee, Tushar Krishna <br>
              <a href="http://iscaconf.org/isca2018/">ISCA</a>; Jun 2018 </p>
              <div class="subheading mb-3">[<a href="papers/seesaw_isca2018.pdf">paper</a>] · [<a href="papers/seesaw.bib">bibtex</a>]</div>
              <p align="justify">Hardware caches balance fast lookup, high hit rates, energy efficiency, and simplicity of implementation. For L1 caches however, achieving this balance is difficult because of constraints imposed by virtual memory. L1 caches are usually virtually-indexed and physically tagged (VIPT), but this means that they must be highly associative to achieve good capacity. Unfortunately, excessive associativity compromises performance by degrading access times without significantly boosting hit rates, and increases access energy.<br>
              We propose SEESAW to overcome this problem. SEESAW leverages the increasing ubiquity of superpages1 – since super- pages have more page offset bits, they can accommodate VIPT caches with more sets than what is traditionally possible with only base page sizes. SEESAW dynamically reduces the number of ways that are looked up based on the page size, improving performance and energy. SEESAW requires modest hardware and no OS or application changes.</p>
            </div>
            <div class="resume-date text-md-right">
              <a href="img/seesaw.png"><img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/seesaw.png" alt=""></a>
            </div>
          </div>

          <!-- Paper #2 -->
          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Lightweight Emulation of Virtual Channels using Swaps</h3>
              <p align="left"><mark><u>Mayank Parasar</u></mark>, Tushar Krishna <br>
              <a href="http://www.diit.unict.it/users/mpalesi/nocarc/nocarc17/">NoCArc</a>; Oct 2017 </p>
              <div class="subheading mb-3">[<a href="papers/swapnoc_nocarc2017.pdf">paper</a>] · [<a href="papers/swapnoc.bib">bibtex</a>]</div>
              <p align="justify">Virtual Channels (VCs) are a fundamental design feature across networks, both on-chip and off-chip. They provide two key benefits - deadlock avoidance and head-of-line (HoL) blocking mitigation. However, VCs increase the router critical path, and add significant area and power overheads compared to simple wormhole routers. This is especially challenging in the era of energy-constrained many-core chips.
              <br>
              The number of VCs required for deadlock avoidance is unavoidable, but those required for mitigating HoL depend on runtime factors such as the distribution and size of single and multi-flit packets, and their intended destinations. In some cases more VCs are beneficial, while in others they may actually harm performance, as we demonstrate. In this work, we provide a low-cost micro- architectural technique to emulate the HoL mitigation behavior of VCs inside routers, without requiring the expensive data path or control path (vc state and vc allocation) for VCs. We augment wormhole routers with the ability to do an in-place swap of blocked packets to the head of the queue. Our design (SwapNoC) can oper- ate at low area and power specs like wormhole designs, without incurring their HoL challenges.</p>
            </div>
            <div class="resume-date text-md-right">
              <!-- <span class="text-primary">March 2013 - Present</span> -->
              <!-- <img src="img/swapnoc.png" alt="" style="width:350px;height:150px;"> -->
              <a href="img/swapnoc.png"><img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/swapnoc.png" alt=""></a>
            </div>
          </div>

          <!-- Paper #1 -->
          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">VESPA: VIPT Enhancements for Superpage Accesses</h3>
              <p align="left"><mark><u>Mayank Parasar</u></mark>, Abhishek Bhattacharjee, Tushar Krishna <br>
              Arxiv Preprint; Jan 2017 </p>
              <div class="subheading mb-3">[<a href="https://arxiv.org/pdf/1701.03499.pdf">paper</a>] · [<a href="papers/ParasarBK17.bib">bibtex</a>]</div>
              <p align="justify">L1 caches are critical to the performance of modern
              computer systems. Their design involves a delicate balance
              between fast lookups, high hit rates, low access energy, and
              simplicity of implementation. Unfortunately, constraints imposed
              by virtual memory make it difficult to satisfy all these attributes
              today. Specifically, the modern staple of supporting virtualindexing
              and physical-tagging (VIPT) for parallel TLB-L1
              lookups means that L1 caches are usually grown with greater
              associativity rather than sets. This compromises performance
              – by degrading access times without significantly boosting hit
              rates – and increases access energy.<br>
              We propose VIPT Enhancements for SuperPage Accesses or
              VESPA in response. VESPA side-steps the traditional problems
              of VIPT by leveraging the increasing ubiquity of superpages.
              since superpages have more page offset bits, they can accommodate
              L1 cache organizations with more sets than baseline
              pages can. VESPA dynamically adapts to any OS distribution
              of page sizes to operate L1 caches with good access times, hit
              rates, and energy, for both single- and multi-threaded workloads.
              Since the hardware changes are modest, and there are no OS
              or application changes, VESPA is readily-implementable.</p>
            </div>
            <div class="resume-date text-md-right">
              <!-- <span class="text-primary">March 2013 - Present</span> -->
              <!-- <img src="img/vespa.png" alt="" style="width:350px;height:250px;"> -->
              <a href="img/vespa.png"><img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/vespa.png" alt=""></a>
            </div>
          </div>
      </section>

      <hr class="m-0">

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="experience">
        <div class="my-auto">
          <h2 class="mb-5">Experience</h2>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">Co-Op Engineer, AMD Research</h3>
              <div class="subheading mb-3">AMD</div>
              <p align="left"> Aug 2017 – Dec 2017 · 4 mons<br>
              Austin, Texas Area, USA</p>
              <p> Worked on optimizing virtual address translation using gem5 simulator </p>
            </div>
            <div class="resume-date text-md-right">
              <!-- <span class="text-primary">March 2013 - Present</span> -->
              <img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/AMD_logo.png" alt="">
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">CPU Validation Engineer II</h3>
              <div class="subheading mb-3">NVIDIA Corporation</div>
              <p align="left"> Oct 2014 – Jun 2015 · 9 mons<br>
              Bengaluru Area, India</p>
              <p> Worked on development of trace driven Instruction-set Simulator for ARM CPU written in C with QEMU infra.</p>
            </div>
            <div class="resume-date text-md-right">
              <!-- <span class="text-primary">March 2013 - Present</span> -->
              <img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/nvidia_logo.webp" alt="">
            </div>
          </div>

          <div class="resume-item d-flex flex-column flex-md-row mb-5">
            <div class="resume-content mr-auto">
              <h3 class="mb-0">CPU Validation Engineer I</h3>
              <div class="subheading mb-3">NVIDIA Corporation</div>
              <p align="left"> Aug 2013 – Oct 2014 · 1yr 3 mons<br>
              Bengaluru Area, India</p>
              <p> Worked on Post-Silicon validation of the Denver-CPU by Nvidia.</p>
            </div>
            <div class="resume-date text-md-right">
              <!-- <span class="text-primary">March 2013 - Present</span> -->
              <img class="img-fluid img-profile rounded mx-auto mb-auto" src="img/nvidia_logo.webp" alt="">
            </div>
          </div>

      </section>

      <hr class="m-0">

      <section class="resume-section p-2 p-lg-5 d-flex flex-column" id="skills">
        <div class="my-auto">
          <h2 class="mb-5">Skills</h2>

          <div class="subheading mb-3">Computer Architecture Simulators</div>
          <div class="mb-1">gem5, Garnet, USIMM</div>
          <br> <br>
          <div class="subheading mb-3">Programming/Scripting Lanuguages</div>
          <div class="mb-1">C, C++, Python, Verilog, Matlab/Octave, CUDA C++, bash, tcsh</div>
        </div>
      </section>

      <hr class="m-0">

      <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="interests">
        <div class="my-auto">
          <h2 class="mb-5">Interests</h2>
          <p class="mb-0" align="justify">Apart from being academic researcher. I enjoy coding, learning new programming languages, quantum physics, and watching documentaries on world history. I have keen interest  in photography and exploring different tourist places around the world that are historic or/ and close to nature. I am vegetarian and like trying different cuisines from around the world.<br>
          I believe in healthy lifestyle and enjoy outdoor activities such as jogging and kayaking.</p>

<!--           <p>Apart from being a academic researcher, I enjoy most of my time being outdoors. In the winter, I am an avid skier and novice ice climber. During the warmer months here in Colorado, I enjoy mountain biking, free climbing, and kayaking.</p>
          <p class="mb-0">When forced indoors, I follow a number of sci-fi and fantasy genre movies and television shows, I am an aspiring chef, and I spend a large amount of my free time exploring the latest technology advancements in the front-end web development world.</p> -->
        </div>
      </section>

      <hr class="m-0">

<!--       <section class="resume-section p-3 p-lg-5 d-flex flex-column" id="awards">
        <div class="my-auto">
          <h2 class="mb-5">Awards &amp; Certifications</h2>
          <ul class="fa-ul mb-0">
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Google Analytics Certified Developer</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              Mobile Web Specialist - Google Certification</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - University of Colorado Boulder - Emerging Tech Competition 2009</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - University of Colorado Boulder - Adobe Creative Jam 2008 (UI Design Category)</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              2<sup>nd</sup>
              Place - University of Colorado Boulder - Emerging Tech Competition 2008</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              1<sup>st</sup>
              Place - James Buchanan High School - Hackathon 2006</li>
            <li>
              <i class="fa-li fa fa-trophy text-warning"></i>
              3<sup>rd</sup>
              Place - James Buchanan High School - Hackathon 2005</li>
          </ul>
        </div>
      </section> -->

    </div>

    <!-- Bootstrap core JavaScript -->
    <script src="vendor/jquery/jquery.min.js"></script>
    <script src="vendor/bootstrap/js/bootstrap.bundle.min.js"></script>

    <!-- Plugin JavaScript -->
    <script src="vendor/jquery-easing/jquery.easing.min.js"></script>

    <!-- Custom scripts for this template -->
    <script src="js/resume.min.js"></script>

  </body>

</html>
