#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xac6270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaa2160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0xaba3f0 .functor NOT 1, L_0xaee4c0, C4<0>, C4<0>, C4<0>;
L_0xaee250 .functor XOR 5, L_0xaee110, L_0xaee1b0, C4<00000>, C4<00000>;
L_0xaee3b0 .functor XOR 5, L_0xaee250, L_0xaee310, C4<00000>, C4<00000>;
v0xaeac30_0 .net *"_ivl_10", 4 0, L_0xaee310;  1 drivers
v0xaead30_0 .net *"_ivl_12", 4 0, L_0xaee3b0;  1 drivers
v0xaeae10_0 .net *"_ivl_2", 4 0, L_0xaee070;  1 drivers
v0xaeaed0_0 .net *"_ivl_4", 4 0, L_0xaee110;  1 drivers
v0xaeafb0_0 .net *"_ivl_6", 4 0, L_0xaee1b0;  1 drivers
v0xaeb0e0_0 .net *"_ivl_8", 4 0, L_0xaee250;  1 drivers
v0xaeb1c0_0 .var "clk", 0 0;
v0xaeb260_0 .var/2u "stats1", 159 0;
v0xaeb320_0 .var/2u "strobe", 0 0;
v0xaeb470_0 .net "sum_dut", 4 0, L_0xaede70;  1 drivers
v0xaeb530_0 .net "sum_ref", 4 0, L_0xaebc40;  1 drivers
v0xaeb5d0_0 .net "tb_match", 0 0, L_0xaee4c0;  1 drivers
v0xaeb670_0 .net "tb_mismatch", 0 0, L_0xaba3f0;  1 drivers
v0xaeb730_0 .net "x", 3 0, v0xae7450_0;  1 drivers
v0xaeb7f0_0 .net "y", 3 0, v0xae7510_0;  1 drivers
L_0xaee070 .concat [ 5 0 0 0], L_0xaebc40;
L_0xaee110 .concat [ 5 0 0 0], L_0xaebc40;
L_0xaee1b0 .concat [ 5 0 0 0], L_0xaede70;
L_0xaee310 .concat [ 5 0 0 0], L_0xaebc40;
L_0xaee4c0 .cmp/eeq 5, L_0xaee070, L_0xaee3b0;
S_0xac46d0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0xaa2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0xab1890_0 .net *"_ivl_0", 4 0, L_0xaeb930;  1 drivers
L_0x7f08f8c8a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaecd0_0 .net *"_ivl_3", 0 0, L_0x7f08f8c8a018;  1 drivers
v0xaac0b0_0 .net *"_ivl_4", 4 0, L_0xaebac0;  1 drivers
L_0x7f08f8c8a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xab1bb0_0 .net *"_ivl_7", 0 0, L_0x7f08f8c8a060;  1 drivers
v0xaaeff0_0 .net "sum", 4 0, L_0xaebc40;  alias, 1 drivers
v0xaac400_0 .net "x", 3 0, v0xae7450_0;  alias, 1 drivers
v0xae7040_0 .net "y", 3 0, v0xae7510_0;  alias, 1 drivers
L_0xaeb930 .concat [ 4 1 0 0], v0xae7450_0, L_0x7f08f8c8a018;
L_0xaebac0 .concat [ 4 1 0 0], v0xae7510_0, L_0x7f08f8c8a060;
L_0xaebc40 .arith/sum 5, L_0xaeb930, L_0xaebac0;
S_0xae71a0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0xaa2160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0xae7370_0 .net "clk", 0 0, v0xaeb1c0_0;  1 drivers
v0xae7450_0 .var "x", 3 0;
v0xae7510_0 .var "y", 3 0;
E_0xa8d6b0/0 .event negedge, v0xae7370_0;
E_0xa8d6b0/1 .event posedge, v0xae7370_0;
E_0xa8d6b0 .event/or E_0xa8d6b0/0, E_0xa8d6b0/1;
S_0xae75f0 .scope module, "top_module1" "top_module" 3 75, 4 13 0, S_0xaa2160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
o0x7f08f8cd3d38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0xaea4f0_0 name=_ivl_43
v0xaea5f0_0 .net "carry", 3 0, L_0xaee650;  1 drivers
v0xaea6d0_0 .net "sum", 4 0, L_0xaede70;  alias, 1 drivers
v0xaea790_0 .net "x", 3 0, v0xae7450_0;  alias, 1 drivers
v0xaea850_0 .net "y", 3 0, v0xae7510_0;  alias, 1 drivers
L_0xaec280 .part v0xae7450_0, 0, 1;
L_0xaec3b0 .part v0xae7510_0, 0, 1;
L_0xaec9e0 .part v0xae7450_0, 1, 1;
L_0xaecb10 .part v0xae7510_0, 1, 1;
L_0xaecc70 .part L_0xaee650, 0, 1;
L_0xaed210 .part v0xae7450_0, 2, 1;
L_0xaed380 .part v0xae7510_0, 2, 1;
L_0xaed4b0 .part L_0xaee650, 1, 1;
L_0xaeda90 .part v0xae7450_0, 3, 1;
L_0xaedbc0 .part v0xae7510_0, 3, 1;
L_0xaeddd0 .part L_0xaee650, 2, 1;
LS_0xaede70_0_0 .concat8 [ 1 1 1 1], L_0xaebd80, L_0xaec550, L_0xaecd80, L_0xaed610;
LS_0xaede70_0_4 .concat8 [ 1 0 0 0], L_0xaed940;
L_0xaede70 .concat8 [ 4 1 0 0], LS_0xaede70_0_0, LS_0xaede70_0_4;
L_0xaee650 .concat [ 1 1 1 1], L_0xaec130, L_0xaec890, L_0xaed0c0, o0x7f08f8cd3d38;
S_0xae77d0 .scope module, "fa0" "full_adder" 4 22, 4 1 0, S_0xae75f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xac7c60 .functor XOR 1, L_0xaec280, L_0xaec3b0, C4<0>, C4<0>;
L_0x7f08f8c8a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaebd80 .functor XOR 1, L_0xac7c60, L_0x7f08f8c8a0a8, C4<0>, C4<0>;
L_0xaebe40 .functor AND 1, L_0xaec280, L_0xaec3b0, C4<1>, C4<1>;
L_0xaebf80 .functor XOR 1, L_0xaec280, L_0xaec3b0, C4<0>, C4<0>;
L_0xaec020 .functor AND 1, L_0x7f08f8c8a0a8, L_0xaebf80, C4<1>, C4<1>;
L_0xaec130 .functor OR 1, L_0xaebe40, L_0xaec020, C4<0>, C4<0>;
v0xae7a60_0 .net *"_ivl_0", 0 0, L_0xac7c60;  1 drivers
v0xae7b60_0 .net *"_ivl_4", 0 0, L_0xaebe40;  1 drivers
v0xae7c40_0 .net *"_ivl_6", 0 0, L_0xaebf80;  1 drivers
v0xae7d30_0 .net *"_ivl_8", 0 0, L_0xaec020;  1 drivers
v0xae7e10_0 .net "a", 0 0, L_0xaec280;  1 drivers
v0xae7f20_0 .net "b", 0 0, L_0xaec3b0;  1 drivers
v0xae7fe0_0 .net "cin", 0 0, L_0x7f08f8c8a0a8;  1 drivers
v0xae80a0_0 .net "cout", 0 0, L_0xaec130;  1 drivers
v0xae8160_0 .net "sum", 0 0, L_0xaebd80;  1 drivers
S_0xae8350 .scope module, "fa1" "full_adder" 4 30, 4 1 0, S_0xae75f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xaec4e0 .functor XOR 1, L_0xaec9e0, L_0xaecb10, C4<0>, C4<0>;
L_0xaec550 .functor XOR 1, L_0xaec4e0, L_0xaecc70, C4<0>, C4<0>;
L_0xaec5f0 .functor AND 1, L_0xaec9e0, L_0xaecb10, C4<1>, C4<1>;
L_0xaec6e0 .functor XOR 1, L_0xaec9e0, L_0xaecb10, C4<0>, C4<0>;
L_0xaec780 .functor AND 1, L_0xaecc70, L_0xaec6e0, C4<1>, C4<1>;
L_0xaec890 .functor OR 1, L_0xaec5f0, L_0xaec780, C4<0>, C4<0>;
v0xae85b0_0 .net *"_ivl_0", 0 0, L_0xaec4e0;  1 drivers
v0xae8690_0 .net *"_ivl_4", 0 0, L_0xaec5f0;  1 drivers
v0xae8770_0 .net *"_ivl_6", 0 0, L_0xaec6e0;  1 drivers
v0xae8860_0 .net *"_ivl_8", 0 0, L_0xaec780;  1 drivers
v0xae8940_0 .net "a", 0 0, L_0xaec9e0;  1 drivers
v0xae8a50_0 .net "b", 0 0, L_0xaecb10;  1 drivers
v0xae8b10_0 .net "cin", 0 0, L_0xaecc70;  1 drivers
v0xae8bd0_0 .net "cout", 0 0, L_0xaec890;  1 drivers
v0xae8c90_0 .net "sum", 0 0, L_0xaec550;  1 drivers
S_0xae8e80 .scope module, "fa2" "full_adder" 4 38, 4 1 0, S_0xae75f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xaecd10 .functor XOR 1, L_0xaed210, L_0xaed380, C4<0>, C4<0>;
L_0xaecd80 .functor XOR 1, L_0xaecd10, L_0xaed4b0, C4<0>, C4<0>;
L_0xaece20 .functor AND 1, L_0xaed210, L_0xaed380, C4<1>, C4<1>;
L_0xaecf10 .functor XOR 1, L_0xaed210, L_0xaed380, C4<0>, C4<0>;
L_0xaecfb0 .functor AND 1, L_0xaed4b0, L_0xaecf10, C4<1>, C4<1>;
L_0xaed0c0 .functor OR 1, L_0xaece20, L_0xaecfb0, C4<0>, C4<0>;
v0xae90f0_0 .net *"_ivl_0", 0 0, L_0xaecd10;  1 drivers
v0xae91d0_0 .net *"_ivl_4", 0 0, L_0xaece20;  1 drivers
v0xae92b0_0 .net *"_ivl_6", 0 0, L_0xaecf10;  1 drivers
v0xae93a0_0 .net *"_ivl_8", 0 0, L_0xaecfb0;  1 drivers
v0xae9480_0 .net "a", 0 0, L_0xaed210;  1 drivers
v0xae9590_0 .net "b", 0 0, L_0xaed380;  1 drivers
v0xae9650_0 .net "cin", 0 0, L_0xaed4b0;  1 drivers
v0xae9710_0 .net "cout", 0 0, L_0xaed0c0;  1 drivers
v0xae97d0_0 .net "sum", 0 0, L_0xaecd80;  1 drivers
S_0xae99c0 .scope module, "fa3" "full_adder" 4 46, 4 1 0, S_0xae75f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0xaed5a0 .functor XOR 1, L_0xaeda90, L_0xaedbc0, C4<0>, C4<0>;
L_0xaed610 .functor XOR 1, L_0xaed5a0, L_0xaeddd0, C4<0>, C4<0>;
L_0xaed680 .functor AND 1, L_0xaeda90, L_0xaedbc0, C4<1>, C4<1>;
L_0xaed790 .functor XOR 1, L_0xaeda90, L_0xaedbc0, C4<0>, C4<0>;
L_0xaed830 .functor AND 1, L_0xaeddd0, L_0xaed790, C4<1>, C4<1>;
L_0xaed940 .functor OR 1, L_0xaed680, L_0xaed830, C4<0>, C4<0>;
v0xae9c00_0 .net *"_ivl_0", 0 0, L_0xaed5a0;  1 drivers
v0xae9d00_0 .net *"_ivl_4", 0 0, L_0xaed680;  1 drivers
v0xae9de0_0 .net *"_ivl_6", 0 0, L_0xaed790;  1 drivers
v0xae9ed0_0 .net *"_ivl_8", 0 0, L_0xaed830;  1 drivers
v0xae9fb0_0 .net "a", 0 0, L_0xaeda90;  1 drivers
v0xaea0c0_0 .net "b", 0 0, L_0xaedbc0;  1 drivers
v0xaea180_0 .net "cin", 0 0, L_0xaeddd0;  1 drivers
v0xaea240_0 .net "cout", 0 0, L_0xaed940;  1 drivers
v0xaea300_0 .net "sum", 0 0, L_0xaed610;  1 drivers
S_0xaeaa30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0xaa2160;
 .timescale -12 -12;
E_0xa8da20 .event anyedge, v0xaeb320_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaeb320_0;
    %nor/r;
    %assign/vec4 v0xaeb320_0, 0;
    %wait E_0xa8da20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xae71a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa8d6b0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0xae7510_0, 0;
    %assign/vec4 v0xae7450_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xaa2160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaeb1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaeb320_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xaa2160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xaeb1c0_0;
    %inv;
    %store/vec4 v0xaeb1c0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xaa2160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0xae7370_0, v0xaeb670_0, v0xaeb730_0, v0xaeb7f0_0, v0xaeb530_0, v0xaeb470_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xaa2160;
T_5 ;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xaa2160;
T_6 ;
    %wait E_0xa8d6b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaeb260_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeb260_0, 4, 32;
    %load/vec4 v0xaeb5d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeb260_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaeb260_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeb260_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xaeb530_0;
    %load/vec4 v0xaeb530_0;
    %load/vec4 v0xaeb470_0;
    %xor;
    %load/vec4 v0xaeb530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeb260_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xaeb260_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaeb260_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/m2014_q4j/iter1/response0/top_module.sv";
