// Seed: 1521144752
`timescale 1ps / 1ps `timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 #(
    parameter id_10 = 32'd33,
    parameter id_2  = 32'd7
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  output id_12;
  output id_11;
  output _id_10;
  output id_9;
  input id_8;
  output id_7;
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  output _id_2;
  input id_1;
  reg id_13;
  assign id_13[1] = id_13;
  reg id_14;
  always @(id_8 or posedge id_5) id_13 <= 1'd0;
  logic id_15;
  assign id_2[id_2] = (id_1);
  reg   id_16;
  logic id_17;
  assign id_5  = 1;
  assign id_17 = id_8;
  always @(posedge "") begin
    if (id_15) begin
      id_14 <= id_1[id_10];
      if (id_4 || id_8 || id_7) begin
        id_13 = id_11;
      end
      id_16 <= 1'b0;
    end
  end
endmodule
