Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec  8 20:23:01 2023
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IR_Test_timing_summary_routed.rpt -pb IR_Test_timing_summary_routed.pb -rpx IR_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : IR_Test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  173         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (473)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (352)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (473)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: DEC_0/clear_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: DEC_1/clear_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: DEC_2/clear_reg/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 75 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: SCLK_D_0/tmp_clk_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: SCLK_D_1/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (352)
--------------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.570        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.570        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.704ns (18.298%)  route 3.143ns (81.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          1.021     8.932    SCLK_D_1/tmp_clk
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.704ns (18.298%)  route 3.143ns (81.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          1.021     8.932    SCLK_D_1/tmp_clk
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.704ns (18.298%)  route 3.143ns (81.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          1.021     8.932    SCLK_D_1/tmp_clk
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.704ns (18.298%)  route 3.143ns (81.702%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          1.021     8.932    SCLK_D_1/tmp_clk
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y48         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.529%)  route 3.095ns (81.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          0.973     8.884    SCLK_D_1/tmp_clk
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.529%)  route 3.095ns (81.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          0.973     8.884    SCLK_D_1/tmp_clk
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.704ns (18.529%)  route 3.095ns (81.471%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          0.973     8.884    SCLK_D_1/tmp_clk
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.988%)  route 3.004ns (81.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          0.881     8.792    SCLK_D_1/tmp_clk
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.988%)  route 3.004ns (81.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          0.881     8.792    SCLK_D_1/tmp_clk
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.988%)  route 3.004ns (81.012%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.563     5.084    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.035     6.575    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X35Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.699 r  SCLK_D_1/my_div.div_cnt[31]_i_3__0/O
                         net (fo=1, routed)           1.088     7.787    SCLK_D_1/my_div.div_cnt[31]_i_3__0_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.911 r  SCLK_D_1/my_div.div_cnt[31]_i_1__0/O
                         net (fo=33, routed)          0.881     8.792    SCLK_D_1/tmp_clk
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.445    14.786    SCLK_D_1/CLK
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.524    14.502    SCLK_D_1/my_div.div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SCLK_D_1/tmp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    SCLK_D_1/CLK
    SLICE_X35Y46         FDRE                                         r  SCLK_D_1/tmp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SCLK_D_1/tmp_clk_reg/Q
                         net (fo=2, routed)           0.168     1.754    SCLK_D_1/tmp_clk_reg_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  SCLK_D_1/tmp_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    SCLK_D_1/tmp_clk_i_1__0_n_0
    SLICE_X35Y46         FDRE                                         r  SCLK_D_1/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    SCLK_D_1/CLK
    SLICE_X35Y46         FDRE                                         r  SCLK_D_1/tmp_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    SCLK_D_1/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    SCLK_D_1/CLK
    SLICE_X34Y44         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SCLK_D_1/my_div.div_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     1.735    SCLK_D_1/my_div.div_cnt_reg_n_0_[11]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SCLK_D_1/my_div.div_cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.845    SCLK_D_1/my_div.div_cnt_reg[12]_i_1__0_n_5
    SLICE_X34Y44         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    SCLK_D_1/CLK
    SLICE_X34Y44         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    SCLK_D_1/my_div.div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    SCLK_D_1/CLK
    SLICE_X34Y45         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SCLK_D_1/my_div.div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.125     1.735    SCLK_D_1/my_div.div_cnt_reg_n_0_[15]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SCLK_D_1/my_div.div_cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.845    SCLK_D_1/my_div.div_cnt_reg[16]_i_1__0_n_5
    SLICE_X34Y45         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    SCLK_D_1/CLK
    SLICE_X34Y45         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    SCLK_D_1/my_div.div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    SCLK_D_1/CLK
    SLICE_X34Y43         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SCLK_D_1/my_div.div_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     1.735    SCLK_D_1/my_div.div_cnt_reg_n_0_[7]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SCLK_D_1/my_div.div_cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.845    SCLK_D_1/my_div.div_cnt_reg[8]_i_1__0_n_5
    SLICE_X34Y43         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    SCLK_D_1/CLK
    SLICE_X34Y43         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    SCLK_D_1/my_div.div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    SCLK_D_1/CLK
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SCLK_D_1/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           0.126     1.736    SCLK_D_1/my_div.div_cnt_reg_n_0_[23]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SCLK_D_1/my_div.div_cnt_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    SCLK_D_1/my_div.div_cnt_reg[24]_i_1__0_n_5
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    SCLK_D_1/CLK
    SLICE_X34Y47         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    SCLK_D_1/my_div.div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    SCLK_D_1/CLK
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SCLK_D_1/my_div.div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.126     1.736    SCLK_D_1/my_div.div_cnt_reg_n_0_[27]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SCLK_D_1/my_div.div_cnt_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    SCLK_D_1/my_div.div_cnt_reg[28]_i_1__0_n_5
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    SCLK_D_1/CLK
    SLICE_X34Y48         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[27]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    SCLK_D_1/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    SCLK_D_1/CLK
    SLICE_X34Y46         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  SCLK_D_1/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.736    SCLK_D_1/my_div.div_cnt_reg_n_0_[19]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SCLK_D_1/my_div.div_cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.846    SCLK_D_1/my_div.div_cnt_reg[20]_i_1__0_n_5
    SLICE_X34Y46         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    SCLK_D_1/CLK
    SLICE_X34Y46         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    SCLK_D_1/my_div.div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    SCLK_D_1/CLK
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SCLK_D_1/my_div.div_cnt_reg[31]/Q
                         net (fo=2, routed)           0.127     1.737    SCLK_D_1/my_div.div_cnt_reg_n_0_[31]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SCLK_D_1/my_div.div_cnt_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.847    SCLK_D_1/my_div.div_cnt_reg[31]_i_2__0_n_5
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    SCLK_D_1/CLK
    SLICE_X34Y49         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    SCLK_D_1/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    SCLK_D_1/CLK
    SLICE_X34Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  SCLK_D_1/my_div.div_cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     1.735    SCLK_D_1/my_div.div_cnt_reg_n_0_[3]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  SCLK_D_1/my_div.div_cnt_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.845    SCLK_D_1/my_div.div_cnt_reg[4]_i_1__0_n_5
    SLICE_X34Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    SCLK_D_1/CLK
    SLICE_X34Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    SCLK_D_1/my_div.div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SCLK_D_1/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_D_1/my_div.div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.299ns (72.019%)  route 0.116ns (27.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    SCLK_D_1/CLK
    SLICE_X35Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  SCLK_D_1/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.116     1.701    SCLK_D_1/my_div.div_cnt_reg_n_0_[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.859 r  SCLK_D_1/my_div.div_cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.859    SCLK_D_1/my_div.div_cnt_reg[4]_i_1__0_n_7
    SLICE_X34Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    SCLK_D_1/CLK
    SLICE_X34Y42         FDRE                                         r  SCLK_D_1/my_div.div_cnt_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.591    SCLK_D_1/my_div.div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   SCLK_D_0/my_div.div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   SCLK_D_0/my_div.div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   SCLK_D_0/my_div.div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   SCLK_D_0/my_div.div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   SCLK_D_0/my_div.div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   SCLK_D_0/my_div.div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   SCLK_D_0/my_div.div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   SCLK_D_0/my_div.div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           361 Endpoints
Min Delay           361 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_D_0/pwm_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 3.976ns (43.228%)  route 5.222ns (56.772%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE                         0.000     0.000 r  PWM_D_0/pwm_out_reg/C
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_D_0/pwm_out_reg/Q
                         net (fo=1, routed)           5.222     5.678    PWM_0_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520     9.198 r  PWM_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.198    PWM_0
    A14                                                               r  PWM_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_D_2/pwm_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.030ns  (logic 3.981ns (44.086%)  route 5.049ns (55.914%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE                         0.000     0.000 r  PWM_D_2/pwm_out_reg/C
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_D_2/pwm_out_reg/Q
                         net (fo=1, routed)           5.049     5.505    PWM_2_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525     9.030 r  PWM_2_OBUF_inst/O
                         net (fo=0)                   0.000     9.030    PWM_2
    B15                                                               r  PWM_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_D_1/pwm_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.924ns  (logic 3.968ns (44.464%)  route 4.956ns (55.536%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  PWM_D_1/pwm_out_reg/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_D_1/pwm_out_reg/Q
                         net (fo=1, routed)           4.956     5.412    PWM_1_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512     8.924 r  PWM_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.924    PWM_1
    A16                                                               r  PWM_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 4.377ns (49.324%)  route 4.497ns (50.676%))
  Logic Levels:           4  (BUFG=1 FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  FSM1/FSM_sequential_PS_reg[1]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  FSM1/FSM_sequential_PS_reg[1]/Q
                         net (fo=7, routed)           0.998     1.476    FSM1/PS[1]
    SLICE_X35Y47         LUT5 (Prop_lut5_I0_O)        0.295     1.771 r  FSM1/debug_1_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.571     2.343    debug_1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.439 r  debug_1_OBUF_BUFG_inst/O
                         net (fo=76, routed)          2.927     5.366    debug_1_OBUF_BUFG
    M18                  OBUF (Prop_obuf_I_O)         3.508     8.874 r  debug_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.874    debug_1
    M18                                                               r  debug_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 4.540ns (52.642%)  route 4.084ns (47.358%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE                         0.000     0.000 r  FSM1/FSM_sequential_PS_reg[1]/C
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  FSM1/FSM_sequential_PS_reg[1]/Q
                         net (fo=7, routed)           0.998     1.476    FSM1/PS[1]
    SLICE_X35Y47         LUT2 (Prop_lut2_I1_O)        0.323     1.799 r  FSM1/debug_0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.086     4.885    debug_0_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.739     8.624 r  debug_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.624    debug_0
    K17                                                               r  debug_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[53]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.229ns (51.178%)  route 4.034ns (48.822%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[53]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM2/FSM_onehot_PS_reg[53]/Q
                         net (fo=5, routed)           0.529     0.948    FSM2/FSM_onehot_PS_reg[53]_0
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.296     1.244 r  FSM2/debug_3_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.505     4.749    debug_5_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.514     8.263 r  debug_3_OBUF_inst/O
                         net (fo=0)                   0.000     8.263    debug_3
    P18                                                               r  debug_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[53]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.234ns (54.584%)  route 3.523ns (45.416%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[53]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM2/FSM_onehot_PS_reg[53]/Q
                         net (fo=5, routed)           0.529     0.948    FSM2/FSM_onehot_PS_reg[53]_0
    SLICE_X40Y49         LUT2 (Prop_lut2_I0_O)        0.296     1.244 r  FSM2/debug_3_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.994     4.238    debug_5_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.519     7.757 r  debug_5_OBUF_inst/O
                         net (fo=0)                   0.000     7.757    debug_5
    M19                                                               r  debug_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC_2/clear_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.214ns  (logic 3.951ns (54.771%)  route 3.263ns (45.229%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE                         0.000     0.000 r  DEC_2/clear_reg_lopt_replica/C
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  DEC_2/clear_reg_lopt_replica/Q
                         net (fo=1, routed)           3.263     3.722    lopt
    N17                  OBUF (Prop_obuf_I_O)         3.492     7.214 r  debug_2_OBUF_inst/O
                         net (fo=0)                   0.000     7.214    debug_2
    N17                                                               r  debug_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DEC_2/clear_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            debug_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 3.990ns (55.541%)  route 3.194ns (44.459%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE                         0.000     0.000 r  DEC_2/clear_reg_lopt_replica_2/C
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  DEC_2/clear_reg_lopt_replica_2/Q
                         net (fo=1, routed)           3.194     3.653    lopt_1
    L17                  OBUF (Prop_obuf_I_O)         3.531     7.184 r  debug_4_OBUF_inst/O
                         net (fo=0)                   0.000     7.184    debug_4
    L17                                                               r  debug_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM2/FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 1.825ns (27.740%)  route 4.755ns (72.260%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=5, routed)           2.869     4.323    FSM1/IR_IBUF
    SLICE_X38Y48         LUT4 (Prop_lut4_I0_O)        0.124     4.447 r  FSM1/FSM_onehot_PS[69]_i_1/O
                         net (fo=37, routed)          1.441     5.888    FSM2/FSM_onehot_PS_reg[69]_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I0_O)        0.124     6.012 r  FSM2/FSM_onehot_PS[0]_i_4/O
                         net (fo=1, routed)           0.444     6.456    FSM2/FSM_onehot_PS[0]_i_4_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.580 r  FSM2/FSM_onehot_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     6.580    FSM2/FSM_onehot_PS[0]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  FSM2/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[8]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[8]/Q
                         net (fo=2, routed)           0.059     0.187    FSM2/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X38Y51         FDRE                                         r  FSM2/FSM_onehot_PS_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.422%)  route 0.121ns (48.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[63]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[63]/Q
                         net (fo=2, routed)           0.121     0.249    FSM2/FSM_onehot_PS_reg_n_0_[63]
    SLICE_X42Y49         FDRE                                         r  FSM2/FSM_onehot_PS_reg[64]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.302%)  route 0.109ns (43.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[21]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[21]/Q
                         net (fo=2, routed)           0.109     0.250    FSM2/FSM_onehot_PS_reg_n_0_[21]
    SLICE_X42Y50         FDRE                                         r  FSM2/FSM_onehot_PS_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[47]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[48]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[47]/C
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[47]/Q
                         net (fo=2, routed)           0.112     0.253    FSM2/FSM_onehot_PS_reg_n_0_[47]
    SLICE_X42Y51         FDRE                                         r  FSM2/FSM_onehot_PS_reg[48]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.559%)  route 0.113ns (44.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[0]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[0]/Q
                         net (fo=2, routed)           0.113     0.254    FSM2/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X42Y50         FDRE                                         r  FSM2/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[14]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[14]/Q
                         net (fo=2, routed)           0.113     0.254    FSM2/FSM_onehot_PS_reg_n_0_[14]
    SLICE_X42Y49         FDRE                                         r  FSM2/FSM_onehot_PS_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.128%)  route 0.127ns (49.872%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[46]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[46]/Q
                         net (fo=2, routed)           0.127     0.255    FSM2/FSM_onehot_PS_reg_n_0_[46]
    SLICE_X41Y50         FDRE                                         r  FSM2/FSM_onehot_PS_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[12]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[12]/Q
                         net (fo=2, routed)           0.115     0.256    FSM2/FSM_onehot_PS_reg_n_0_[12]
    SLICE_X41Y49         FDRE                                         r  FSM2/FSM_onehot_PS_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.852%)  route 0.116ns (45.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[30]/C
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[30]/Q
                         net (fo=2, routed)           0.116     0.257    FSM2/FSM_onehot_PS_reg_n_0_[30]
    SLICE_X42Y51         FDRE                                         r  FSM2/FSM_onehot_PS_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[52]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[52]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[52]/Q
                         net (fo=2, routed)           0.131     0.259    FSM2/FSM_onehot_PS_reg_n_0_[52]
    SLICE_X41Y49         FDRE                                         r  FSM2/FSM_onehot_PS_reg[53]/D
  -------------------------------------------------------------------    -------------------





