#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Envelope_timer_TimerUDB */
#define Envelope_timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Envelope_timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Envelope_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Envelope_timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define Envelope_timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Envelope_timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Envelope_timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Envelope_timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Envelope_timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Envelope_timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define Envelope_timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Envelope_timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define Envelope_timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB03_A0
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB03_A1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB03_D0
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB03_D1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB03_F0
#define Envelope_timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB03_F1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB04_A0
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB04_A1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB04_D0
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB04_D1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB04_F0
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB04_F1
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Envelope_timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL

/* RefreshInterval_isr */
#define RefreshInterval_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RefreshInterval_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RefreshInterval_isr__INTC_MASK 0x01u
#define RefreshInterval_isr__INTC_NUMBER 0u
#define RefreshInterval_isr__INTC_PRIOR_NUM 7u
#define RefreshInterval_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define RefreshInterval_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RefreshInterval_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* emFile_SPI0_BSPIM */
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define emFile_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define emFile_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define emFile_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define emFile_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB07_ST
#define emFile_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define emFile_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define emFile_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB04_A0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB04_A1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB04_D0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB04_D1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB04_F0
#define emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB04_F1

/* VoiceA_DAC_viDAC8 */
#define VoiceA_DAC_viDAC8__CR0 CYREG_DAC0_CR0
#define VoiceA_DAC_viDAC8__CR1 CYREG_DAC0_CR1
#define VoiceA_DAC_viDAC8__D CYREG_DAC0_D
#define VoiceA_DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VoiceA_DAC_viDAC8__PM_ACT_MSK 0x01u
#define VoiceA_DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VoiceA_DAC_viDAC8__PM_STBY_MSK 0x01u
#define VoiceA_DAC_viDAC8__STROBE CYREG_DAC0_STROBE
#define VoiceA_DAC_viDAC8__SW0 CYREG_DAC0_SW0
#define VoiceA_DAC_viDAC8__SW2 CYREG_DAC0_SW2
#define VoiceA_DAC_viDAC8__SW3 CYREG_DAC0_SW3
#define VoiceA_DAC_viDAC8__SW4 CYREG_DAC0_SW4
#define VoiceA_DAC_viDAC8__TR CYREG_DAC0_TR
#define VoiceA_DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VoiceA_DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VoiceA_DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VoiceA_DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VoiceA_DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VoiceA_DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VoiceA_DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VoiceA_DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VoiceA_DAC_viDAC8__TST CYREG_DAC0_TST

/* VoiceB_DAC_viDAC8 */
#define VoiceB_DAC_viDAC8__CR0 CYREG_DAC3_CR0
#define VoiceB_DAC_viDAC8__CR1 CYREG_DAC3_CR1
#define VoiceB_DAC_viDAC8__D CYREG_DAC3_D
#define VoiceB_DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VoiceB_DAC_viDAC8__PM_ACT_MSK 0x08u
#define VoiceB_DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VoiceB_DAC_viDAC8__PM_STBY_MSK 0x08u
#define VoiceB_DAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define VoiceB_DAC_viDAC8__SW0 CYREG_DAC3_SW0
#define VoiceB_DAC_viDAC8__SW2 CYREG_DAC3_SW2
#define VoiceB_DAC_viDAC8__SW3 CYREG_DAC3_SW3
#define VoiceB_DAC_viDAC8__SW4 CYREG_DAC3_SW4
#define VoiceB_DAC_viDAC8__TR CYREG_DAC3_TR
#define VoiceB_DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VoiceB_DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VoiceB_DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VoiceB_DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VoiceB_DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VoiceB_DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VoiceB_DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VoiceB_DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VoiceB_DAC_viDAC8__TST CYREG_DAC3_TST

/* VoiceC_DAC_viDAC8 */
#define VoiceC_DAC_viDAC8__CR0 CYREG_DAC2_CR0
#define VoiceC_DAC_viDAC8__CR1 CYREG_DAC2_CR1
#define VoiceC_DAC_viDAC8__D CYREG_DAC2_D
#define VoiceC_DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VoiceC_DAC_viDAC8__PM_ACT_MSK 0x04u
#define VoiceC_DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VoiceC_DAC_viDAC8__PM_STBY_MSK 0x04u
#define VoiceC_DAC_viDAC8__STROBE CYREG_DAC2_STROBE
#define VoiceC_DAC_viDAC8__SW0 CYREG_DAC2_SW0
#define VoiceC_DAC_viDAC8__SW2 CYREG_DAC2_SW2
#define VoiceC_DAC_viDAC8__SW3 CYREG_DAC2_SW3
#define VoiceC_DAC_viDAC8__SW4 CYREG_DAC2_SW4
#define VoiceC_DAC_viDAC8__TR CYREG_DAC2_TR
#define VoiceC_DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VoiceC_DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VoiceC_DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VoiceC_DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VoiceC_DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VoiceC_DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VoiceC_DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VoiceC_DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VoiceC_DAC_viDAC8__TST CYREG_DAC2_TST

/* Audio_opamp_ABuf */
#define Audio_opamp_ABuf__CR CYREG_OPAMP1_CR
#define Audio_opamp_ABuf__MX CYREG_OPAMP1_MX
#define Audio_opamp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Audio_opamp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Audio_opamp_ABuf__PM_ACT_MSK 0x02u
#define Audio_opamp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Audio_opamp_ABuf__PM_STBY_MSK 0x02u
#define Audio_opamp_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Audio_opamp_ABuf__SW CYREG_OPAMP1_SW
#define Audio_opamp_ABuf__TR0 CYREG_OPAMP1_TR0
#define Audio_opamp_ABuf__TR1 CYREG_OPAMP1_TR1

/* VoiceA_Amplitude */
#define VoiceA_Amplitude_Sync_ctrl_reg__0__MASK 0x01u
#define VoiceA_Amplitude_Sync_ctrl_reg__0__POS 0
#define VoiceA_Amplitude_Sync_ctrl_reg__1__MASK 0x02u
#define VoiceA_Amplitude_Sync_ctrl_reg__1__POS 1
#define VoiceA_Amplitude_Sync_ctrl_reg__2__MASK 0x04u
#define VoiceA_Amplitude_Sync_ctrl_reg__2__POS 2
#define VoiceA_Amplitude_Sync_ctrl_reg__3__MASK 0x08u
#define VoiceA_Amplitude_Sync_ctrl_reg__3__POS 3
#define VoiceA_Amplitude_Sync_ctrl_reg__4__MASK 0x10u
#define VoiceA_Amplitude_Sync_ctrl_reg__4__POS 4
#define VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define VoiceA_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define VoiceA_Amplitude_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define VoiceA_Amplitude_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define VoiceA_Amplitude_Sync_ctrl_reg__MASK 0x1Fu
#define VoiceA_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define VoiceA_Amplitude_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK
#define VoiceA_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* VoiceB_Amplitude */
#define VoiceB_Amplitude_Sync_ctrl_reg__0__MASK 0x01u
#define VoiceB_Amplitude_Sync_ctrl_reg__0__POS 0
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define VoiceB_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define VoiceB_Amplitude_Sync_ctrl_reg__1__MASK 0x02u
#define VoiceB_Amplitude_Sync_ctrl_reg__1__POS 1
#define VoiceB_Amplitude_Sync_ctrl_reg__2__MASK 0x04u
#define VoiceB_Amplitude_Sync_ctrl_reg__2__POS 2
#define VoiceB_Amplitude_Sync_ctrl_reg__3__MASK 0x08u
#define VoiceB_Amplitude_Sync_ctrl_reg__3__POS 3
#define VoiceB_Amplitude_Sync_ctrl_reg__4__MASK 0x10u
#define VoiceB_Amplitude_Sync_ctrl_reg__4__POS 4
#define VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define VoiceB_Amplitude_Sync_ctrl_reg__MASK 0x1Fu
#define VoiceB_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define VoiceB_Amplitude_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK
#define VoiceB_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL

/* VoiceC_Amplitude */
#define VoiceC_Amplitude_Sync_ctrl_reg__0__MASK 0x01u
#define VoiceC_Amplitude_Sync_ctrl_reg__0__POS 0
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define VoiceC_Amplitude_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define VoiceC_Amplitude_Sync_ctrl_reg__1__MASK 0x02u
#define VoiceC_Amplitude_Sync_ctrl_reg__1__POS 1
#define VoiceC_Amplitude_Sync_ctrl_reg__2__MASK 0x04u
#define VoiceC_Amplitude_Sync_ctrl_reg__2__POS 2
#define VoiceC_Amplitude_Sync_ctrl_reg__3__MASK 0x08u
#define VoiceC_Amplitude_Sync_ctrl_reg__3__POS 3
#define VoiceC_Amplitude_Sync_ctrl_reg__4__MASK 0x10u
#define VoiceC_Amplitude_Sync_ctrl_reg__4__POS 4
#define VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define VoiceC_Amplitude_Sync_ctrl_reg__MASK 0x1Fu
#define VoiceC_Amplitude_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define VoiceC_Amplitude_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK
#define VoiceC_Amplitude_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL

/* Display_LCDPort */
#define Display_LCDPort__0__MASK 0x01u
#define Display_LCDPort__0__PC CYREG_PRT2_PC0
#define Display_LCDPort__0__PORT 2u
#define Display_LCDPort__0__SHIFT 0
#define Display_LCDPort__1__MASK 0x02u
#define Display_LCDPort__1__PC CYREG_PRT2_PC1
#define Display_LCDPort__1__PORT 2u
#define Display_LCDPort__1__SHIFT 1
#define Display_LCDPort__2__MASK 0x04u
#define Display_LCDPort__2__PC CYREG_PRT2_PC2
#define Display_LCDPort__2__PORT 2u
#define Display_LCDPort__2__SHIFT 2
#define Display_LCDPort__3__MASK 0x08u
#define Display_LCDPort__3__PC CYREG_PRT2_PC3
#define Display_LCDPort__3__PORT 2u
#define Display_LCDPort__3__SHIFT 3
#define Display_LCDPort__4__MASK 0x10u
#define Display_LCDPort__4__PC CYREG_PRT2_PC4
#define Display_LCDPort__4__PORT 2u
#define Display_LCDPort__4__SHIFT 4
#define Display_LCDPort__5__MASK 0x20u
#define Display_LCDPort__5__PC CYREG_PRT2_PC5
#define Display_LCDPort__5__PORT 2u
#define Display_LCDPort__5__SHIFT 5
#define Display_LCDPort__6__MASK 0x40u
#define Display_LCDPort__6__PC CYREG_PRT2_PC6
#define Display_LCDPort__6__PORT 2u
#define Display_LCDPort__6__SHIFT 6
#define Display_LCDPort__AG CYREG_PRT2_AG
#define Display_LCDPort__AMUX CYREG_PRT2_AMUX
#define Display_LCDPort__BIE CYREG_PRT2_BIE
#define Display_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display_LCDPort__BYP CYREG_PRT2_BYP
#define Display_LCDPort__CTL CYREG_PRT2_CTL
#define Display_LCDPort__DM0 CYREG_PRT2_DM0
#define Display_LCDPort__DM1 CYREG_PRT2_DM1
#define Display_LCDPort__DM2 CYREG_PRT2_DM2
#define Display_LCDPort__DR CYREG_PRT2_DR
#define Display_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define Display_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define Display_LCDPort__MASK 0x7Fu
#define Display_LCDPort__PORT 2u
#define Display_LCDPort__PRT CYREG_PRT2_PRT
#define Display_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display_LCDPort__PS CYREG_PRT2_PS
#define Display_LCDPort__SHIFT 0
#define Display_LCDPort__SLW CYREG_PRT2_SLW

/* EnvelopeControl */
#define EnvelopeControl_Sync_ctrl_reg__0__MASK 0x01u
#define EnvelopeControl_Sync_ctrl_reg__0__POS 0
#define EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define EnvelopeControl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define EnvelopeControl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define EnvelopeControl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define EnvelopeControl_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define EnvelopeControl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define EnvelopeControl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define EnvelopeControl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define EnvelopeControl_Sync_ctrl_reg__1__MASK 0x02u
#define EnvelopeControl_Sync_ctrl_reg__1__POS 1
#define EnvelopeControl_Sync_ctrl_reg__2__MASK 0x04u
#define EnvelopeControl_Sync_ctrl_reg__2__POS 2
#define EnvelopeControl_Sync_ctrl_reg__3__MASK 0x08u
#define EnvelopeControl_Sync_ctrl_reg__3__POS 3
#define EnvelopeControl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define EnvelopeControl_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB06_CTL
#define EnvelopeControl_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define EnvelopeControl_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB06_CTL
#define EnvelopeControl_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define EnvelopeControl_Sync_ctrl_reg__MASK 0x0Fu
#define EnvelopeControl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define EnvelopeControl_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB06_MSK
#define EnvelopeControl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* emFile_Clock_1 */
#define emFile_Clock_1__CFG0 CYREG_CLKDIST_DCFG7_CFG0
#define emFile_Clock_1__CFG1 CYREG_CLKDIST_DCFG7_CFG1
#define emFile_Clock_1__CFG2 CYREG_CLKDIST_DCFG7_CFG2
#define emFile_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_Clock_1__INDEX 0x07u
#define emFile_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_Clock_1__PM_ACT_MSK 0x80u
#define emFile_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_Clock_1__PM_STBY_MSK 0x80u

/* emFile_SPI0_CS */
#define emFile_SPI0_CS__0__MASK 0x01u
#define emFile_SPI0_CS__0__PC CYREG_PRT0_PC0
#define emFile_SPI0_CS__0__PORT 0u
#define emFile_SPI0_CS__0__SHIFT 0
#define emFile_SPI0_CS__AG CYREG_PRT0_AG
#define emFile_SPI0_CS__AMUX CYREG_PRT0_AMUX
#define emFile_SPI0_CS__BIE CYREG_PRT0_BIE
#define emFile_SPI0_CS__BIT_MASK CYREG_PRT0_BIT_MASK
#define emFile_SPI0_CS__BYP CYREG_PRT0_BYP
#define emFile_SPI0_CS__CTL CYREG_PRT0_CTL
#define emFile_SPI0_CS__DM0 CYREG_PRT0_DM0
#define emFile_SPI0_CS__DM1 CYREG_PRT0_DM1
#define emFile_SPI0_CS__DM2 CYREG_PRT0_DM2
#define emFile_SPI0_CS__DR CYREG_PRT0_DR
#define emFile_SPI0_CS__INP_DIS CYREG_PRT0_INP_DIS
#define emFile_SPI0_CS__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define emFile_SPI0_CS__LCD_EN CYREG_PRT0_LCD_EN
#define emFile_SPI0_CS__MASK 0x01u
#define emFile_SPI0_CS__PORT 0u
#define emFile_SPI0_CS__PRT CYREG_PRT0_PRT
#define emFile_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define emFile_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define emFile_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define emFile_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define emFile_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define emFile_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define emFile_SPI0_CS__PS CYREG_PRT0_PS
#define emFile_SPI0_CS__SHIFT 0
#define emFile_SPI0_CS__SLW CYREG_PRT0_SLW

/* NoiseGenerator */
#define NoiseGenerator_ClkSp_CtrlReg__0__MASK 0x01u
#define NoiseGenerator_ClkSp_CtrlReg__0__POS 0
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define NoiseGenerator_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define NoiseGenerator_ClkSp_CtrlReg__2__MASK 0x04u
#define NoiseGenerator_ClkSp_CtrlReg__2__POS 2
#define NoiseGenerator_ClkSp_CtrlReg__3__MASK 0x08u
#define NoiseGenerator_ClkSp_CtrlReg__3__POS 3
#define NoiseGenerator_ClkSp_CtrlReg__4__MASK 0x10u
#define NoiseGenerator_ClkSp_CtrlReg__4__POS 4
#define NoiseGenerator_ClkSp_CtrlReg__5__MASK 0x20u
#define NoiseGenerator_ClkSp_CtrlReg__5__POS 5
#define NoiseGenerator_ClkSp_CtrlReg__6__MASK 0x40u
#define NoiseGenerator_ClkSp_CtrlReg__6__POS 6
#define NoiseGenerator_ClkSp_CtrlReg__7__MASK 0x80u
#define NoiseGenerator_ClkSp_CtrlReg__7__POS 7
#define NoiseGenerator_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define NoiseGenerator_ClkSp_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define NoiseGenerator_ClkSp_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define NoiseGenerator_ClkSp_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define NoiseGenerator_ClkSp_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define NoiseGenerator_ClkSp_CtrlReg__MASK 0xFDu
#define NoiseGenerator_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define NoiseGenerator_ClkSp_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK
#define NoiseGenerator_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define NoiseGenerator_b0_PRSdp_a__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define NoiseGenerator_b0_PRSdp_a__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define NoiseGenerator_b0_PRSdp_a__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define NoiseGenerator_b0_PRSdp_a__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define NoiseGenerator_b0_PRSdp_a__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define NoiseGenerator_b0_PRSdp_a__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define NoiseGenerator_b0_PRSdp_a__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define NoiseGenerator_b0_PRSdp_a__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define NoiseGenerator_b0_PRSdp_a__A0_REG CYREG_B0_UDB08_A0
#define NoiseGenerator_b0_PRSdp_a__A1_REG CYREG_B0_UDB08_A1
#define NoiseGenerator_b0_PRSdp_a__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define NoiseGenerator_b0_PRSdp_a__D0_REG CYREG_B0_UDB08_D0
#define NoiseGenerator_b0_PRSdp_a__D1_REG CYREG_B0_UDB08_D1
#define NoiseGenerator_b0_PRSdp_a__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define NoiseGenerator_b0_PRSdp_a__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define NoiseGenerator_b0_PRSdp_a__F0_REG CYREG_B0_UDB08_F0
#define NoiseGenerator_b0_PRSdp_a__F1_REG CYREG_B0_UDB08_F1
#define NoiseGenerator_b0_PRSdp_a__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define NoiseGenerator_b0_PRSdp_a__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define NoiseGenerator_b1_PRSdp_b__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define NoiseGenerator_b1_PRSdp_b__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define NoiseGenerator_b1_PRSdp_b__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define NoiseGenerator_b1_PRSdp_b__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define NoiseGenerator_b1_PRSdp_b__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define NoiseGenerator_b1_PRSdp_b__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define NoiseGenerator_b1_PRSdp_b__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define NoiseGenerator_b1_PRSdp_b__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define NoiseGenerator_b1_PRSdp_b__A0_REG CYREG_B0_UDB11_A0
#define NoiseGenerator_b1_PRSdp_b__A1_REG CYREG_B0_UDB11_A1
#define NoiseGenerator_b1_PRSdp_b__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define NoiseGenerator_b1_PRSdp_b__D0_REG CYREG_B0_UDB11_D0
#define NoiseGenerator_b1_PRSdp_b__D1_REG CYREG_B0_UDB11_D1
#define NoiseGenerator_b1_PRSdp_b__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define NoiseGenerator_b1_PRSdp_b__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define NoiseGenerator_b1_PRSdp_b__F0_REG CYREG_B0_UDB11_F0
#define NoiseGenerator_b1_PRSdp_b__F1_REG CYREG_B0_UDB11_F1
#define NoiseGenerator_b1_PRSdp_b__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define NoiseGenerator_b1_PRSdp_b__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define NoiseGenerator_b2_PRSdp_c__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define NoiseGenerator_b2_PRSdp_c__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define NoiseGenerator_b2_PRSdp_c__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define NoiseGenerator_b2_PRSdp_c__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define NoiseGenerator_b2_PRSdp_c__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define NoiseGenerator_b2_PRSdp_c__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define NoiseGenerator_b2_PRSdp_c__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define NoiseGenerator_b2_PRSdp_c__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define NoiseGenerator_b2_PRSdp_c__A0_REG CYREG_B0_UDB05_A0
#define NoiseGenerator_b2_PRSdp_c__A1_REG CYREG_B0_UDB05_A1
#define NoiseGenerator_b2_PRSdp_c__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define NoiseGenerator_b2_PRSdp_c__D0_REG CYREG_B0_UDB05_D0
#define NoiseGenerator_b2_PRSdp_c__D1_REG CYREG_B0_UDB05_D1
#define NoiseGenerator_b2_PRSdp_c__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define NoiseGenerator_b2_PRSdp_c__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define NoiseGenerator_b2_PRSdp_c__F0_REG CYREG_B0_UDB05_F0
#define NoiseGenerator_b2_PRSdp_c__F1_REG CYREG_B0_UDB05_F1
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define NoiseGenerator_b3_PRSdp_d_PO__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define NoiseGenerator_b3_PRSdp_d_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define NoiseGenerator_b3_PRSdp_d_PO__CONTROL_REG CYREG_B1_UDB07_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__COUNT_REG CYREG_B1_UDB07_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define NoiseGenerator_b3_PRSdp_d_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define NoiseGenerator_b3_PRSdp_d_PO__PERIOD_REG CYREG_B1_UDB07_MSK
#define NoiseGenerator_b3_PRSdp_d_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define NoiseGenerator_b3_PRSdp_d__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define NoiseGenerator_b3_PRSdp_d__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define NoiseGenerator_b3_PRSdp_d__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define NoiseGenerator_b3_PRSdp_d__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define NoiseGenerator_b3_PRSdp_d__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define NoiseGenerator_b3_PRSdp_d__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define NoiseGenerator_b3_PRSdp_d__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define NoiseGenerator_b3_PRSdp_d__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define NoiseGenerator_b3_PRSdp_d__A0_REG CYREG_B1_UDB07_A0
#define NoiseGenerator_b3_PRSdp_d__A1_REG CYREG_B1_UDB07_A1
#define NoiseGenerator_b3_PRSdp_d__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define NoiseGenerator_b3_PRSdp_d__D0_REG CYREG_B1_UDB07_D0
#define NoiseGenerator_b3_PRSdp_d__D1_REG CYREG_B1_UDB07_D1
#define NoiseGenerator_b3_PRSdp_d__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define NoiseGenerator_b3_PRSdp_d__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define NoiseGenerator_b3_PRSdp_d__F0_REG CYREG_B1_UDB07_F0
#define NoiseGenerator_b3_PRSdp_d__F1_REG CYREG_B1_UDB07_F1
#define NoiseGenerator_b3_PRSdp_d__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define NoiseGenerator_b3_PRSdp_d__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* EnvelopeReset */
#define EnvelopeReset_Sync_ctrl_reg__0__MASK 0x01u
#define EnvelopeReset_Sync_ctrl_reg__0__POS 0
#define EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define EnvelopeReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define EnvelopeReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define EnvelopeReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define EnvelopeReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define EnvelopeReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define EnvelopeReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define EnvelopeReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define EnvelopeReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define EnvelopeReset_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define EnvelopeReset_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define EnvelopeReset_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define EnvelopeReset_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define EnvelopeReset_Sync_ctrl_reg__MASK 0x01u
#define EnvelopeReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define EnvelopeReset_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK
#define EnvelopeReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* Mixer_Control */
#define Mixer_Control_Sync_ctrl_reg__0__MASK 0x01u
#define Mixer_Control_Sync_ctrl_reg__0__POS 0
#define Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Mixer_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Mixer_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define Mixer_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define Mixer_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define Mixer_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Mixer_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define Mixer_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define Mixer_Control_Sync_ctrl_reg__1__MASK 0x02u
#define Mixer_Control_Sync_ctrl_reg__1__POS 1
#define Mixer_Control_Sync_ctrl_reg__2__MASK 0x04u
#define Mixer_Control_Sync_ctrl_reg__2__POS 2
#define Mixer_Control_Sync_ctrl_reg__3__MASK 0x08u
#define Mixer_Control_Sync_ctrl_reg__3__POS 3
#define Mixer_Control_Sync_ctrl_reg__4__MASK 0x10u
#define Mixer_Control_Sync_ctrl_reg__4__POS 4
#define Mixer_Control_Sync_ctrl_reg__5__MASK 0x20u
#define Mixer_Control_Sync_ctrl_reg__5__POS 5
#define Mixer_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Mixer_Control_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define Mixer_Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define Mixer_Control_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define Mixer_Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define Mixer_Control_Sync_ctrl_reg__MASK 0x3Fu
#define Mixer_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define Mixer_Control_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK
#define Mixer_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL

/* emFile_miso0 */
#define emFile_miso0__0__MASK 0x20u
#define emFile_miso0__0__PC CYREG_PRT0_PC5
#define emFile_miso0__0__PORT 0u
#define emFile_miso0__0__SHIFT 5
#define emFile_miso0__AG CYREG_PRT0_AG
#define emFile_miso0__AMUX CYREG_PRT0_AMUX
#define emFile_miso0__BIE CYREG_PRT0_BIE
#define emFile_miso0__BIT_MASK CYREG_PRT0_BIT_MASK
#define emFile_miso0__BYP CYREG_PRT0_BYP
#define emFile_miso0__CTL CYREG_PRT0_CTL
#define emFile_miso0__DM0 CYREG_PRT0_DM0
#define emFile_miso0__DM1 CYREG_PRT0_DM1
#define emFile_miso0__DM2 CYREG_PRT0_DM2
#define emFile_miso0__DR CYREG_PRT0_DR
#define emFile_miso0__INP_DIS CYREG_PRT0_INP_DIS
#define emFile_miso0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define emFile_miso0__LCD_EN CYREG_PRT0_LCD_EN
#define emFile_miso0__MASK 0x20u
#define emFile_miso0__PORT 0u
#define emFile_miso0__PRT CYREG_PRT0_PRT
#define emFile_miso0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define emFile_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define emFile_miso0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define emFile_miso0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define emFile_miso0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define emFile_miso0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define emFile_miso0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define emFile_miso0__PS CYREG_PRT0_PS
#define emFile_miso0__SHIFT 5
#define emFile_miso0__SLW CYREG_PRT0_SLW

/* emFile_mosi0 */
#define emFile_mosi0__0__MASK 0x02u
#define emFile_mosi0__0__PC CYREG_PRT0_PC1
#define emFile_mosi0__0__PORT 0u
#define emFile_mosi0__0__SHIFT 1
#define emFile_mosi0__AG CYREG_PRT0_AG
#define emFile_mosi0__AMUX CYREG_PRT0_AMUX
#define emFile_mosi0__BIE CYREG_PRT0_BIE
#define emFile_mosi0__BIT_MASK CYREG_PRT0_BIT_MASK
#define emFile_mosi0__BYP CYREG_PRT0_BYP
#define emFile_mosi0__CTL CYREG_PRT0_CTL
#define emFile_mosi0__DM0 CYREG_PRT0_DM0
#define emFile_mosi0__DM1 CYREG_PRT0_DM1
#define emFile_mosi0__DM2 CYREG_PRT0_DM2
#define emFile_mosi0__DR CYREG_PRT0_DR
#define emFile_mosi0__INP_DIS CYREG_PRT0_INP_DIS
#define emFile_mosi0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define emFile_mosi0__LCD_EN CYREG_PRT0_LCD_EN
#define emFile_mosi0__MASK 0x02u
#define emFile_mosi0__PORT 0u
#define emFile_mosi0__PRT CYREG_PRT0_PRT
#define emFile_mosi0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define emFile_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define emFile_mosi0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define emFile_mosi0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define emFile_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define emFile_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define emFile_mosi0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define emFile_mosi0__PS CYREG_PRT0_PS
#define emFile_mosi0__SHIFT 1
#define emFile_mosi0__SLW CYREG_PRT0_SLW

/* emFile_sclk0 */
#define emFile_sclk0__0__MASK 0x08u
#define emFile_sclk0__0__PC CYREG_PRT0_PC3
#define emFile_sclk0__0__PORT 0u
#define emFile_sclk0__0__SHIFT 3
#define emFile_sclk0__AG CYREG_PRT0_AG
#define emFile_sclk0__AMUX CYREG_PRT0_AMUX
#define emFile_sclk0__BIE CYREG_PRT0_BIE
#define emFile_sclk0__BIT_MASK CYREG_PRT0_BIT_MASK
#define emFile_sclk0__BYP CYREG_PRT0_BYP
#define emFile_sclk0__CTL CYREG_PRT0_CTL
#define emFile_sclk0__DM0 CYREG_PRT0_DM0
#define emFile_sclk0__DM1 CYREG_PRT0_DM1
#define emFile_sclk0__DM2 CYREG_PRT0_DM2
#define emFile_sclk0__DR CYREG_PRT0_DR
#define emFile_sclk0__INP_DIS CYREG_PRT0_INP_DIS
#define emFile_sclk0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define emFile_sclk0__LCD_EN CYREG_PRT0_LCD_EN
#define emFile_sclk0__MASK 0x08u
#define emFile_sclk0__PORT 0u
#define emFile_sclk0__PRT CYREG_PRT0_PRT
#define emFile_sclk0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define emFile_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define emFile_sclk0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define emFile_sclk0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define emFile_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define emFile_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define emFile_sclk0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define emFile_sclk0__PS CYREG_PRT0_PS
#define emFile_sclk0__SHIFT 3
#define emFile_sclk0__SLW CYREG_PRT0_SLW

/* VoiceA_clock */
#define VoiceA_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define VoiceA_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define VoiceA_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define VoiceA_clock__CFG2_SRC_SEL_MASK 0x07u
#define VoiceA_clock__INDEX 0x03u
#define VoiceA_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define VoiceA_clock__PM_ACT_MSK 0x08u
#define VoiceA_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define VoiceA_clock__PM_STBY_MSK 0x08u

/* VoiceB_clock */
#define VoiceB_clock__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define VoiceB_clock__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define VoiceB_clock__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define VoiceB_clock__CFG2_SRC_SEL_MASK 0x07u
#define VoiceB_clock__INDEX 0x06u
#define VoiceB_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define VoiceB_clock__PM_ACT_MSK 0x40u
#define VoiceB_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define VoiceB_clock__PM_STBY_MSK 0x40u

/* VoiceC_clock */
#define VoiceC_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define VoiceC_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define VoiceC_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define VoiceC_clock__CFG2_SRC_SEL_MASK 0x07u
#define VoiceC_clock__INDEX 0x04u
#define VoiceC_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define VoiceC_clock__PM_ACT_MSK 0x10u
#define VoiceC_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define VoiceC_clock__PM_STBY_MSK 0x10u

/* Noise_clock */
#define Noise_clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Noise_clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Noise_clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Noise_clock__CFG2_SRC_SEL_MASK 0x07u
#define Noise_clock__INDEX 0x05u
#define Noise_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Noise_clock__PM_ACT_MSK 0x20u
#define Noise_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Noise_clock__PM_STBY_MSK 0x20u

/* Pushbuttons */
#define Pushbuttons_sts_sts_reg__0__MASK 0x01u
#define Pushbuttons_sts_sts_reg__0__POS 0
#define Pushbuttons_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Pushbuttons_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define Pushbuttons_sts_sts_reg__1__MASK 0x02u
#define Pushbuttons_sts_sts_reg__1__POS 1
#define Pushbuttons_sts_sts_reg__MASK 0x03u
#define Pushbuttons_sts_sts_reg__MASK_REG CYREG_B0_UDB13_MSK
#define Pushbuttons_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Pushbuttons_sts_sts_reg__STATUS_REG CYREG_B0_UDB13_ST

/* Reset_clock */
#define Reset_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Reset_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Reset_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Reset_clock__CFG2_SRC_SEL_MASK 0x07u
#define Reset_clock__INDEX 0x02u
#define Reset_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Reset_clock__PM_ACT_MSK 0x04u
#define Reset_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Reset_clock__PM_STBY_MSK 0x04u

/* Audio_Pin */
#define Audio_Pin__0__MASK 0x40u
#define Audio_Pin__0__PC CYREG_PRT3_PC6
#define Audio_Pin__0__PORT 3u
#define Audio_Pin__0__SHIFT 6
#define Audio_Pin__AG CYREG_PRT3_AG
#define Audio_Pin__AMUX CYREG_PRT3_AMUX
#define Audio_Pin__BIE CYREG_PRT3_BIE
#define Audio_Pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define Audio_Pin__BYP CYREG_PRT3_BYP
#define Audio_Pin__CTL CYREG_PRT3_CTL
#define Audio_Pin__DM0 CYREG_PRT3_DM0
#define Audio_Pin__DM1 CYREG_PRT3_DM1
#define Audio_Pin__DM2 CYREG_PRT3_DM2
#define Audio_Pin__DR CYREG_PRT3_DR
#define Audio_Pin__INP_DIS CYREG_PRT3_INP_DIS
#define Audio_Pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Audio_Pin__LCD_EN CYREG_PRT3_LCD_EN
#define Audio_Pin__MASK 0x40u
#define Audio_Pin__PORT 3u
#define Audio_Pin__PRT CYREG_PRT3_PRT
#define Audio_Pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Audio_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Audio_Pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Audio_Pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Audio_Pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Audio_Pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Audio_Pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Audio_Pin__PS CYREG_PRT3_PS
#define Audio_Pin__SHIFT 6
#define Audio_Pin__SLW CYREG_PRT3_SLW

/* SW2 */
#define SW2__0__MASK 0x02u
#define SW2__0__PC CYREG_PRT6_PC1
#define SW2__0__PORT 6u
#define SW2__0__SHIFT 1
#define SW2__AG CYREG_PRT6_AG
#define SW2__AMUX CYREG_PRT6_AMUX
#define SW2__BIE CYREG_PRT6_BIE
#define SW2__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW2__BYP CYREG_PRT6_BYP
#define SW2__CTL CYREG_PRT6_CTL
#define SW2__DM0 CYREG_PRT6_DM0
#define SW2__DM1 CYREG_PRT6_DM1
#define SW2__DM2 CYREG_PRT6_DM2
#define SW2__DR CYREG_PRT6_DR
#define SW2__INP_DIS CYREG_PRT6_INP_DIS
#define SW2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW2__LCD_EN CYREG_PRT6_LCD_EN
#define SW2__MASK 0x02u
#define SW2__PORT 6u
#define SW2__PRT CYREG_PRT6_PRT
#define SW2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW2__PS CYREG_PRT6_PS
#define SW2__SHIFT 1
#define SW2__SLW CYREG_PRT6_SLW

/* SW3 */
#define SW3__0__MASK 0x20u
#define SW3__0__PC CYREG_IO_PC_PRT15_PC5
#define SW3__0__PORT 15u
#define SW3__0__SHIFT 5
#define SW3__AG CYREG_PRT15_AG
#define SW3__AMUX CYREG_PRT15_AMUX
#define SW3__BIE CYREG_PRT15_BIE
#define SW3__BIT_MASK CYREG_PRT15_BIT_MASK
#define SW3__BYP CYREG_PRT15_BYP
#define SW3__CTL CYREG_PRT15_CTL
#define SW3__DM0 CYREG_PRT15_DM0
#define SW3__DM1 CYREG_PRT15_DM1
#define SW3__DM2 CYREG_PRT15_DM2
#define SW3__DR CYREG_PRT15_DR
#define SW3__INP_DIS CYREG_PRT15_INP_DIS
#define SW3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SW3__LCD_EN CYREG_PRT15_LCD_EN
#define SW3__MASK 0x20u
#define SW3__PORT 15u
#define SW3__PRT CYREG_PRT15_PRT
#define SW3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SW3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SW3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SW3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SW3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SW3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SW3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SW3__PS CYREG_PRT15_PS
#define SW3__SHIFT 5
#define SW3__SLW CYREG_PRT15_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyRefreshInterval_clock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define CyRefreshInterval_clock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define CyRefreshInterval_clock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define CyRefreshInterval_clock__CFG2_SRC_SEL_MASK 0x07u
#define CyRefreshInterval_clock__INDEX 0x01u
#define CyRefreshInterval_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CyRefreshInterval_clock__PM_ACT_MSK 0x02u
#define CyRefreshInterval_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CyRefreshInterval_clock__PM_STBY_MSK 0x02u
#define CySYNTH_MASTER_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CySYNTH_MASTER_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CySYNTH_MASTER_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CySYNTH_MASTER_CLK__CFG2_SRC_SEL_MASK 0x07u
#define CySYNTH_MASTER_CLK__INDEX 0x00u
#define CySYNTH_MASTER_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CySYNTH_MASTER_CLK__PM_ACT_MSK 0x01u
#define CySYNTH_MASTER_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CySYNTH_MASTER_CLK__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
