#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 11 06:51:13 2020
# Process ID: 2512
# Current directory: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20104 C:\Users\OAkun\Desktop\PersonalProject\HDMIZYBO\HDMIZYBOZ7BreakoutFinal\HDMIZYBOZ7BreakoutFinal.xpr
# Log file: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/vivado.log
# Journal file: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBOZ7BreakoutFinal' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/OAkun/Desktop/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'; using path 'C:/Users/OAkun/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1049.023 ; gain = 93.695
update_compile_order -fileset sources_1
open_bd_design {C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd}
Adding component instance block -- xilinx.com:module_ref:dvid_generator:1.0 - dvid_generator_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:module_ref:BreakoutPixelGenerator:1.0 - BreakoutPixelGenerat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /dvid_generator_0/clk_vga(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /BreakoutPixelGenerat_0/tick(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_dvi(clk) and /dvid_generator_0/clk_dvi(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_dvin(clk) and /dvid_generator_0/clk_dvin(undef)
Successfully read diagram <HDMIZYBOZ7> from BD file <C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1186.211 ; gain = 0.000
write_bd_layout -format pdf -orientation portrait C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.sdk/HDMIZYBOZ7.pdf
ERROR: [BD 5-358] Parent directory 'C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.sdk' does not exist.
write_bd_layout -format pdf -orientation portrait {C:/Users/OAkun/Desktop/PersonalProject/New folder/HDMIZYBOZ7Breakout/HDMIZYBOZ7Breakout.sdk/HDMIZYBOZ7.pdf}
C:/Users/OAkun/Desktop/PersonalProject/New folder/HDMIZYBOZ7Breakout/HDMIZYBOZ7Breakout.sdk/HDMIZYBOZ7.pdf
update_module_reference HDMIZYBOZ7_BreakoutPixelGenerat_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd'
INFO: [IP_Flow 19-3420] Updated HDMIZYBOZ7_BreakoutPixelGenerat_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /BreakoutPixelGenerat_0_upgraded_ipi/tick(undef)
Wrote  : <C:\Users\OAkun\Desktop\PersonalProject\HDMIZYBO\HDMIZYBOZ7BreakoutFinal\HDMIZYBOZ7BreakoutFinal.srcs\sources_1\bd\HDMIZYBOZ7\HDMIZYBOZ7.bd> 
Wrote  : <C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/ui/bd_66f90661.ui> 
make_wrapper -files [get_files C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvid_generator_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMIZYBOZ7_dvid_generator_0_0_clk_p 
WARNING: [BD 41-927] Following properties on pin /dvid_generator_0/clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMIZYBOZ7_dvid_generator_0_0_clk_n 
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
Wrote  : <C:\Users\OAkun\Desktop\PersonalProject\HDMIZYBO\HDMIZYBOZ7BreakoutFinal\HDMIZYBOZ7BreakoutFinal.srcs\sources_1\bd\HDMIZYBOZ7\HDMIZYBOZ7.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1295.504 ; gain = 109.293
make_wrapper -files [get_files C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd] -top
INFO: [BD 41-1662] The design 'HDMIZYBOZ7.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'HDMIZYBOZ7.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BreakoutPixelGenerat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvid_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for HDMIZYBOZ7_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hw_handoff/HDMIZYBOZ7.hwh
Generated Block Design Tcl file C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hw_handoff/HDMIZYBOZ7_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMIZYBOZ7_auto_pc_0, cache-ID = 2d0b21200dc3d950; cache size = 5.614 MB.
[Wed Nov 11 12:31:38 2020] Launched HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1, synth_1...
Run output will be captured here:
HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1/runme.log
synth_1: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/synth_1/runme.log
[Wed Nov 11 12:31:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1411.320 ; gain = 57.105
update_module_reference HDMIZYBOZ7_BreakoutPixelGenerat_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd'
INFO: [IP_Flow 19-3420] Updated HDMIZYBOZ7_BreakoutPixelGenerat_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /BreakoutPixelGenerat_0_upgraded_ipi/tick(undef)
Wrote  : <C:\Users\OAkun\Desktop\PersonalProject\HDMIZYBO\HDMIZYBOZ7BreakoutFinal\HDMIZYBOZ7BreakoutFinal.srcs\sources_1\bd\HDMIZYBOZ7\HDMIZYBOZ7.bd> 
make_wrapper -files [get_files C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvid_generator_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMIZYBOZ7_dvid_generator_0_0_clk_p 
WARNING: [BD 41-927] Following properties on pin /dvid_generator_0/clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMIZYBOZ7_dvid_generator_0_0_clk_n 
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
Wrote  : <C:\Users\OAkun\Desktop\PersonalProject\HDMIZYBO\HDMIZYBOZ7BreakoutFinal\HDMIZYBOZ7BreakoutFinal.srcs\sources_1\bd\HDMIZYBOZ7\HDMIZYBOZ7.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
make_wrapper -files [get_files C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd] -top
INFO: [BD 41-1662] The design 'HDMIZYBOZ7.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'HDMIZYBOZ7.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BreakoutPixelGenerat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvid_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for HDMIZYBOZ7_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hw_handoff/HDMIZYBOZ7.hwh
Generated Block Design Tcl file C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hw_handoff/HDMIZYBOZ7_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMIZYBOZ7_auto_pc_0, cache-ID = 2d0b21200dc3d950; cache size = 5.614 MB.
[Wed Nov 11 12:36:34 2020] Launched HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1, synth_1...
Run output will be captured here:
HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1/runme.log
synth_1: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/synth_1/runme.log
[Wed Nov 11 12:36:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2252.223 ; gain = 0.000
update_module_reference HDMIZYBOZ7_BreakoutPixelGenerat_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd'
INFO: [IP_Flow 19-3420] Updated HDMIZYBOZ7_BreakoutPixelGenerat_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_vga(clk) and /BreakoutPixelGenerat_0_upgraded_ipi/tick(undef)
Wrote  : <C:\Users\OAkun\Desktop\PersonalProject\HDMIZYBO\HDMIZYBOZ7BreakoutFinal\HDMIZYBOZ7BreakoutFinal.srcs\sources_1\bd\HDMIZYBOZ7\HDMIZYBOZ7.bd> 
make_wrapper -files [get_files C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/HDMIZYBOZ7.bd] -top
WARNING: [BD 41-927] Following properties on pin /dvid_generator_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMIZYBOZ7_dvid_generator_0_0_clk_p 
WARNING: [BD 41-927] Following properties on pin /dvid_generator_0/clk_n have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=HDMIZYBOZ7_dvid_generator_0_0_clk_n 
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
Wrote  : <C:\Users\OAkun\Desktop\PersonalProject\HDMIZYBO\HDMIZYBOZ7BreakoutFinal\HDMIZYBOZ7BreakoutFinal.srcs\sources_1\bd\HDMIZYBOZ7\HDMIZYBOZ7.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'HDMIZYBOZ7.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_0/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1358] IP interface /axi_gpio_1/GPIO has associated board param GPIO_BOARD_INTERFACE, which is set to board part interface btns_4bits, but IP interface is not connected to any external port. To apply board automation generated constraints, please make it external.
CRITICAL WARNING: [BD 41-1077] Two separate IP interfaces "/axi_gpio_1/GPIO" and "/axi_gpio_0" should not be associated to common board_part interface "btns_4bits".
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/BreakoutPixelGenerat_0/player_name'(24) to net 'axi_gpio_2_gpio_io_o'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/sim/HDMIZYBOZ7.v
VHDL Output written to : C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hdl/HDMIZYBOZ7_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BreakoutPixelGenerat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvid_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '5e+07' specified for parameter 'FREQ_HZ(CLK)' for HDMIZYBOZ7_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hw_handoff/HDMIZYBOZ7.hwh
Generated Block Design Tcl file C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/hw_handoff/HDMIZYBOZ7_bd.tcl
Generated Hardware Definition File C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.srcs/sources_1/bd/HDMIZYBOZ7/synth/HDMIZYBOZ7.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP HDMIZYBOZ7_auto_pc_0, cache-ID = 2d0b21200dc3d950; cache size = 5.614 MB.
[Wed Nov 11 12:39:18 2020] Launched HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1, synth_1...
Run output will be captured here:
HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/HDMIZYBOZ7_BreakoutPixelGenerat_0_0_synth_1/runme.log
synth_1: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/synth_1/runme.log
[Wed Nov 11 12:39:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/OAkun/Desktop/PersonalProject/HDMIZYBO/HDMIZYBOZ7BreakoutFinal/HDMIZYBOZ7BreakoutFinal.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2252.223 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 12:46:36 2020...
