2024-02-01 08:29:03 - [INFO] - {{EXTRACTING FILES}} Extracting compressed files in: /home/vyom/Project/Counter_caravel_project
2024-02-01 08:29:03 - [INFO] - {{Project Type Info}} digital
2024-02-01 08:29:03 - [INFO] - {{Project GDS Info}} user_project_wrapper: d206d80ef7c8ed96bf9d9644eab651afade0a972
2024-02-01 08:29:04 - [INFO] - {{Tools Info}} KLayout: v0.28.12 | Magic: v8.3.452
2024-02-01 08:29:04 - [INFO] - {{PDKs Info}} SKY130A: 7198cf647113f56041e02abf3eb623692820c5e1 | Open PDKs: 78b7bc32ddb4b6f14f76883c2e2dc5b5de9d1cbc
2024-02-01 08:29:04 - [INFO] - {{START}} Precheck Started, the full log 'precheck.log' will be located in '/home/vyom/Project/Counter_caravel_project/precheck_results/01_FEB_2024___08_29_03/logs'
2024-02-01 08:29:04 - [INFO] - {{PRECHECK SEQUENCE}} Precheck will run the following checks: [License, Makefile, Default, Documentation, Consistency, GPIO-Defines, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea, OEB, LVS]
2024-02-01 08:29:04 - [INFO] - {{STEP UPDATE}} Executing Check 1 of 16: License
2024-02-01 08:29:05 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/vyom/Project/Counter_caravel_project.
2024-02-01 08:29:05 - [INFO] - {{MAIN LICENSE CHECK PASSED}} An approved LICENSE was found in project root.
2024-02-01 08:29:05 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/vyom/Project/Counter_caravel_project.
2024-02-01 08:29:06 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/vyom/Project/Counter_caravel_project.
2024-02-01 08:29:07 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/vyom/Project/Counter_caravel_project.
2024-02-01 08:29:08 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/vyom/Project/Counter_caravel_project.
2024-02-01 08:29:09 - [INFO] - An approved LICENSE (Apache-2.0) was found in /home/vyom/Project/Counter_caravel_project.
2024-02-01 08:29:09 - [INFO] - {{SUBMODULES LICENSE CHECK PASSED}} No prohibited LICENSE file(s) was found in project submodules
2024-02-01 08:29:10 - [WARNING] - {{SPDX COMPLIANCE CHECK FAILED}} Found 16 non-compliant file(s) with the SPDX Standard.
2024-02-01 08:29:10 - [INFO] - SPDX COMPLIANCE: NON-COMPLIANT FILE(S) PREVIEW: ['/home/vyom/Project/Counter_caravel_project/.readthedocs.yaml', '/home/vyom/Project/Counter_caravel_project/env/spef-mapping.tcl', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/cocotb_tests.py', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/design_info.yaml', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/user_proj_tests/user_proj_tests_gl.yaml', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/user_proj_tests/counter_la_clk/counter_la_clk.c', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/user_proj_tests/counter_la_reset/counter_la_reset.c', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/user_proj_tests/counter_la/counter_la.c', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/user_proj_tests/counter_wb/counter_wb.c', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/hello_world/hello_world.c', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/hello_world_uart/hello_world_uart.c', '/home/vyom/Project/Counter_caravel_project/verilog/dv/cocotb/gpio_test/gpio_test.c', '/home/vyom/Project/Counter_caravel_project/verilog/dv/io_ports/io_ports.lst', '/home/vyom/Project/Counter_caravel_project/verilog/dv/io_ports/io_ports.hexe', '/home/vyom/Project/Counter_caravel_project/verilog/rtl/counter.v']
2024-02-01 08:29:10 - [INFO] - For the full SPDX compliance report check: /home/vyom/Project/Counter_caravel_project/precheck_results/01_FEB_2024___08_29_03/logs/spdx_compliance_report.log
2024-02-01 08:29:10 - [INFO] - {{STEP UPDATE}} Executing Check 2 of 16: Makefile
2024-02-01 08:29:10 - [INFO] - {{MAKEFILE CHECK PASSED}} Makefile valid.
2024-02-01 08:29:10 - [INFO] - {{STEP UPDATE}} Executing Check 3 of 16: Default
2024-02-01 08:29:10 - [WARNING] - The provided 'README.md' is identical to the default 'README.md'
2024-02-01 08:29:10 - [WARNING] - {{README DEFAULT CHECK FAILED}} Project 'README.md' was not modified and is identical to the default 'README.md'
2024-02-01 08:29:11 - [INFO] - {{CONTENT DEFAULT CHECK PASSED}} Project 'gds' was modified and is not identical to the default 'gds'
2024-02-01 08:29:11 - [INFO] - {{STEP UPDATE}} Executing Check 4 of 16: Documentation
2024-02-01 08:29:12 - [INFO] - {{DOCUMENTATION CHECK PASSED}} Project documentation is appropriate.
2024-02-01 08:29:12 - [INFO] - {{STEP UPDATE}} Executing Check 5 of 16: Consistency
2024-02-01 08:29:17 - [INFO] - PORTS CHECK PASSED: Netlist user_project_wrapper ports match the golden wrapper ports
2024-02-01 08:29:17 - [INFO] - COMPLEXITY CHECK PASSED: Netlist user_project_wrapper contains at least 1 instances (1 instances). 
2024-02-01 08:29:17 - [INFO] - MODELING CHECK PASSED: Netlist user_project_wrapper is structural.
2024-02-01 08:29:17 - [INFO] - LAYOUT CHECK PASSED: The GDS layout for user_project_wrapper matches the provided structural netlist.
2024-02-01 08:29:17 - [INFO] - POWER CONNECTIONS CHECK PASSED: All instances in user_project_wrapper are connected to power
2024-02-01 08:29:17 - [INFO] - PORT TYPES CHECK PASSED: Netlist user_project_wrapper port types match the golden wrapper port types.
2024-02-01 08:29:17 - [INFO] - {{NETLIST CONSISTENCY CHECK PASSED}} user_project_wrapper netlist passed all consistency checks.
2024-02-01 08:29:17 - [INFO] - {{CONSISTENCY CHECK PASSED}} The user netlist and the top netlist are valid.
2024-02-01 08:29:18 - [INFO] - {{STEP UPDATE}} Executing Check 6 of 16: GPIO-Defines
2024-02-01 08:29:18 - [INFO] - GPIO-DEFINES: Checking verilog/rtl/user_defines.v, parsing files: ['/root/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_base.v', '/home/vyom/Project/Counter_caravel_project/verilog/rtl/user_defines.v', '/root/mpw_precheck/checks/gpio_defines_check/verilog_assets/gpio_modes_observe.v']
2024-02-01 08:29:19 - [CRITICAL] - {{GPIO-DEFINES: ERROR IN verilog/rtl/user_defines.v}} Directives(33) still placeholder (13'hXXXX) or not hex-literal: USER_CONFIG_GPIO_5_INIT=13'hXXXX USER_CONFIG_GPIO_6_INIT=13'hXXXX USER_CONFIG_GPIO_7_INIT=13'hXXXX USER_CONFIG_GPIO_8_INIT=13'hXXXX USER_CONFIG_GPIO_9_INIT=13'hXXXX USER_CONFIG_GPIO_10_INIT=13'hXXXX USER_CONFIG_GPIO_11_INIT=13'hXXXX USER_CONFIG_GPIO_12_INIT=13'hXXXX USER_CONFIG_GPIO_13_INIT=13'hXXXX USER_CONFIG_GPIO_14_INIT=13'hXXXX USER_CONFIG_GPIO_26_INIT=13'hXXXX USER_CONFIG_GPIO_27_INIT=13'hXXXX USER_CONFIG_GPIO_28_INIT=13'hXXXX USER_CONFIG_GPIO_29_INIT=13'hXXXX USER_CONFIG_GPIO_30_INIT=13'hXXXX USER_CONFIG_GPIO_31_INIT=13'hXXXX USER_CONFIG_GPIO_32_INIT=13'hXXXX USER_CONFIG_GPIO_33_INIT=13'hXXXX USER_CONFIG_GPIO_34_INIT=13'hXXXX USER_CONFIG_GPIO_35_INIT=13'hXXXX USER_CONFIG_GPIO_36_INIT=13'hXXXX USER_CONFIG_GPIO_37_INIT=13'hXXXX USER_CONFIG_GPIO_15_INIT=13'hXXXX USER_CONFIG_GPIO_16_INIT=13'hXXXX USER_CONFIG_GPIO_17_INIT=13'hXXXX USER_CONFIG_GPIO_18_INIT=13'hXXXX USER_CONFIG_GPIO_19_INIT=13'hXXXX USER_CONFIG_GPIO_20_INIT=13'hXXXX USER_CONFIG_GPIO_21_INIT=13'hXXXX USER_CONFIG_GPIO_22_INIT=13'hXXXX USER_CONFIG_GPIO_23_INIT=13'hXXXX USER_CONFIG_GPIO_24_INIT=13'hXXXX USER_CONFIG_GPIO_25_INIT=13'hXXXX.. No report generated.
2024-02-01 08:29:19 - [WARNING] - {{GPIO-DEFINES CHECK FAILED}} The user verilog/rtl/user_defines.v is not valid.
2024-02-01 08:29:19 - [INFO] - {{STEP UPDATE}} Executing Check 7 of 16: XOR
2024-02-01 08:29:36 - [INFO] - {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view /home/vyom/Project/Counter_caravel_project/precheck_results/01_FEB_2024___08_29_03/outputs/user_project_wrapper.xor.gds
2024-02-01 08:29:36 - [INFO] - {{XOR CHECK PASSED}} The GDS file has no XOR violations.
2024-02-01 08:29:36 - [INFO] - {{STEP UPDATE}} Executing Check 8 of 16: Magic DRC
2024-02-01 08:43:57 - [INFO] - 0 DRC violations
2024-02-01 08:43:57 - [INFO] - {{MAGIC DRC CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-02-01 08:43:57 - [INFO] - {{STEP UPDATE}} Executing Check 9 of 16: Klayout FEOL
2024-02-01 08:43:57 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-02-01 08:43:57 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/home/vyom/Project/Counter_caravel_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/vyom/Project/Counter_caravel_project/precheck_results/01_FEB_2024___08_29_03/outputs/reports/klayout_feol_check.xml -rd thr=8 -rd feol=true >& /home/vyom/Project/Counter_caravel_project/precheck_results/01_FEB_2024___08_29_03/logs/klayout_feol_check.log
2024-02-01 08:46:10 - [INFO] - No DRC Violations found
2024-02-01 08:46:10 - [INFO] - {{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
2024-02-01 08:46:10 - [INFO] - {{STEP UPDATE}} Executing Check 10 of 16: Klayout BEOL
2024-02-01 08:46:10 - [INFO] - in CUSTOM klayout_gds_drc_check
2024-02-01 08:46:10 - [INFO] - run: klayout -b -r /root/mpw_precheck/checks/tech-files/sky130A_mr.drc -rd input=/home/vyom/Project/Counter_caravel_project/gds/user_project_wrapper.gds -rd topcell=user_project_wrapper -rd report=/home/vyom/Project/Counter_caravel_project/precheck_results/01_FEB_2024___08_29_03/outputs/reports/klayout_beol_check.xml -rd thr=8 -rd beol=true >& /home/vyom/Project/Counter_caravel_project/precheck_results/01_FEB_2024___08_29_03/logs/klayout_beol_check.log
