INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'change_en' is not permitted [C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_tx.v:51]
ERROR: [VRFC 10-8530] module 'uart_tx' is ignored due to previous errors [C:/Xilinx/DigitalSystem/Homework2-UART/Homework2-UART.srcs/sources_1/new/uart_tx.v:1]
