\contentsline {section}{\numberline {1}Introduction}{3}{section.1}% 
\contentsline {section}{\numberline {2}VGA}{4}{section.2}% 
\contentsline {section}{\numberline {3}ADC}{6}{section.3}% 
\contentsline {section}{\numberline {4}Seven Segment Display}{7}{section.4}% 
\contentsline {section}{\numberline {5}Controls}{8}{section.5}% 
\contentsline {section}{\numberline {6}Measurement}{10}{section.6}% 
\contentsline {section}{\numberline {7}Problems Encountered}{11}{section.7}% 
\contentsline {section}{\numberline {8}Conclusion}{12}{section.8}% 
\contentsline {section}{\numberline {9}Appendix}{13}{section.9}% 
\contentsline {subsection}{\numberline {9.1}Appendix A - VGA Timing Specifications}{13}{subsection.9.1}% 
\contentsline {subsection}{\numberline {9.2}Appendix B - Number Split Module}{14}{subsection.9.2}% 
\contentsline {subsection}{\numberline {9.3}Appendix C - Generate Seven Segment Output Module}{15}{subsection.9.3}% 
\contentsline {subsection}{\numberline {9.4}Appendix D - Top Level RTL View}{16}{subsection.9.4}% 
\contentsline {subsection}{\numberline {9.5}Appendix E - Slower Clock RTL View}{17}{subsection.9.5}% 
\contentsline {subsection}{\numberline {9.6}Appendix F - VGA Top Level RTL View}{17}{subsection.9.6}% 
\contentsline {subsection}{\numberline {9.7}Appendix F - VGA HSync RTL View}{18}{subsection.9.7}% 
\contentsline {subsection}{\numberline {9.8}Appendix F - VGA VSync RTL View}{18}{subsection.9.8}% 
\contentsline {subsection}{\numberline {9.9}Appendix E - Measurement RTL View}{19}{subsection.9.9}% 
\contentsline {subsection}{\numberline {9.10}Appendix G - Seven Segment Display RTL View}{20}{subsection.9.10}% 
\contentsline {subsection}{\numberline {9.11}Appendix H - Sampler RTL View}{21}{subsection.9.11}% 
\contentsline {section}{References}{22}{figure.17}% 
