/* Copyright (C) 2018 RDA Technologies Limited and/or its affiliates("RDA").
 * All rights reserved.
 *
 * This software is supplied "AS IS" without any warranties.
 * RDA assumes no responsibility or liability for the use of the software,
 * conveys no license or title under any patent, copyright, or mask work
 * right to the product. RDA reserves the right to make changes in the
 * software without notification.  RDA also make no representation or
 * warranty that such application will be suitable for the specified use
 * without further testing or modification.
 */

#ifndef _SYS_IFC_H_
#define _SYS_IFC_H_

#ifdef CT_ASM
#error "You are trying to use in an assembly code the normal H description of 'sys_ifc'."
#endif

// =============================================================================
//  MACROS
// =============================================================================
#define SYS_IFC_ADDR_ALIGN (0)
#define SYS_IFC_TC_LEN (23)
#define SYS_IFC_STD_CHAN_NB (SYS_IFC_NB_STD_CHANNEL)
#define SYS_IFC_RFSPI_CHAN (2)

// =============================================================================
//  TYPES
// =============================================================================

// ============================================================================
// SYS_IFC_T
// -----------------------------------------------------------------------------
///
// =============================================================================
#if defined(REG_ADDRESS_FOR_GGE)
#define REG_SYS_IFC_BASE 0x00026000
#else
#define REG_SYS_IFC_BASE 0x40026000
#endif

typedef volatile struct
{
    REG32 get_ch;            //0x00000000
    REG32 dma_status;        //0x00000004
    REG32 debug_status;      //0x00000008
    REG32 Reserved_0000000C; //0x0000000C
    struct
    {
        REG32 control;    //0x00000010
        REG32 status;     //0x00000014
        REG32 start_addr; //0x00000018
        REG32 tc;         //0x0000001C
    } std_ch[SYS_IFC_STD_CHAN_NB];
    REG32 Reserved_00000030[20]; //0x00000030
    struct
    {
        REG32 ch_rfspi_control;    //0x00000080
        REG32 ch_rfspi_status;     //0x00000084
        REG32 ch_rfspi_start_addr; //0x00000088
        REG32 ch_rfspi_end_addr;   //0x0000008C
        REG32 ch_rfspi_tc;         //0x00000090
    } rfspi_ch[SYS_IFC_RFSPI_CHAN];
} HWP_SYS_IFC_T;

#define hwp_sysIfc ((HWP_SYS_IFC_T *)REG_ACCESS_ADDRESS(REG_SYS_IFC_BASE))

//get_ch
typedef union {
    REG32 v;
    struct
    {
        REG32 ch_to_use : 4; // [3:0], read only
        REG32 __31_4 : 28;
    } b;
} REG_SYS_IFC_GET_CH_T;

//dma_status
typedef union {
    REG32 v;
    struct
    {
        REG32 ch_enable : 4; // [3:0], read only
        REG32 __15_4 : 12;
        REG32 ch_busy : 2; // [17:16], read only
        REG32 __31_18 : 14;
    } b;
} REG_SYS_IFC_DMA_STATUS_T;

//debug_status
typedef union {
    REG32 v;
    struct
    {
        REG32 dbg_status : 1; // [0], read only
        REG32 __31_1 : 31;
    } b;
} REG_SYS_IFC_DEBUG_STATUS_T;

//control
typedef union {
    REG32 v;
    struct
    {
        REG32 enable : 1;        // [0]
        REG32 disable : 1;       // [1]
        REG32 ch_rd_hw_exch : 1; // [2]
        REG32 ch_wr_hw_exch : 1; // [3]
        REG32 autodisable : 1;   // [4]
        REG32 size : 1;          // [5]
        REG32 __7_6 : 2;
        REG32 req_src : 5; // [12:8]
        REG32 __15_13 : 3;
        REG32 flush : 1;            // [16]
        REG32 max_burst_length : 2; // [18:17]
        REG32 __31_19 : 13;
    } b;
} REG_SYS_IFC_CONTROL_T;

//status
typedef union {
    REG32 v;
    struct
    {
        REG32 enable : 1; // [0], read only
        REG32 __3_1 : 3;
        REG32 fifo_empty : 1; // [4], read only
        REG32 __31_5 : 27;
    } b;
} REG_SYS_IFC_STATUS_T;

//tc
typedef union {
    REG32 v;
    struct
    {
        REG32 tc : 23; // [22:0]
        REG32 __31_23 : 9;
    } b;
} REG_SYS_IFC_TC_T;

//ch_rfspi_control
typedef union {
    REG32 v;
    struct
    {
        REG32 enable : 1;  // [0], write set
        REG32 disable : 1; // [1], write clear
        REG32 __31_2 : 30;
    } b;
} REG_SYS_IFC_CH_RFSPI_CONTROL_T;

//ch_rfspi_status
typedef union {
    REG32 v;
    struct
    {
        REG32 enable : 1; // [0], read only
        REG32 __3_1 : 3;
        REG32 fifo_empty : 1; // [4], read only
        REG32 __7_5 : 3;
        REG32 fifo_level : 5; // [12:8], read only
        REG32 __31_13 : 19;
    } b;
} REG_SYS_IFC_CH_RFSPI_STATUS_T;

//ch_rfspi_tc
typedef union {
    REG32 v;
    struct
    {
        REG32 tc : 14; // [13:0]
        REG32 __31_14 : 18;
    } b;
} REG_SYS_IFC_CH_RFSPI_TC_T;

#endif
