/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/tmr_manager_v1_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap tmr_manager_v1_0_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/tmr_manager_v1_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work tmr_manager_v1_0_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/tmr_manager_v1_0_3/.cxl.vhdl.tmr_manager_v1_0_3.tmr_manager_v1_0_3.lin64.cmf
