
---------- Begin Simulation Statistics ----------
final_tick                               116146637500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    506                       # Simulator instruction rate (inst/s)
host_mem_usage                               28527368                       # Number of bytes of host memory used
host_op_rate                                      519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                137300.70                       # Real time elapsed on the host
host_tick_rate                                 429354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69456541                       # Number of instructions simulated
sim_ops                                      71294462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058951                       # Number of seconds simulated
sim_ticks                                 58950602500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.650353                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249490                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               325491                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4079                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            309168                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39893                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           48625                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8732                       # Number of indirect misses.
system.cpu.branchPred.lookups                  561059                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   95106                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5333                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3153632                       # Number of instructions committed
system.cpu.committedOps                       3499365                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.730047                       # CPI: cycles per instruction
system.cpu.discardedOps                         58999                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1813375                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            749579                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           347607                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7476979                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.268093                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4062                       # number of quiesce instructions executed
system.cpu.numCycles                         11763195                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4062                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2127154     60.79%     60.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9418      0.27%     61.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                 832243     23.78%     84.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite                530550     15.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3499365                       # Class of committed instruction
system.cpu.quiesceCycles                     82557769                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4286216                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          838                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39995                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1751906                       # Transaction distribution
system.membus.trans_dist::ReadResp            1770203                       # Transaction distribution
system.membus.trans_dist::WriteReq             888904                       # Transaction distribution
system.membus.trans_dist::WriteResp            888904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3959                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15941                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1786                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1787                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14614                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3690                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        43651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        43651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5199043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5199043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5341694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       935296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       935296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        32740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       601920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90082                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       726726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    166368372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    166368372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168030394                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2662493                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000323                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017969                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2661633     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     860      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2662493                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6794301795                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            84100125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43150437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15988750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76746615                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10709534078                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           73697750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3335131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       833783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4168914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       833783                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3335131                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4168914                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4168914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4168914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8337828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1779712                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1779712                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3604992                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3604992                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        66200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       114784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       163936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10395654                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10477574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3330                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3330                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10769408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55902                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        90082                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1836124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2622556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166330380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167641100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        53196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        53196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    171340822                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18478897750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11758355                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          720                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14961184227                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8946432000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6670263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2501348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3335131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12506742                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3335131                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2501348                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5836480                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6670263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5836480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5836480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18343222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        53196                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       200652                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1665                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149121                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2501348                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5836480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8337828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2501348                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       902383                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3403731                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2501348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8337828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       902383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11741559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1747813                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1747805                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       851712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       851712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5156870                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1676                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5199042                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    165019660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        53196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    166368308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3151086                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3151086    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3151086                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7312717545                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9590704000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    609750918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14452236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22234209                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    646437363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16675657                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16694588                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     33370244                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    626426575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31146823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22234209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    679807607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    165478412                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     53411840                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    219480076                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    112918540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    209256460                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41369603                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1669120                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43057155                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3528707                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27613187                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6670263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2807069054                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    906044005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3335131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3723118453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1634214341                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1915477285                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3549691625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6670263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4441283395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2821521290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3335131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7272810079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       935296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       937280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       935296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       935296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14614                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           31                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14645                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15865758                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        33655                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15899413                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15865758                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15865758                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15865758                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        33655                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15899413                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    111607820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        53260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         348480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112207284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       253376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     53411840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54762944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1743875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1753251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3959                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       834560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             855671                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3354062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1893243076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       903468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5911390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1903411997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4298107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14452236                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    906044005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3335131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       833783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            928963262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4298107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     17806298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2799287081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3335131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       833783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       903468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5911390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2832375259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2575937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003335385500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1376                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1376                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3151854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             910350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1753258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     855671                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1753258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   855671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             53483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             53457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             53449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             53491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            53501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            53467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            53468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            53471                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56541125465                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8753795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102498549215                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32295.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58545.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1588                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1632829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  795408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1753252                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               855671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1541058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.138144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.494171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.385068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4607      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4595      2.58%      5.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2692      1.51%      6.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3076      1.73%      8.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3055      1.71%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3096      1.74%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2461      1.38%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2603      1.46%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152006     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178191                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1272.348110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1400.118332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           629     45.71%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.07%     45.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.07%     45.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     45.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     46.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.07%     46.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.07%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           87      6.32%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     52.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     52.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     52.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.15%     52.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          487     35.39%     88.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           80      5.81%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.22%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      0.73%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           69      5.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     621.851017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    221.123593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    491.145624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            496     36.05%     36.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            32      2.33%     38.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.87%     39.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.15%     39.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.29%     39.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.29%     39.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.36%     40.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.29%     40.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      1.16%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          801     58.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1376                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112048576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54762688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112207732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54762944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1900.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       928.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1903.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    928.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58950645625                       # Total gap between requests
system.mem_ctrls.avgGap                      22595.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197724                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    111447948                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        53644                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       348480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       255040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     53411840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3354062.411830311641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1890531110.347854375839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 909982.217738996027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5911389.964165336452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4326334.069274355657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14452235.666293656453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 906044005.233025431633                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3335131.307606228627                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 801213.185225715046                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1743875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3959                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       834560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    180252945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102020065230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     77119780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    221111260                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  62504868435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  62299488970                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 970523352685                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  27438049375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3100968500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58221.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58501.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     91591.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40608.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15788044.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4679949.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1162916.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8931656.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4037719.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         87930802.124994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61372079.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3184240218.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1189185449.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     564367948.199914                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     885715053.074816                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     496468548.000027                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6469280099.400404                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        109.740695                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25648465055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3189060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30115378445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8124                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4062                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12703279.634417                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    60680607.680465                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4062    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        94250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545327375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4062                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     64545915625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  51600721875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1117664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1117664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1117664                       # number of overall hits
system.cpu.icache.overall_hits::total         1117664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14614                       # number of overall misses
system.cpu.icache.overall_misses::total         14614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    635031250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    635031250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    635031250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    635031250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1132278                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1132278                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1132278                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1132278                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012907                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012907                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012907                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012907                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43453.623238                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43453.623238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43453.623238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43453.623238                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    612218875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    612218875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    612218875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    612218875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012907                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012907                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012907                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012907                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41892.628644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41892.628644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41892.628644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41892.628644                       # average overall mshr miss latency
system.cpu.icache.replacements                  14423                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1117664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1117664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    635031250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    635031250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1132278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1132278                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012907                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012907                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43453.623238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43453.623238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    612218875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    612218875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41892.628644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41892.628644                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.086070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2709729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14423                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            187.875546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.086070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800949                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800949                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2279170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2279170                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1322964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1322964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1322964                       # number of overall hits
system.cpu.dcache.overall_hits::total         1322964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7142                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7142                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7142                       # number of overall misses
system.cpu.dcache.overall_misses::total          7142                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    518910250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    518910250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    518910250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    518910250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1330106                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1330106                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1330106                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1330106                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005369                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72656.153738                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72656.153738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72656.153738                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72656.153738                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3959                       # number of writebacks
system.cpu.dcache.writebacks::total              3959                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1666                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41285                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41285                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    400573500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    400573500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    400573500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    400573500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     88971125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     88971125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73150.748722                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73150.748722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73150.748722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73150.748722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2155.047233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2155.047233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       833931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          833931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    284862500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    284862500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       837626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       837626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77094.046008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77094.046008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3690                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4093                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4093                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    278884375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    278884375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     88971125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88971125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75578.421409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75578.421409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21737.387002                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21737.387002                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       489033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         489033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    234047750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    234047750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       492480                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       492480                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67898.970119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67898.970119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1661                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1661                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121689125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121689125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68135.008399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68135.008399                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              171906                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.386891                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5325901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5325901                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116146637500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               116147938750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    506                       # Simulator instruction rate (inst/s)
host_mem_usage                               28527368                       # Number of bytes of host memory used
host_op_rate                                      519                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                137301.65                       # Real time elapsed on the host
host_tick_rate                                 429360                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69458039                       # Number of instructions simulated
sim_ops                                      71296311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058952                       # Number of seconds simulated
sim_ticks                                 58951903750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.639469                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  249568                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               325639                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4079                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20240                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            309209                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39893                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           48625                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8732                       # Number of indirect misses.
system.cpu.branchPred.lookups                  561296                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   95178                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5333                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3155130                       # Number of instructions committed
system.cpu.committedOps                       3501214                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.728936                       # CPI: cycles per instruction
system.cpu.discardedOps                         59046                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1814303                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            749982                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           347752                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7477278                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.268173                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4062                       # number of quiesce instructions executed
system.cpu.numCycles                         11765277                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4062                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2128223     60.79%     60.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9418      0.27%     61.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                 832671     23.78%     84.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite                530901     15.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3501214                       # Class of committed instruction
system.cpu.quiesceCycles                     82557769                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4287999                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          838                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19924                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40000                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1752023                       # Transaction distribution
system.membus.trans_dist::ReadResp            1770323                       # Transaction distribution
system.membus.trans_dist::WriteReq             888904                       # Transaction distribution
system.membus.trans_dist::WriteResp            888904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3960                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15942                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1786                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1787                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3692                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        43653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        43653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16370                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        99006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5199277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5199277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5341936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       935360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       935360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        32740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       602112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        90082                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       726918                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    166375860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    166375860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168038138                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2662613                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000323                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017969                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2661753     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     860      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2662613                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6794429170                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            84100125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            43152062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15988750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76757115                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10710169068                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           73702750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3335058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       833764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4168822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       833764                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3335058                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4168822                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4168822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4168822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8337644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1779712                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1779712                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3605226                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3605226                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        35574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        66200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       114784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       163936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10395654                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10477574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10769876                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          946                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        32340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        55902                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        90082                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1836124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2622556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    166330380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    167641100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        60684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        60684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    171348310                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18479716750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11758823                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          720                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14961886227                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8946666000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6670115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2501293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3335058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12506466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3335058                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2501293                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5836351                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6670115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5836351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5836351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18342817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        60684                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       208140                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1899                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149355                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2501293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5836351                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8337644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2501293                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1029382                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3530675                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2501293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8337644                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1029382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11868319                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1747930                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1747922                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       851712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       851712                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32816                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5156870                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1910                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5199276                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    165019660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        60684                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    166375796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3151203                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3151203    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3151203                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7312834545                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9591289000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38107872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9053880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    609737459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14451917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22233718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    646423094                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     16675288                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16694219                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     33369508                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    626412748                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     31146136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22233718                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    679792601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    165478412                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     53411840                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    219480076                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     96337920                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    112918540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    209256460                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     41369603                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1669120                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43057155                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24084480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3528707                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27613187                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      6670115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2807007093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    906024006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3335058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3723036273                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1634178269                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1915435004                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3549613273                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      6670115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4441185362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2821459010                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3335058                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7272649545                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       935360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       937344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       935360                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       935360                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14615                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           31                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14646                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15866494                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        33655                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15900148                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15866494                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15866494                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15866494                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        33655                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15900148                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    111607820                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        60940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         348608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112215092                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       253440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     53411840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54763008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1743875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1753373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       834560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             855672                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      3353988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1893201286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1033724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5913431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1903502429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4299098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14451917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    906024006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3335058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       833764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            928943843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4299098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     17805905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2799225292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3335058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       833764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1033724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5913431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2832446272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2575937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003335385500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1376                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1376                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3152073                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             910350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1753377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     855672                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1753377                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   855672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            109409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            109436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            109410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            109436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            109431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           109435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           109406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             53483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             53457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             53449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             53491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            53501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            53467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            53468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            53471                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56544418685                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8754395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102504992435                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32294.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58544.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1588                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1632940                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  795408                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     6                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1753371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               855672                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1541152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   61745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  61684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 135439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.136701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.487713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.389243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4608      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4595      2.58%      5.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2692      1.51%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3076      1.73%      8.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3055      1.71%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3096      1.74%     11.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2461      1.38%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2603      1.46%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       152013     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178199                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1272.348110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1400.118332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           629     45.71%     45.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.07%     45.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.07%     45.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     45.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     46.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.07%     46.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.07%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           87      6.32%     52.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     52.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     52.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.07%     52.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.15%     52.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          487     35.39%     88.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           80      5.81%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.22%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      0.73%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           69      5.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1376                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     621.851017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    221.123593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    491.145624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            496     36.05%     36.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            32      2.33%     38.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      0.87%     39.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.15%     39.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.29%     39.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.29%     39.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      0.36%     40.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.29%     40.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      1.16%     41.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          801     58.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1376                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112056256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  159872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                54762688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112215348                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54763008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1900.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       928.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1903.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    928.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58951945625                       # Total gap between requests
system.mem_ctrls.avgGap                      22595.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197724                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    111447948                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        61196                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       348608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       255040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     53411840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 3353988.377347355708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1890489380.506223201752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1038066.561166822328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5913430.743108104914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4326238.573762768880                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14451916.660961097106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 906024006.052561163902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3335057.690991022624                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 801195.499984171474                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1743875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5447                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       834560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    180252945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102020065230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     83471500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    221202760                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  62504868435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  62299488970                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 970523352685                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  27438049375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3100968500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58221.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58501.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     87040.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40610.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15784057.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   4679949.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1162916.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8931656.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4037719.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         87935242.949994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61374835.199994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3184462106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1189185449.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     564367948.199914                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     885750225.862316                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     496468548.000027                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6469544355.712904                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        109.742755                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25648465055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3189060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30116679695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8124                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4062                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     12703279.634417                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    60680607.680465                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4062    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        94250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545327375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4062                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     64547216875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  51600721875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1118149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1118149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1118149                       # number of overall hits
system.cpu.icache.overall_hits::total         1118149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14615                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14615                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14615                       # number of overall misses
system.cpu.icache.overall_misses::total         14615                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    635074375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    635074375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    635074375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    635074375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1132764                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1132764                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1132764                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1132764                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012902                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012902                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012902                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012902                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43453.600753                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43453.600753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43453.600753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43453.600753                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14615                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14615                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14615                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14615                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    612260750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    612260750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    612260750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    612260750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012902                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012902                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012902                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012902                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41892.627438                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41892.627438                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41892.627438                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41892.627438                       # average overall mshr miss latency
system.cpu.icache.replacements                  14423                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1118149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1118149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14615                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14615                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    635074375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    635074375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1132764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1132764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43453.600753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43453.600753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14615                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    612260750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    612260750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41892.627438                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41892.627438                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.086310                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22373128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14844                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1507.216923                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.086310                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.800950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.800950                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2280143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2280143                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1323758                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1323758                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1323758                       # number of overall hits
system.cpu.dcache.overall_hits::total         1323758                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7144                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7144                       # number of overall misses
system.cpu.dcache.overall_misses::total          7144                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    519068375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    519068375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    519068375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    519068375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1330902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1330902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1330902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1330902                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005368                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005368                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72657.947228                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72657.947228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72657.947228                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72657.947228                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3960                       # number of writebacks
system.cpu.dcache.writebacks::total              3960                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1666                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41285                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41285                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    400729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    400729000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    400729000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    400729000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     88971125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     88971125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004116                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004116                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004116                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73152.427893                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73152.427893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73152.427893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73152.427893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2155.047233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2155.047233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5479                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       834374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          834374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    285020625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    285020625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       838071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       838071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77095.110901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77095.110901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4093                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4093                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    279039875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    279039875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     88971125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     88971125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004405                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75579.597779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75579.597779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21737.387002                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21737.387002                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       489384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         489384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    234047750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    234047750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       492831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       492831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67898.970119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67898.970119                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1661                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1661                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    121689125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121689125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68135.008399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68135.008399                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1331797                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5991                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            222.299616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5329087                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5329087                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 116147938750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
