$date
	Sat Oct 31 02:52:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! shuppatsu [12:0] $end
$var reg 1 " EN $end
$var reg 7 # entori [6:0] $end
$scope module A1 $end
$var wire 1 " EN $end
$var wire 7 $ entori [6:0] $end
$var reg 13 % shuppatsu [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
x"
bx !
$end
#2
b0 !
b0 %
b0 #
b0 $
0"
#3
b1000000001000 !
b1000000001000 %
1"
#6
b1000000001000 !
b1000000001000 %
bx0 #
bx0 $
#9
b100000001000 !
b100000001000 %
b1x1 #
b1x1 $
#12
b1000000001000 !
b1000000001000 %
b0x1 #
b0x1 $
#15
b1000000001000 !
b1000000001000 %
b11x1 #
b11x1 $
#18
b100000001000 !
b100000001000 %
b10x1 #
b10x1 $
#21
b1001000010 !
b1001000010 %
b10xx1 #
b10xx1 $
#24
b1001001100000 !
b1001001100000 %
b11xx1 #
b11xx1 $
#27
b11010000010 !
b11010000010 %
b100xx1 #
b100xx1 $
#30
b11010000100 !
b11010000100 %
b101xx1 #
b101xx1 $
#33
b1011010100000 !
b1011010100000 %
b110xx1 #
b110xx1 $
#36
b1000000111000 !
b1000000111000 %
b111xx1 #
b111xx1 $
#39
b100000001000 !
b100000001000 %
b1000x11 #
b1000x11 $
#42
b1000000001000 !
b1000000001000 %
b1000x01 #
b1000x01 $
#45
b1000000001000 !
b1000000001000 %
b1001x11 #
b1001x11 $
#48
b100000001000 !
b100000001000 %
b1001x01 #
b1001x01 $
#51
b11011000010 !
b11011000010 %
b1010xx1 #
b1010xx1 $
#54
b1011011100000 !
b1011011100000 %
b1011xx1 #
b1011xx1 $
#57
b100000001000 !
b100000001000 %
b1100xx1 #
b1100xx1 $
#60
b1001 !
b1001 %
b1101xx1 #
b1101xx1 $
#63
b11100000010 !
b11100000010 %
b1110xx1 #
b1110xx1 $
#66
b1011100100000 !
b1011100100000 %
b1111xx1 #
b1111xx1 $
#69
