#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 20:17:21 2023
# Process ID: 27260
# Current directory: /home/hsk/vivado_tutorial/hello_world
# Command line: vivado hello_world.xpr
# Log file: /home/hsk/vivado_tutorial/hello_world/vivado.log
# Journal file: /home/hsk/vivado_tutorial/hello_world/vivado.jou
#-----------------------------------------------------------
start_gui
open_project hello_world.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/hsk/vivado_tutorial/hello_world/hello_world.srcs/sources_1/bd/hello_world_hw/hello_world_hw.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {2 733 -346} [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
set_property location {1 23 -494} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {2 612 -518} [get_bd_cells axi_bram_ctrl_0]
set_property location {2.5 934 -520} [get_bd_cells axi_bram_ctrl_0_bram]
set_property location {1 172 -505} [get_bd_cells zynq_ultra_ps_e_0]
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1}] [get_bd_cells zynq_ultra_ps_e_0]
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)" }  [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk]
endgroup
set_property location {1 16 -536} [get_bd_cells zynq_ultra_ps_e_0]
assign_bd_address
