# SystemVerilog Syntax Tool by TypeScript

This repository is executing [Verible SystemVerilog Syntax Tool][link-syntax_tool] by TypeScript language.

Since Verible's sample code is [`export_json_examples`][link-export_json_examples] by Python language,
the repository code is coded by TypeScript language.

[link-verible]:https://github.com/chipsalliance/verible

[link-syntax_tool]:https://github.com/chipsalliance/verible/tree/master/verilog/tools/syntax

# Codes using the repository
* verible [`export_json_examples`][link-export_json_examples]

[link-export_json_examples]:https://github.com/chipsalliance/verible/tree/master/verilog/tools/syntax/export_json_examples

# License

Licensed under Apache License, Version 2.0, ([http://www.apache.org/licenses/LICENSE-2.0](http://www.apache.org/licenses/LICENSE-2.0))
