---
triple:          'arm64-apple-darwin'
binary-path:     '/Users/tlgdsy/cache project final/main'
relocations:
  - { offsetInCU: 0x26, offset: 0x26, size: 0x8, addend: 0x0, symName: _initialize_cache, symObjAddr: 0x0, symBinAddr: 0x100002A0C, symSize: 0xCC }
  - { offsetInCU: 0x3F, offset: 0x3F, size: 0x8, addend: 0x0, symName: _hits, symObjAddr: 0x3518, symBinAddr: 0x100008000, symSize: 0x0 }
  - { offsetInCU: 0x5B, offset: 0x5B, size: 0x8, addend: 0x0, symName: _misses, symObjAddr: 0x351C, symBinAddr: 0x100008004, symSize: 0x0 }
  - { offsetInCU: 0x70, offset: 0x70, size: 0x8, addend: 0x0, symName: _total_commands, symObjAddr: 0x3520, symBinAddr: 0x100008008, symSize: 0x0 }
  - { offsetInCU: 0x85, offset: 0x85, size: 0x8, addend: 0x0, symName: _cycles, symObjAddr: 0x3524, symBinAddr: 0x10000800C, symSize: 0x0 }
  - { offsetInCU: 0xA8, offset: 0xA8, size: 0x8, addend: 0x0, symName: _oldL1Address, symBinAddr: 0x100008010, symSize: 0x0 }
  - { offsetInCU: 0xBD, offset: 0xBD, size: 0x8, addend: 0x0, symName: _oldL2Address, symBinAddr: 0x100008014, symSize: 0x0 }
  - { offsetInCU: 0xD2, offset: 0xD2, size: 0x8, addend: 0x0, symName: _oldL3Address, symBinAddr: 0x100008018, symSize: 0x0 }
  - { offsetInCU: 0x10F, offset: 0x10F, size: 0x8, addend: 0x0, symName: _initialize_cache, symObjAddr: 0x0, symBinAddr: 0x100002A0C, symSize: 0xCC }
  - { offsetInCU: 0x16F, offset: 0x16F, size: 0x8, addend: 0x0, symName: _update_cache, symObjAddr: 0xCC, symBinAddr: 0x100002AD8, symSize: 0xE4 }
  - { offsetInCU: 0x1E7, offset: 0x1E7, size: 0x8, addend: 0x0, symName: _update_cache_L1, symObjAddr: 0x1B0, symBinAddr: 0x100002BBC, symSize: 0xD4 }
  - { offsetInCU: 0x251, offset: 0x251, size: 0x8, addend: 0x0, symName: _update_cache_L2, symObjAddr: 0x284, symBinAddr: 0x100002C90, symSize: 0xD8 }
  - { offsetInCU: 0x2BB, offset: 0x2BB, size: 0x8, addend: 0x0, symName: _update_cache_L3, symObjAddr: 0x35C, symBinAddr: 0x100002D68, symSize: 0xD8 }
  - { offsetInCU: 0x325, offset: 0x325, size: 0x8, addend: 0x0, symName: _is_in_cache, symObjAddr: 0x434, symBinAddr: 0x100002E40, symSize: 0x10C }
  - { offsetInCU: 0x3A1, offset: 0x3A1, size: 0x8, addend: 0x0, symName: _is_valid_bit_set, symObjAddr: 0x540, symBinAddr: 0x100002F4C, symSize: 0xA0 }
  - { offsetInCU: 0x41D, offset: 0x41D, size: 0x8, addend: 0x0, symName: _is_in_cache_L1, symObjAddr: 0x5E0, symBinAddr: 0x100002FEC, symSize: 0xFC }
  - { offsetInCU: 0x48B, offset: 0x48B, size: 0x8, addend: 0x0, symName: _is_in_cache_L2, symObjAddr: 0x6DC, symBinAddr: 0x1000030E8, symSize: 0x100 }
  - { offsetInCU: 0x4F9, offset: 0x4F9, size: 0x8, addend: 0x0, symName: _is_in_cache_L3, symObjAddr: 0x7DC, symBinAddr: 0x1000031E8, symSize: 0x100 }
  - { offsetInCU: 0x567, offset: 0x567, size: 0x8, addend: 0x0, symName: _print_cache_values, symObjAddr: 0x8DC, symBinAddr: 0x1000032E8, symSize: 0xFC }
  - { offsetInCU: 0x5D1, offset: 0x5D1, size: 0x8, addend: 0x0, symName: _print_cache_info, symObjAddr: 0x9D8, symBinAddr: 0x1000033E4, symSize: 0xB4 }
  - { offsetInCU: 0x63B, offset: 0x63B, size: 0x8, addend: 0x0, symName: _print_index_and_tag, symObjAddr: 0xA8C, symBinAddr: 0x100003498, symSize: 0xF4 }
  - { offsetInCU: 0x6B3, offset: 0x6B3, size: 0x8, addend: 0x0, symName: _get_full_address, symObjAddr: 0xB80, symBinAddr: 0x10000358C, symSize: 0x88 }
  - { offsetInCU: 0x721, offset: 0x721, size: 0x8, addend: 0x0, symName: _moveToDram, symObjAddr: 0xC08, symBinAddr: 0x100003614, symSize: 0x38 }
  - { offsetInCU: 0x745, offset: 0x745, size: 0x8, addend: 0x0, symName: _hit_miss_finder, symObjAddr: 0xC40, symBinAddr: 0x10000364C, symSize: 0x184 }
  - { offsetInCU: 0x793, offset: 0x793, size: 0x8, addend: 0x0, symName: _LRU, symObjAddr: 0xDC4, symBinAddr: 0x1000037D0, symSize: 0x2E0 }
  - { offsetInCU: 0x86A, offset: 0x86A, size: 0x8, addend: 0x0, symName: _full_catch_logic, symObjAddr: 0x10A4, symBinAddr: 0x100003AB0, symSize: 0x50 }
  - { offsetInCU: 0x8BD, offset: 0x8BD, size: 0x8, addend: 0x0, symName: _main, symObjAddr: 0x10F4, symBinAddr: 0x100003B00, symSize: 0x21C }
...
