0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sim_1/imports/Downloads/exp5_testbench-1.v,1677102526,verilog,,,,otter_tb,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/CPE 233/mux_4t1_nb_v1_06.v,1673461509,verilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v,,mux_4t1_nb,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv,1677561960,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week4/mcu_gen/mcu_gen.srcs/sources_1/new/IMMED_GEN.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/Downloads/clk_2n_div_test_v1_01.v,1673322970,verilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/CPE 233/mux_2t1_nb_v1_04.v,,clk_2n_div_test,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/Downloads/univ_sseg_v1_05.v,1673322634,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/CPE 233/mux_2t1_nb_v1_04.v,1673461505,verilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/CPE 233/mux_4t1_nb_v1_06.v,,mux_2t1_nb,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/CPE 233/reg_nb_sync_clr_v1_01.v,1674082576,verilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/CPE 233/univ_sseg_v1_05.v,,reg_nb_sclr,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_04-1.sv,1677103474,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_06.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_06.sv,1676681837,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/otter_memory_v1_06.sv,,CU_FSM,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/otter_memory_v1_06.sv,1675724362,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/reg_file_v_1_01.sv,,Memory,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/reg_file_v_1_01.sv,1675724364,systemVerilog,,,,RegFile,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week3/alu/alu.srcs/sources_1/new/alu.sv,1675903011,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_04-1.sv,,alu,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week4/mcu_gen/mcu_gen.srcs/sources_1/new/BRANCH_ADDR_GEN.sv,1675307548,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/new/BRANCH_COND_GEN.sv,,BRANCH_ADDR_GEN,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week4/mcu_gen/mcu_gen.srcs/sources_1/new/IMMED_GEN.sv,1676503496,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/new/OTTER_MCU.sv,,IMMED_GEN,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/new/PC_MOD.sv,1677102100,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/Projects/Week3/alu/alu.srcs/sources_1/new/alu.sv,,PC_MOD,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/new/OTTER_MCU.sv,1676670703,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/imports/new/PC_MOD.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/new/BRANCH_COND_GEN.sv,1676670484,systemVerilog,,C:/Users/ManFr/Desktop/OneDrive - Cal Poly/Documents and Notes/Sophomore/Winter Quarter/CPE 233/Projects/Week6/full_isa_mcu/full_isa_mcu.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv,,BRANCH_COND_GEN,,uvm,,,,,,
