// Seed: 2503015994
module module_0;
  wire id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    inout supply1 id_3[-1 : -1 'd0],
    output uwire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri id_7
    , id_9
);
  wire id_10;
  assign id_5 = -1;
  logic [1 'b0 : -1] id_11;
  ;
  assign id_4 = id_7 - 1;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    input wand sample,
    input tri id_5,
    output supply1 id_6,
    output logic id_7,
    input tri id_8,
    input wor id_9,
    output wire id_10,
    input uwire void module_2,
    input wire id_12,
    input tri0 id_13,
    output supply0 id_14
);
  final id_7 = -1;
  module_0 modCall_1 ();
endmodule
