Analysis & Synthesis report for quartus_sim
Sun Dec 25 16:24:07 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component|altsyncram_if91:auto_generated
 15. Parameter Settings for User Entity Instance: DAC:inst4|Counter:cnt
 16. Parameter Settings for User Entity Instance: wave_gen_core:inst|Counter:cntr
 17. Parameter Settings for User Entity Instance: wave_gen_core:inst|sine:sine_wave|Register:sine
 18. Parameter Settings for User Entity Instance: wave_gen_core:inst|sine:sine_wave|Register:cos
 19. Parameter Settings for User Entity Instance: wave_gen_core:inst|sine:sine_wave|Adder:adder_sine
 20. Parameter Settings for User Entity Instance: wave_gen_core:inst|DDS:DDS_wave|Adder:adder_reg
 21. Parameter Settings for User Entity Instance: wave_gen_core:inst|DDS:DDS_wave|Register:adr_reg
 22. Parameter Settings for User Entity Instance: wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: Frequency_selector:inst2|counter_with_ld:freq_cnt
 24. Parameter Settings for Inferred Entity Instance: wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "Frequency_selector:inst2|counter_with_ld:freq_cnt"
 27. Port Connectivity Checks: "wave_gen_core:inst|DDS:DDS_wave|Register:adr_reg"
 28. Port Connectivity Checks: "wave_gen_core:inst|DDS:DDS_wave|Adder:adder_reg"
 29. Port Connectivity Checks: "wave_gen_core:inst|DDS:DDS_wave"
 30. Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave|Adder:adder_sine"
 31. Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave|Register:cos"
 32. Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave|Register:sine"
 33. Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave"
 34. Port Connectivity Checks: "wave_gen_core:inst|Counter:cntr"
 35. Port Connectivity Checks: "DAC:inst4|Counter:cnt"
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 25 16:24:07 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; quartus_sim                                     ;
; Top-level Entity Name              ; quartus_sim                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 222                                             ;
;     Total combinational functions  ; 222                                             ;
;     Dedicated logic registers      ; 65                                              ;
; Total registers                    ; 65                                              ;
; Total pins                         ; 29                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; quartus_sim        ; quartus_sim        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; ../Reciprocal.v                  ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Reciprocal.v                           ;         ;
; ../wave_gen_core.v               ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/wave_gen_core.v                        ;         ;
; ../triangle.v                    ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/triangle.v                             ;         ;
; ../subtractor.v                  ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/subtractor.v                           ;         ;
; ../square.v                      ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/square.v                               ;         ;
; ../sine.v                        ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/sine.v                                 ;         ;
; ../Register.v                    ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Register.v                             ;         ;
; ../half_wave.v                   ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/half_wave.v                            ;         ;
; ../full_wave.v                   ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/full_wave.v                            ;         ;
; ../Frequency_selector.v          ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Frequency_selector.v                   ;         ;
; ../DDS.v                         ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DDS.v                                  ;         ;
; ../DAC.v                         ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/DAC.v                                  ;         ;
; ../counter_with_ld.v             ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/counter_with_ld.v                      ;         ;
; ../Counter.v                     ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Counter.v                              ;         ;
; ../Amplitude_selector.v          ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Amplitude_selector.v                   ;         ;
; ../Adder.v                       ; yes             ; User Verilog HDL File                  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/Adder.v                                ;         ;
; sinROM.v                         ; yes             ; User Wizard-Generated File             ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/sinROM.v                   ;         ;
; ../quartus_sim.bdf               ; yes             ; User Block Diagram/Schematic File      ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim.bdf                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_if91.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/altsyncram_if91.tdf     ;         ;
; sine.mif                         ; yes             ; Auto-Found Memory Initialization File  ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/sine.mif                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_5dm.tdf            ; yes             ; Auto-Generated Megafunction            ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/lpm_divide_5dm.tdf      ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction            ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/sign_div_unsign_fkh.tdf ;         ;
; db/alt_u_div_00f.tdf             ; yes             ; Auto-Generated Megafunction            ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/alt_u_div_00f.tdf       ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/add_sub_lkc.tdf         ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/db/add_sub_mkc.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 222   ;
;                                             ;       ;
; Total combinational functions               ; 222   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 72    ;
;     -- 3 input functions                    ; 87    ;
;     -- <=2 input functions                  ; 63    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 122   ;
;     -- arithmetic mode                      ; 100   ;
;                                             ;       ;
; Total registers                             ; 65    ;
;     -- Dedicated logic registers            ; 65    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 29    ;
; Total memory bits                           ; 2048  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; rst   ;
; Maximum fan-out                             ; 65    ;
; Total fan-out                               ; 935   ;
; Average fan-out                             ; 2.89  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |quartus_sim                                    ; 222 (0)           ; 65 (0)       ; 2048        ; 0            ; 0       ; 0         ; 29   ; 0            ; |quartus_sim                                                                                                                                               ; work         ;
;    |Amplitude_selector:inst3|                   ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|Amplitude_selector:inst3                                                                                                                      ; work         ;
;    |DAC:inst4|                                  ; 16 (8)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|DAC:inst4                                                                                                                                     ; work         ;
;       |Counter:cnt|                             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|DAC:inst4|Counter:cnt                                                                                                                         ; work         ;
;    |Frequency_selector:inst2|                   ; 12 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|Frequency_selector:inst2                                                                                                                      ; work         ;
;       |counter_with_ld:freq_cnt|                ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|Frequency_selector:inst2|counter_with_ld:freq_cnt                                                                                             ; work         ;
;    |wave_gen_core:inst|                         ; 175 (45)          ; 48 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst                                                                                                                            ; work         ;
;       |Counter:cntr|                            ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|Counter:cntr                                                                                                               ; work         ;
;       |DDS:DDS_wave|                            ; 8 (0)             ; 8 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|DDS:DDS_wave                                                                                                               ; work         ;
;          |Register:adr_reg|                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|DDS:DDS_wave|Register:adr_reg                                                                                              ; work         ;
;          |sinROM:sine_ROM|                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM                                                                                               ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component                                                               ; work         ;
;                |altsyncram_if91:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component|altsyncram_if91:auto_generated                                ; work         ;
;       |Reciprocal:reciprocal_wave|              ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|Reciprocal:reciprocal_wave                                                                                                 ; work         ;
;          |lpm_divide:Div0|                      ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_5dm:auto_generated|     ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_fkh:divider|    ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider                       ; work         ;
;                   |alt_u_div_00f:divider|       ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider ; work         ;
;       |sine:sine_wave|                          ; 47 (8)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|sine:sine_wave                                                                                                             ; work         ;
;          |Adder:adder_sine|                     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|sine:sine_wave|Adder:adder_sine                                                                                            ; work         ;
;          |Register:cos|                         ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|sine:sine_wave|Register:cos                                                                                                ; work         ;
;          |Register:sine|                        ; 7 (7)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|sine:sine_wave|Register:sine                                                                                               ; work         ;
;       |triangle:triangle_wave|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |quartus_sim|wave_gen_core:inst|triangle:triangle_wave                                                                                                     ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component|altsyncram_if91:auto_generated|ALTSYNCRAM ; M4K  ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; sine.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |quartus_sim|wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM ; E:/seventh_sem/az_sys/Lab2/DLDLAB/Lab3new/quartus_sim/sinROM.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+--------------------------------------------------------------+---------------------+------------------------+
; Latch Name                                                   ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------------+---------------------+------------------------+
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[7] ; VCC                 ; yes                    ;
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[6] ; VCC                 ; yes                    ;
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[5] ; VCC                 ; yes                    ;
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[4] ; VCC                 ; yes                    ;
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[3] ; VCC                 ; yes                    ;
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[2] ; VCC                 ; yes                    ;
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[1] ; VCC                 ; yes                    ;
; wave_gen_core:inst|half_wave:half_sine_wave|half_wave_out[0] ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 8            ;                     ;                        ;
+--------------------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 65    ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; wave_gen_core:inst|sine:sine_wave|Register:sine|d_out[14] ; 2       ;
; wave_gen_core:inst|sine:sine_wave|Register:sine|d_out[13] ; 2       ;
; wave_gen_core:inst|sine:sine_wave|Register:sine|d_out[12] ; 2       ;
; wave_gen_core:inst|sine:sine_wave|Register:sine|d_out[10] ; 2       ;
; wave_gen_core:inst|sine:sine_wave|Register:sine|d_out[8]  ; 2       ;
; wave_gen_core:inst|sine:sine_wave|Register:sine|d_out[5]  ; 1       ;
; wave_gen_core:inst|sine:sine_wave|Register:sine|d_out[4]  ; 1       ;
; Total number of inverted registers = 7                    ;         ;
+-----------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |quartus_sim|Amplitude_selector:inst3|ShiftRight0 ;
; 10:1               ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; No         ; |quartus_sim|wave_gen_core:inst|Mux6              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component|altsyncram_if91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC:inst4|Counter:cnt ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen_core:inst|Counter:cntr ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen_core:inst|sine:sine_wave|Register:sine ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen_core:inst|sine:sine_wave|Register:cos ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen_core:inst|sine:sine_wave|Adder:adder_sine ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen_core:inst|DDS:DDS_wave|Adder:adder_reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen_core:inst|DDS:DDS_wave|Register:adr_reg ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; sine.mif             ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_if91      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Frequency_selector:inst2|counter_with_ld:freq_cnt ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 9     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                              ;
; LPM_WIDTHD             ; 8              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Frequency_selector:inst2|counter_with_ld:freq_cnt"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; inc_cnt        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ld_value[8..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|DDS:DDS_wave|Register:adr_reg" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; init ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|DDS:DDS_wave|Adder:adder_reg" ;
+---------+--------+----------+-----------------------------------------------+
; Port    ; Type   ; Severity ; Details                                       ;
+---------+--------+----------+-----------------------------------------------+
; a[7..2] ; Input  ; Info     ; Stuck at GND                                  ;
; cout    ; Output ; Info     ; Explicitly unconnected                        ;
+---------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|DDS:DDS_wave" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; ld_reg ; Input ; Info     ; Stuck at VCC                    ;
+--------+-------+----------+---------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave|Adder:adder_sine" ;
+------+--------+----------+-----------------------------------------------------+
; Port ; Type   ; Severity ; Details                                             ;
+------+--------+----------+-----------------------------------------------------+
; cout ; Output ; Info     ; Explicitly unconnected                              ;
+------+--------+----------+-----------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave|Register:cos" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; init ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave|Register:sine" ;
+--------------+-------+----------+-------------------------------------------+
; Port         ; Type  ; Severity ; Details                                   ;
+--------------+-------+----------+-------------------------------------------+
; init[14..12] ; Input ; Info     ; Stuck at VCC                              ;
; init[5..4]   ; Input ; Info     ; Stuck at VCC                              ;
; init[7..6]   ; Input ; Info     ; Stuck at GND                              ;
; init[3..0]   ; Input ; Info     ; Stuck at GND                              ;
; init[15]     ; Input ; Info     ; Stuck at GND                              ;
; init[11]     ; Input ; Info     ; Stuck at GND                              ;
; init[10]     ; Input ; Info     ; Stuck at VCC                              ;
; init[9]      ; Input ; Info     ; Stuck at GND                              ;
; init[8]      ; Input ; Info     ; Stuck at VCC                              ;
+--------------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|sine:sine_wave" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; ld_reg ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wave_gen_core:inst|Counter:cntr"                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; inc_cnt ; Input  ; Info     ; Stuck at VCC                                                                        ;
; co      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DAC:inst4|Counter:cnt"                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; inc_cnt ; Input  ; Info     ; Stuck at VCC                                                                        ;
; co      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 25 16:24:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_sim -c quartus_sim
Warning (292000): FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  f02300000000" SN=28994724 SIGN2=0 License path:  C:\flexlm\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at "www.macrovision.com".
Warning (292000): FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_talkback License text:  f02300000000" SN=28994724 SIGN2=0 License path:  C:\flexlm\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at "www.macrovision.com".
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/reciprocal.v
    Info (12023): Found entity 1: Reciprocal
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/wave_gen_core.v
    Info (12023): Found entity 1: wave_gen_core
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/wave_form_gen.v
    Info (12023): Found entity 1: wave_form_gen
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/triangle.v
    Info (12023): Found entity 1: triangle
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/subtractor.v
    Info (12023): Found entity 1: subtractor
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/square.v
    Info (12023): Found entity 1: square
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/sine.v
    Info (12023): Found entity 1: sine
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/mux2to1.v
    Info (12023): Found entity 1: Mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/half_wave.v
    Info (12023): Found entity 1: half_wave
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/full_wave.v
    Info (12023): Found entity 1: full_wave
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/frequency_selector.v
    Info (12023): Found entity 1: Frequency_selector
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/dds.v
    Info (12023): Found entity 1: DDS
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/dac.v
    Info (12023): Found entity 1: DAC
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/counter_with_ld.v
    Info (12023): Found entity 1: counter_with_ld
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/counter.v
    Info (12023): Found entity 1: Counter
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/amplitude_selector.v
    Info (12023): Found entity 1: Amplitude_selector
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/adder.v
    Info (12023): Found entity 1: Adder
Info (12021): Found 1 design units, including 1 entities, in source file sinrom.v
    Info (12023): Found entity 1: sinROM
Info (12021): Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/dldlab/lab3new/quartus_sim.bdf
    Info (12023): Found entity 1: quartus_sim
Info (12127): Elaborating entity "quartus_sim" for the top level hierarchy
Info (12128): Elaborating entity "DAC" for hierarchy "DAC:inst4"
Info (12128): Elaborating entity "Counter" for hierarchy "DAC:inst4|Counter:cnt"
Warning (10230): Verilog HDL assignment warning at Counter.v(17): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Amplitude_selector" for hierarchy "Amplitude_selector:inst3"
Info (12128): Elaborating entity "wave_gen_core" for hierarchy "wave_gen_core:inst"
Info (12128): Elaborating entity "Reciprocal" for hierarchy "wave_gen_core:inst|Reciprocal:reciprocal_wave"
Info (12128): Elaborating entity "square" for hierarchy "wave_gen_core:inst|square:square_wave"
Info (12128): Elaborating entity "triangle" for hierarchy "wave_gen_core:inst|triangle:triangle_wave"
Info (12128): Elaborating entity "sine" for hierarchy "wave_gen_core:inst|sine:sine_wave"
Info (12128): Elaborating entity "Register" for hierarchy "wave_gen_core:inst|sine:sine_wave|Register:sine"
Info (12128): Elaborating entity "Adder" for hierarchy "wave_gen_core:inst|sine:sine_wave|Adder:adder_sine"
Info (12128): Elaborating entity "subtractor" for hierarchy "wave_gen_core:inst|sine:sine_wave|subtractor:subtractor_cos"
Info (12128): Elaborating entity "full_wave" for hierarchy "wave_gen_core:inst|full_wave:full_sine_wave"
Warning (10240): Verilog HDL Always Construct warning at full_wave.v(8): inferring latch(es) for variable "full_wave_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "full_wave_out[0]" at full_wave.v(8)
Info (10041): Inferred latch for "full_wave_out[1]" at full_wave.v(8)
Info (10041): Inferred latch for "full_wave_out[2]" at full_wave.v(8)
Info (10041): Inferred latch for "full_wave_out[3]" at full_wave.v(8)
Info (10041): Inferred latch for "full_wave_out[4]" at full_wave.v(8)
Info (10041): Inferred latch for "full_wave_out[5]" at full_wave.v(8)
Info (10041): Inferred latch for "full_wave_out[6]" at full_wave.v(8)
Info (10041): Inferred latch for "full_wave_out[7]" at full_wave.v(8)
Info (12128): Elaborating entity "half_wave" for hierarchy "wave_gen_core:inst|half_wave:half_sine_wave"
Warning (10240): Verilog HDL Always Construct warning at half_wave.v(8): inferring latch(es) for variable "half_wave_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "half_wave_out[0]" at half_wave.v(8)
Info (10041): Inferred latch for "half_wave_out[1]" at half_wave.v(8)
Info (10041): Inferred latch for "half_wave_out[2]" at half_wave.v(8)
Info (10041): Inferred latch for "half_wave_out[3]" at half_wave.v(8)
Info (10041): Inferred latch for "half_wave_out[4]" at half_wave.v(8)
Info (10041): Inferred latch for "half_wave_out[5]" at half_wave.v(8)
Info (10041): Inferred latch for "half_wave_out[6]" at half_wave.v(8)
Info (10041): Inferred latch for "half_wave_out[7]" at half_wave.v(8)
Info (12128): Elaborating entity "DDS" for hierarchy "wave_gen_core:inst|DDS:DDS_wave"
Info (12128): Elaborating entity "Adder" for hierarchy "wave_gen_core:inst|DDS:DDS_wave|Adder:adder_reg"
Info (12128): Elaborating entity "Register" for hierarchy "wave_gen_core:inst|DDS:DDS_wave|Register:adr_reg"
Warning (10230): Verilog HDL assignment warning at Register.v(16): truncated value with size 16 to match size of target (8)
Info (12128): Elaborating entity "sinROM" for hierarchy "wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_if91.tdf
    Info (12023): Found entity 1: altsyncram_if91
Info (12128): Elaborating entity "altsyncram_if91" for hierarchy "wave_gen_core:inst|DDS:DDS_wave|sinROM:sine_ROM|altsyncram:altsyncram_component|altsyncram_if91:auto_generated"
Info (12128): Elaborating entity "Frequency_selector" for hierarchy "Frequency_selector:inst2"
Info (12128): Elaborating entity "counter_with_ld" for hierarchy "Frequency_selector:inst2|counter_with_ld:freq_cnt"
Warning (10230): Verilog HDL assignment warning at counter_with_ld.v(21): truncated value with size 32 to match size of target (9)
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "wave_gen_core:inst|Reciprocal:reciprocal_wave|Div0"
Info (12130): Elaborated megafunction instantiation "wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0"
Info (12133): Instantiated megafunction "wave_gen_core:inst|Reciprocal:reciprocal_wave|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
Info (21057): Implemented 264 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 227 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4626 megabytes
    Info: Processing ended: Sun Dec 25 16:24:07 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


