{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670395008023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670395008024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 14:36:47 2022 " "Processing started: Wed Dec 07 14:36:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670395008024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670395008024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo_sum -c fifo_sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo_sum -c fifo_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670395008024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1670395008479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/fifo_sum/sim/tb_fifo_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/fifo_sum/sim/tb_fifo_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo_sum " "Found entity 1: tb_fifo_sum" {  } { { "../sim/tb_fifo_sum.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/sim/tb_fifo_sum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/fifo_sum/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/fifo_sum/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/fifo_sum/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/fifo_sum/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/fifo_sum/rtl/fifo_sum_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/fifo_sum/rtl/fifo_sum_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifi_sum_ctrl " "Found entity 1: fifi_sum_ctrl" {  } { { "../rtl/fifo_sum_ctrl.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/fifo_sum_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/fifo_sum/rtl/fifo_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/fifo_sum/rtl/fifo_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_sum " "Found entity 1: fifo_sum" {  } { { "../rtl/fifo_sum.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/fifo_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo1/fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo1/fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "ip_core/fifo1/fifo1.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/ip_core/fifo1/fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo_sum " "Elaborating entity \"fifo_sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670395008632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../rtl/fifo_sum.v" "uart_rx_inst" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/fifo_sum.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "../rtl/fifo_sum.v" "uart_tx_inst" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/fifo_sum.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifi_sum_ctrl fifi_sum_ctrl:fifi_sum_ctrl_inst " "Elaborating entity \"fifi_sum_ctrl\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\"" {  } { { "../rtl/fifo_sum.v" "fifi_sum_ctrl_inst" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/fifo_sum.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1 fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1 " "Elaborating entity \"fifo1\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\"" {  } { { "../rtl/fifo_sum_ctrl.v" "fifo1_inst1" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/fifo_sum_ctrl.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo1/fifo1.v" "scfifo_component" { Text "E:/code/workspace_FPGA/fifo_sum/prj/ip_core/fifo1/fifo1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo1/fifo1.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/ip_core/fifo1/fifo1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670395008722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component " "Instantiated megafunction \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008723 ""}  } { { "ip_core/fifo1/fifo1.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/ip_core/fifo1/fifo1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1670395008723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_u521.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_u521.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_u521 " "Found entity 1: scfifo_u521" {  } { { "db/scfifo_u521.tdf" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/scfifo_u521.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_u521 fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated " "Elaborating entity \"scfifo_u521\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5c21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5c21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5c21 " "Found entity 1: a_dpfifo_5c21" {  } { { "db/a_dpfifo_5c21.tdf" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/a_dpfifo_5c21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5c21 fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo " "Elaborating entity \"a_dpfifo_5c21\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\"" {  } { { "db/scfifo_u521.tdf" "dpfifo" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/scfifo_u521.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sae " "Found entity 1: a_fefifo_sae" {  } { { "db/a_fefifo_sae.tdf" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/a_fefifo_sae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sae fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state " "Elaborating entity \"a_fefifo_sae\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state\"" {  } { { "db/a_dpfifo_5c21.tdf" "fifo_state" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/a_dpfifo_5c21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/cntr_pp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395008938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395008938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state\|cntr_pp7:count_usedw " "Elaborating entity \"cntr_pp7\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|a_fefifo_sae:fifo_state\|cntr_pp7:count_usedw\"" {  } { { "db/a_fefifo_sae.tdf" "count_usedw" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/a_fefifo_sae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395008938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e811 " "Found entity 1: dpram_e811" {  } { { "db/dpram_e811.tdf" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/dpram_e811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395009019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395009019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e811 fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram " "Elaborating entity \"dpram_e811\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram\"" {  } { { "db/a_dpfifo_5c21.tdf" "FIFOram" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/a_dpfifo_5c21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395009020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3k1 " "Found entity 1: altsyncram_e3k1" {  } { { "db/altsyncram_e3k1.tdf" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/altsyncram_e3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395009102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395009102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3k1 fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1 " "Elaborating entity \"altsyncram_e3k1\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|dpram_e811:FIFOram\|altsyncram_e3k1:altsyncram1\"" {  } { { "db/dpram_e811.tdf" "altsyncram1" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/dpram_e811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395009103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/cntr_dpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670395009186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670395009186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|cntr_dpb:rd_ptr_count " "Elaborating entity \"cntr_dpb\" for hierarchy \"fifi_sum_ctrl:fifi_sum_ctrl_inst\|fifo1:fifo1_inst1\|scfifo:scfifo_component\|scfifo_u521:auto_generated\|a_dpfifo_5c21:dpfifo\|cntr_dpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5c21.tdf" "rd_ptr_count" { Text "E:/code/workspace_FPGA/fifo_sum/prj/db/a_dpfifo_5c21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670395009187 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/uart_tx.v" 15 -1 0 } } { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/uart_rx.v" 21 -1 0 } } { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/uart_rx.v" 20 -1 0 } } { "../rtl/uart_rx.v" "" { Text "E:/code/workspace_FPGA/fifo_sum/rtl/uart_rx.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1670395009871 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1670395009872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670395010076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670395010455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670395010455 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "282 " "Implemented 282 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670395010542 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670395010542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670395010542 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1670395010542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670395010542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670395010582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 14:36:50 2022 " "Processing ended: Wed Dec 07 14:36:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670395010582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670395010582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670395010582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670395010582 ""}
