{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace inst WriteOneBlock_f2r_entry_s2e_forEnd13_0 -pg 1 -lvl 2 -y 580 -defaultsOSRD
preplace inst axi_interconnect_master -pg 1 -lvl 5 -y 1400 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -y 980 -defaultsOSRD
preplace inst IQuantize_0 -pg 1 -lvl 2 -y 200 -defaultsOSRD
preplace inst decode_start_f2r_vectorPh_s2e_forBody96Preheader_1 -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1700 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -y 960 -defaultsOSRD
preplace inst ChenIDct_f2r_vectorBody_s2e_forEnd212_0 -pg 1 -lvl 2 -y 1030 -defaultsOSRD
preplace inst BoundIDctMatrix_0 -pg 1 -lvl 6 -y 1450 -defaultsOSRD
preplace inst IZigzagMatrix_f2r_forBody_s2e_forEnd_0 -pg 1 -lvl 2 -y 320 -defaultsOSRD
preplace inst ChenIDct_0 -pg 1 -lvl 2 -y 450 -defaultsOSRD
preplace inst axi_interconnect_slave -pg 1 -lvl 3 -y 420 -defaultsOSRD
preplace netloc axi_interconnect_master_M04_AXI 1 1 5 410 1680 NJ 1680 NJ 1680 NJ 1680 2220
preplace netloc axi_interconnect_master_M08_AXI 1 1 5 440 1700 NJ 1700 NJ 1700 NJ 1700 2200
preplace netloc axi_interconnect_master_M07_AXI 1 1 5 430 1690 NJ 1690 NJ 1690 NJ 1690 2210
preplace netloc WriteOneBlock_f2r_entry_s2e_forEnd13_0_m_axi_BUS_SRC 1 2 1 880
preplace netloc BoundIDctMatrix_0_interrupt 1 2 5 970 1070 NJ 1070 NJ 1070 NJ 1070 2570
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 20 1030 390 380 940 850 1260 1130 1900 1710 2230J
preplace netloc decode_start_f2r_vectorPh_s2e_forBody96Preheader_1_interrupt 1 2 1 830
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 4 1 1910
preplace netloc ChenIDct_f2r_vectorBody_s2e_forEnd212_0_m_axi_BUS_SRC_DST 1 2 1 870
preplace netloc ChenIDct_0_interrupt 1 2 1 900
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 4 NJ 1720 930 840 NJ 840 1920J
preplace netloc axi_interconnect_master_M06_AXI 1 5 1 N
preplace netloc axi_interconnect_slave_M00_AXI 1 3 1 1270
preplace netloc decode_start_f2r_vectorPh_s2e_forBody96Preheader_1_m_axi_BUS_DST 1 2 1 N
preplace netloc IZigzagMatrix_f2r_forBody_s2e_forEnd_0_interrupt 1 2 1 910
preplace netloc xlconcat_0_dout 1 3 1 1250
preplace netloc IQuantize_0_m_axi_BUS_SRC 1 2 1 N
preplace netloc axi_interconnect_master_M03_AXI 1 1 5 420 1110 NJ 1110 NJ 1110 NJ 1110 2210
preplace netloc ChenIDct_0_m_axi_BUS_SRC_DST 1 2 1 840
preplace netloc IQuantize_0_interrupt 1 2 1 890
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 30 1610 390J 1710 NJ 1710 NJ 1710 1890
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 400 1730 950 1460 NJ 1460 1910 1720 2240J
preplace netloc BoundIDctMatrix_0_m_axi_BUS_DST 1 2 5 960 1120 NJ 1120 NJ 1120 NJ 1120 2560
preplace netloc axi_interconnect_master_M05_AXI 1 5 1 N
preplace netloc IQuantize_0_m_axi_BUS_DST 1 2 1 N
preplace netloc IZigzagMatrix_f2r_forBody_s2e_forEnd_0_m_axi_BUS_DST 1 2 1 860
preplace netloc WriteOneBlock_f2r_entry_s2e_forEnd13_0_m_axi_BUS_DST 1 2 1 920
preplace netloc axi_interconnect_master_M01_AXI 1 1 5 460 1100 NJ 1100 NJ 1100 NJ 1100 2200
preplace netloc decode_start_f2r_vectorPh_s2e_forBody96Preheader_1_m_axi_BUS_SRC 1 2 1 N
preplace netloc WriteOneBlock_f2r_entry_s2e_forEnd13_0_interrupt 1 2 1 840
preplace netloc axi_interconnect_master_M02_AXI 1 1 5 470 1090 NJ 1090 NJ 1090 NJ 1090 2240
preplace netloc IZigzagMatrix_f2r_forBody_s2e_forEnd_0_m_axi_BUS_SRC 1 2 1 850
preplace netloc axi_interconnect_master_M00_AXI 1 1 5 450 960 830J 1080 NJ 1080 NJ 1080 2230
preplace netloc ChenIDct_f2r_vectorBody_s2e_forEnd212_0_interrupt 1 2 1 940
levelinfo -pg 1 0 210 650 1110 1580 2060 2400 2590 -top 0 -bot 1790
",
}
{
   da_axi4_cnt: "2",
   da_clkrst_cnt: "30",
   da_zynq_ultra_ps_e_cnt: "1",
}
