# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe --main --timing --Mdir /home/forever/sys1-sp24/src/lab1-2/build/verilate --top-module Testbench -o Testbench -I/home/forever/sys1-sp24/src/lab1-2/include -CFLAGS -DVL_DEBUG -DTOP=Testbench -std=c++17 /home/forever/sys1-sp24/src/lab1-2/../../repo/sys-project/lab1-2/sim/testbench.v /home/forever/sys1-sp24/src/lab1-2/submit/SegDecoder.v /home/forever/sys1-sp24/src/lab1-2/submit/Mux4T1_32.v +define+TOP_DIR=_/home/forever/sys1-sp24/src/lab1-2/build/verilate_ +define+VERILATE"
S       781  5510563  1709351533   647253987  1709351533   647253987 "/home/forever/sys1-sp24/src/lab1-2/../../repo/sys-project/lab1-2/sim/testbench.v"
T      5199  5519969  1710386800   440665173  1710386800   440665173 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench.cpp"
T      3284  5519968  1710386800   440665173  1710386800   440665173 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench.h"
T      1809  5519982  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench.mk"
T      4967  5519967  1710386800   440665173  1710386800   440665173 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__ConstPool_0.cpp"
T      1552  5519959  1710386800   440665173  1710386800   440665173 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__Syms.cpp"
T      1471  5519966  1710386800   440665173  1710386800   440665173 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__Syms.h"
T       308  5519978  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__TraceDecls__0__Slow.cpp"
T      2648  5519979  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__Trace__0.cpp"
T      8640  5519977  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__Trace__0__Slow.cpp"
T      1580  5519971  1710386800   440665173  1710386800   440665173 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench___024root.h"
T     13672  5519976  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench___024root__DepSet_h17da5287__0.cpp"
T      6439  5519974  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench___024root__DepSet_h17da5287__0__Slow.cpp"
T       895  5519975  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0.cpp"
T      1433  5519973  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0__Slow.cpp"
T       733  5519972  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench___024root__Slow.cpp"
T      1009  5519980  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__main.cpp"
T       714  5519970  1710386800   440665173  1710386800   440665173 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__pch.h"
T      1785  5519965  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__ver.d"
T         0        0  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench__verFiles.dat"
T      1844  5519981  1710386800   444665189  1710386800   444665189 "/home/forever/sys1-sp24/src/lab1-2/build/verilate/VTestbench_classes.mk"
S       236  5510366  1710304832   982769865  1710304832   982769865 "/home/forever/sys1-sp24/src/lab1-2/submit/Mux4T1_32.v"
S      1657  5510367  1710304417   961860427  1710304417   961860427 "/home/forever/sys1-sp24/src/lab1-2/submit/SegDecoder.v"
S  13855600  3057199  1709352298   690720493  1709352298   690720493 "/usr/local/bin/verilator_bin"
S      4942  3444981  1709352298   882727211  1709352298   882727211 "/usr/local/share/verilator/include/verilated_std.sv"
