
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075007235                       # Number of ticks simulated
final_tick                               400277148663                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 149108                       # Simulator instruction rate (inst/s)
host_op_rate                                   191762                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  26883                       # Simulator tick rate (ticks/s)
host_mem_usage                               67340384                       # Number of bytes of host memory used
host_seconds                                 39988.91                       # Real time elapsed on the host
sim_insts                                  5962664563                       # Number of instructions simulated
sim_ops                                    7668373478                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        16768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        18304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        36352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        11520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        13056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        36480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        35840                       # Number of bytes read from this memory
system.physmem.bytes_read::total               211456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        75776                       # Number of bytes written to this memory
system.physmem.bytes_written::total             75776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          143                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          284                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           90                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          102                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          285                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          280                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1652                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             592                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  592                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2857655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15598035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2738586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15598035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2976724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17026862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3810207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33815586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1309759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10716207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3333931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     12145035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3810207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33934655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3691138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33339311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               196701932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2857655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2738586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2976724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3810207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1309759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3333931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3810207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3691138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           24528207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70488828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70488828                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70488828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2857655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15598035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2738586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15598035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2976724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17026862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3810207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33815586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1309759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10716207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3333931                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     12145035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3810207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33934655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3691138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33339311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              267190760                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210047                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       171920                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22334                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86835                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79955                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21296                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1003                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008695                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199304                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210047                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101251                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262226                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64277                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         59575                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125302                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        22056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2372060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.619159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.975313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2109834     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27850      1.17%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32217      1.36%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17693      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20269      0.85%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11753      0.50%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7695      0.32%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20683      0.87%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124066      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2372060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081478                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465215                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991764                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        77170                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259878                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2081                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41163                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34179                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          402                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463421                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2209                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41163                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995330                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          16097                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        51931                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258407                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9128                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461168                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1991                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2031908                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6801573                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6801573                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          328802                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26607                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140521                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1889                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15759                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367739                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1985                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       200642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       469914                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2372060                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267618                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1796589     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       230917      9.73%     85.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124587      5.25%     90.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86033      3.63%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75186      3.17%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38811      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9303      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6140      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4494      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2372060                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            347     11.49%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1327     43.95%     55.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1345     44.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144924     83.71%     83.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21314      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126660      9.26%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74675      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367739                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.530552                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3019                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002207                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5112541                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1658276                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370758                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3462                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27640                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2397                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41163                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          11137                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1242                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457598                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140521                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75463                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25284                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345986                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118653                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21752                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193280                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187704                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74627                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.522114                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1343047                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342956                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798937                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092471                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520938                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381815                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       230716                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22281                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2330897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.526359                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344912                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1829554     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232704      9.98%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97428      4.18%     92.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58537      2.51%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40102      1.72%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26312      1.13%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13756      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10818      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21686      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2330897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21686                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3766803                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2956391                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 205896                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.577951                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.577951                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387905                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387905                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6069739                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1865995                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364329                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          209756                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       171803                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        22342                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        85712                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           79985                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21139                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          994                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2009210                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1196978                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             209756                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       101124                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               262111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          64023                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         60226                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           125307                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22061                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2372865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.972915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2110754     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           27955      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           32735      1.38%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           17735      0.75%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19886      0.84%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           11652      0.49%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7736      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           20496      0.86%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          123916      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2372865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081365                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1992072                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        78020                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           259597                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2254                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40918                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34017                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          400                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1460560                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2169                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40918                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1995806                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15773                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        52796                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           258161                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         9407                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1458390                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1935                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4650                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2028723                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6788898                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6788898                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1702931                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          325792                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          389                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          222                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            27288                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       139884                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        75156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1797                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15672                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1454371                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1365662                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1811                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       198150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       463970                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2372865                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575533                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1797993     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       230904      9.73%     85.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       124407      5.24%     90.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        86098      3.63%     94.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        74891      3.16%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        38383      1.62%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         9630      0.41%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6081      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4478      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2372865                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            349     11.51%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1336     44.06%     55.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1347     44.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1143782     83.75%     83.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        21278      1.56%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       125956      9.22%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74480      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1365662                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.529746                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3032                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002220                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5109032                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1652953                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1341095                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1368694                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3350                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        27015                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2096                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40918                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11001                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1202                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1454768                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       139884                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        75156                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          223                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25235                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1343958                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       118194                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        21704                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              192635                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          187414                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74441                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521327                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1341184                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1341095                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           798262                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2091353                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520216                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381696                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       999907                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1226775                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       228007                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22276                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2331947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.526073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.344742                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1830780     78.51%     78.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       232585      9.97%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        97419      4.18%     92.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        58323      2.50%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        40268      1.73%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        26278      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13773      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10885      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        21636      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2331947                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       999907                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1226775                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                185929                       # Number of memory references committed
system.switch_cpus1.commit.loads               112869                       # Number of loads committed
system.switch_cpus1.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            175530                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1106023                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        24958                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        21636                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3765080                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2950490                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 205091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             999907                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1226775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       999907                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.578196                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.578196                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387868                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387868                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6060884                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1863564                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1361519                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          195298                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       175561                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        16955                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       132505                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          128757                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10556                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          505                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2071869                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1112408                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             195298                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       139313                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               247152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56426                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         27693                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126564                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2386085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.759180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2138933     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           38577      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18310      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           38065      1.60%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           10646      0.45%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35538      1.49%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5179      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8368      0.35%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           92469      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2386085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075757                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.431508                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2031108                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        69232                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           246490                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          260                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         38992                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17223                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1234333                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         38992                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2035945                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          43535                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        12604                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           242471                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12535                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1231737                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           959                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        10775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1605838                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5566557                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5566557                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1266724                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          339098                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          163                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24690                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       230940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        33287                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          330                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7427                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1223321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          165                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1133429                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1154                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       244354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       516403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2386085                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.475016                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.084352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1888771     79.16%     79.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       153189      6.42%     85.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       170156      7.13%     92.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        98404      4.12%     96.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        48549      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        12533      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        13832      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          345      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          306      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2386085                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1924     58.16%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           768     23.22%     81.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          616     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       883229     77.93%     77.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         8187      0.72%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       209110     18.45%     97.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32829      2.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1133429                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.439662                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3308                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002919                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4657405                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1467858                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1102250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1136737                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          857                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        50519                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1300                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         38992                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24121                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1564                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1223490                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       230940                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        33287                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           88                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        17834                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1118405                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       206046                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        15024                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              238852                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          170384                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             32806                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.433834                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1102626                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1102250                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           669373                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1422672                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.427567                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.470504                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       874926                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       976762                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       246757                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16663                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2347093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.416158                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.287739                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1987555     84.68%     84.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       138424      5.90%     90.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91649      3.90%     94.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        28058      1.20%     95.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        49362      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8845      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5726      0.24%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4955      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        32519      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2347093                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       874926                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        976762                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                212405                       # Number of memory references committed
system.switch_cpus2.commit.loads               180418                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            150748                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           850842                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        32519                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3538080                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2486074                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 191871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             874926                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               976762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       874926                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.946485                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.946485                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.339387                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.339387                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5209928                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1428830                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1322370                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           154                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          202033                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       182007                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        12419                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        77135                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           69867                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10839                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          551                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2115348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1267970                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             202033                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        80706                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               249591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          39570                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         53656                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           123225                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        12277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2445450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.608855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.942604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2195859     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            8637      0.35%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18196      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            7310      0.30%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           40821      1.67%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           36666      1.50%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6748      0.28%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           14840      0.61%     95.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          116373      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2445450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078369                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491851                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2102674                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        66793                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           248486                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          868                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         26625                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17804                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          230                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1485495                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1399                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         26625                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2105643                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          45362                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        13589                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           246481                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7746                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1483357                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2845                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3130                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1747767                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6979861                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6979861                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1510633                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          237125                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            21611                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       348225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       174745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1579                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         8462                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1478048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1408914                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1096                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       137224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       335240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2445450                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576137                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.373991                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1945217     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       149371      6.11%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123284      5.04%     90.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        53061      2.17%     92.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        67492      2.76%     95.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        65033      2.66%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        37143      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2991      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1858      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2445450                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3516     10.99%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         27639     86.38%     97.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          841      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       885494     62.85%     62.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        12173      0.86%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       337186     23.93%     87.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       173978     12.35%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1408914                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.546524                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31996                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022710                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5296370                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1615521                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1394490                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1440910                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2593                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        17520                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1903                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         26625                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          41404                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1853                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1478249                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           36                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       348225                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       174745                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          106                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         6337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        14215                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1397433                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       335813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        11481                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              509733                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182754                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            173920                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.542070                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1394627                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1394490                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           754113                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1486387                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.540929                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507346                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1123095                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1319306                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       159075                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          174                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        12444                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2418825                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.545433                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.368470                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1940345     80.22%     80.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       174709      7.22%     87.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        81778      3.38%     90.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        81156      3.36%     94.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        21687      0.90%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        94300      3.90%     98.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7179      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5117      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        12554      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2418825                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1123095                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1319306                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                503547                       # Number of memory references committed
system.switch_cpus3.commit.loads               330705                       # Number of loads committed
system.switch_cpus3.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            174159                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1172992                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        12666                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        12554                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3884639                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2983398                       # The number of ROB writes
system.switch_cpus3.timesIdled                  47965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 132506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1123095                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1319306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1123095                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.295403                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.295403                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.435653                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.435653                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6903569                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1622735                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1762259                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           174                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          233914                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       194967                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22958                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        89381                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83726                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24722                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1057                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2026541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1282036                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             233914                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       108448                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               266410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64911                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         63207                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           127524                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2397931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.657635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.036171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2131521     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           16204      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20062      0.84%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32633      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13398      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           17814      0.74%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           20311      0.85%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9695      0.40%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          136293      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2397931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090736                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.497307                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2014659                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        76456                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           265060                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41590                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35288                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1566650                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41590                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2017142                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6192                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        64170                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           262707                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6123                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1556258                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents           821                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2174086                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7232017                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7232017                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1783568                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          390512                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          362                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22083                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       146944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        75078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17138                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1517289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          363                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1444265                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1728                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       205962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       432823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2397931                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.602296                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.325112                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1787532     74.54%     74.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       277259     11.56%     86.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       114069      4.76%     90.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        64108      2.67%     93.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        86067      3.59%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27324      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26482      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13956      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1134      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2397931                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9959     78.83%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1376     10.89%     89.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1298     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1217375     84.29%     84.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19537      1.35%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          177      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       132414      9.17%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74762      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1444265                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.560236                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12633                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5300822                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1723622                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1403998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1456898                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          943                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31046                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1379                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41590                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4702                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1517654                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       146944                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        75078                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26312                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1417129                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       129763                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        27136                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              204504                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          199714                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74741                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549710                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1404013                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1403998                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           841095                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2260299                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544617                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372117                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1037415                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1278429                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       239224                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22984                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2356341                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542548                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.361589                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1814367     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       275173     11.68%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        99881      4.24%     92.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        49467      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45029      1.91%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        19135      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        19000      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9010      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25279      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2356341                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1037415                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1278429                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                189591                       # Number of memory references committed
system.switch_cpus4.commit.loads               115898                       # Number of loads committed
system.switch_cpus4.commit.membars                178                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            185251                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1151079                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26411                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25279                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3848715                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3076906                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 180025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1037415                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1278429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1037415                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.484980                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.484980                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.402418                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.402418                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6373569                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1964350                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1446347                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           356                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          213757                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       175001                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22482                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        86638                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           81858                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21626                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1029                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2047944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1196060                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             213757                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       103484                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               248359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          62397                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         42148                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           126798                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2378083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.965680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2129724     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           11453      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18025      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           24140      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           25580      1.08%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           21664      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           11540      0.49%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           18124      0.76%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          117833      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2378083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082917                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463957                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2027317                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        63239                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           247744                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          353                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39423                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34894                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1465847                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39423                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2033261                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          12748                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        37508                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           242181                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12953                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1464594                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1566                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2044580                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6810097                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6810097                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1740719                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          303861                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          181                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            40672                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       137933                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        73538                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          806                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17935                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1461800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1378148                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          293                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       179903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       436717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2378083                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579521                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271560                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1795528     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       239145     10.06%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       121380      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        91728      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        72016      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        28884      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        18509      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         9623      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1270      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2378083                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            296     12.05%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           909     37.00%     49.04% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1252     50.96%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1159384     84.13%     84.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20484      1.49%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          171      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       124954      9.07%     94.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        73155      5.31%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1378148                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.534589                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2457                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001783                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5137129                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1642073                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1355520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1380605                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2776                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        24735                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1493                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39423                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          10093                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1146                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1462156                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       137933                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        73538                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          180                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           19                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25560                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1357635                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       117410                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        20513                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              190545                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          192446                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             73135                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526632                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1355598                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1355520                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           778837                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2099744                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525812                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370920                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1014912                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1248982                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       213180                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22541                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2338660                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534059                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380996                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1825694     78.07%     78.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       254364     10.88%     88.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96326      4.12%     93.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        45455      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        38665      1.65%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        22248      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        19466      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8631      0.37%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        27811      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2338660                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1014912                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1248982                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                185243                       # Number of memory references committed
system.switch_cpus5.commit.loads               113198                       # Number of loads committed
system.switch_cpus5.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            180084                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1125351                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25736                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        27811                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3772998                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2963755                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 199873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1014912                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1248982                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1014912                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.540078                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.540078                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393689                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393689                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6108494                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1889961                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1358448                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          201105                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       181211                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12386                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        90561                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           69914                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10836                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          566                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2114428                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1265147                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             201105                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        80750                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               249062                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39446                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         53941                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123131                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12247                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2444181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.940674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2195119     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            8637      0.35%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18210      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7356      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           40588      1.66%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           36542      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            6976      0.29%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           14807      0.61%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          115946      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2444181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078009                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490756                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2102004                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        66839                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           247982                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          829                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26523                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17642                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1481757                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1396                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26523                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2104858                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          44831                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        14353                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           246021                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7591                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1479549                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2778                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          110                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1742003                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6963968                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6963968                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1506585                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          235418                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          103                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            20937                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       347948                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       174832                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1630                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8668                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1474326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1406825                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1100                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       135382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       327324                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2444181                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575581                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.372904                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1944027     79.54%     79.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       149984      6.14%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       123311      5.05%     90.72% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        52526      2.15%     92.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        67439      2.76%     95.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        65070      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        37038      1.52%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         2981      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1805      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2444181                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3465     10.84%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         27658     86.53%     97.37% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          842      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       883388     62.79%     62.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12164      0.86%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       337154     23.97%     87.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       174036     12.37%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1406825                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.545713                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              31965                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022721                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5290896                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1609957                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1392660                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1438790                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2621                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17500                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         2146                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26523                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          40836                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1810                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1474521                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           31                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       347948                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       174832                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14188                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1395568                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       335769                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11257                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              509738                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          182297                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            173969                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.541347                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1392805                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1392660                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           753260                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1484346                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.540219                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507469                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1120777                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1316442                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158196                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12426                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2417658                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.544511                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.367182                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1940057     80.25%     80.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       174417      7.21%     87.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        81730      3.38%     90.84% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        80913      3.35%     94.19% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        21678      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        94126      3.89%     98.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7166      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5080      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12491      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2417658                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1120777                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1316442                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                503134                       # Number of memory references committed
system.switch_cpus6.commit.loads               330448                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            173729                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1170441                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12613                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12491                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3879792                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2975815                       # The number of ROB writes
system.switch_cpus6.timesIdled                  47935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 133775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1120777                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1316442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1120777                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.300151                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.300151                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.434754                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.434754                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6896910                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1619545                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1759555                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2577956                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          201361                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       181462                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        12406                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86873                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           70020                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           10796                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          556                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2115150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1265682                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             201361                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        80816                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               249231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          39432                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         53624                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           123177                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        12269                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2444722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.607735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.940600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2195491     89.81%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            8686      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           18205      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            7378      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           40722      1.67%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           36556      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            6918      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           14790      0.60%     95.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          115976      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2444722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078109                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490963                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2102816                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        66436                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           248114                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          862                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         26490                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        17650                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1482211                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         26490                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2105664                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          44491                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        14116                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           246190                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         7767                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1479988                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2885                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          235                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1742904                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6965029                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6965029                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1507657                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          235247                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          185                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            21025                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       347971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       174743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1623                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         8643                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1474868                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1407374                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1072                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       135895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       327104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2444722                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575679                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.372652                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1944085     79.52%     79.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       150249      6.15%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       123382      5.05%     90.71% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        52908      2.16%     92.88% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        67296      2.75%     95.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        64977      2.66%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        37022      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         2988      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1815      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2444722                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3494     10.93%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.93% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         27621     86.43%     97.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          844      2.64%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       883845     62.80%     62.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        12157      0.86%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           83      0.01%     63.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       337299     23.97%     87.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       173990     12.36%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1407374                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.545926                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              31959                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022708                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5292501                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1611012                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1393247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1439333                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2616                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        17449                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2025                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         26490                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          40307                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1821                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1475060                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           28                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       347971                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       174743                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          102                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         6459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         7703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        14162                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1396169                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       335931                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        11205                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              509854                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          182435                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            173923                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.541580                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1393380                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1393247                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           753666                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1484477                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.540446                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507698                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1121381                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1317187                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       157973                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          173                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        12443                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2418232                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.544690                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.367550                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1940342     80.24%     80.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       174580      7.22%     87.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        81785      3.38%     90.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        80947      3.35%     94.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        21709      0.90%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        94059      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7169      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5077      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        12564      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2418232                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1121381                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1317187                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                503240                       # Number of memory references committed
system.switch_cpus7.commit.loads               330522                       # Number of loads committed
system.switch_cpus7.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            173851                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1171091                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        12622                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        12564                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3880815                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2976826                       # The number of ROB writes
system.switch_cpus7.timesIdled                  47932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 133234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1121381                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1317187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1121381                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.298912                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.298912                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.434988                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.434988                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6899436                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1620699                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1760153                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           172                       # number of misc regfile writes
system.l2.replacements                           1652                       # number of replacements
system.l2.tagsinuse                      32762.888675                       # Cycle average of tags in use
system.l2.total_refs                          1087842                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34416                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.608612                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           538.496184                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     23.251200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     75.583735                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     22.287719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     75.167291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     22.805366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     78.645657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     25.280992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    168.235782                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.765274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     43.253895                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     14.750864                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     48.393947                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     25.264654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    170.933039                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     24.640953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    168.163649                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3560.067116                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3566.430520                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4480.251354                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4817.552925                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2212.432249                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2851.153574                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4847.491115                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4891.589621                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016434                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.002307                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000680                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.002400                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000772                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.005134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001320                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000450                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001477                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000771                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.005216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000752                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.005132                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.108645                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.108839                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.136726                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.147020                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.067518                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.087010                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.147934                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.149279                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999844                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          443                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          439                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          553                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          276                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          296                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          557                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          559                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3552                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1261                       # number of Writeback hits
system.l2.Writeback_hits::total                  1261                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          446                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          276                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          560                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          562                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3573                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          446                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          442                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          424                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          556                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          276                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          299                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          560                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          562                       # number of overall hits
system.l2.overall_hits::total                    3573                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          130                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          131                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          143                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          284                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           90                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          285                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           31                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          280                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1651                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           90                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          280                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1652                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          131                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          131                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          143                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          284                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           90                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          102                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          285                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           31                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          280                       # number of overall misses
system.l2.overall_misses::total                  1652                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3651787                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     19653552                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3476831                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     19514176                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3785671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     21577916                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4841029                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     43043310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      1589380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     13707665                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4229815                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     15534043                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4733508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     43011564                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4810679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     42259031                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       249419957                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       161681                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        161681                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3651787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     19815233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3476831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     19514176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3785671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     21577916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4841029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     43043310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      1589380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     13707665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4229815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     15534043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4733508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     43011564                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4810679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     42259031                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249581638                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3651787                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     19815233                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3476831                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     19514176                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3785671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     21577916                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4841029                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     43043310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      1589380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     13707665                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4229815                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     15534043                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4733508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     43011564                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4810679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     42259031                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249581638                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          837                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          366                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          842                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5203                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1261                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1261                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                22                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          577                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          573                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          840                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          845                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5225                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          577                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          573                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          840                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          845                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5225                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.226876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.229825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.253546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.339307                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.245902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.256281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.338480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.333731                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.317317                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045455                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.227036                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.228621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.252205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.338095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.245902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.254364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.337278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.332542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.316172                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.227036                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.228621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.252205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.338095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.245902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.254364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.337278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.332542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.316172                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152157.791667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151181.169231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151166.565217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 148963.175573                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151426.840000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150894.517483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151282.156250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151560.950704                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 144489.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152307.388889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 151064.821429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152294.539216                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147922.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150917.768421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 155183.193548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150925.110714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151072.051484                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       161681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       161681                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152157.791667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151261.320611                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151166.565217                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 148963.175573                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151426.840000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150894.517483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151282.156250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151560.950704                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 144489.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152307.388889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 151064.821429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152294.539216                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147922.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150917.768421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 155183.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150925.110714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151078.473366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152157.791667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151261.320611                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151166.565217                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 148963.175573                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151426.840000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150894.517483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151282.156250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151560.950704                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 144489.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152307.388889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 151064.821429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152294.539216                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147922.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150917.768421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 155183.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150925.110714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151078.473366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  592                       # number of writebacks
system.l2.writebacks::total                       592                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          284                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           90                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          285                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           31                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1651                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1652                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2256546                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     12083843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2138626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     11883511                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2329752                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     13249729                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2981079                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     26521389                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst       949699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      8468245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2599951                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      9590431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2873055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     26416744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3006343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     25955978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    153304921                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       103874                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       103874                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2256546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     12187717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2138626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     11883511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2329752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     13249729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2981079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     26521389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst       949699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      8468245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2599951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      9590431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2873055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     26416744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3006343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     25955978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    153408795                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2256546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     12187717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2138626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     11883511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2329752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     13249729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2981079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     26521389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst       949699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      8468245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2599951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      9590431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2873055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     26416744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3006343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     25955978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    153408795                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.226876                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.229825                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.253546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.339307                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.245902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.256281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.338480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.333731                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.317317                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045455                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.227036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.228621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.252205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.338095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.245902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.254364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.337278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.332542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.316172                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.227036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.228621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.252205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.338095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.245902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.254364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.337278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.332542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.316172                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94022.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92952.638462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92983.739130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90713.824427                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93190.080000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92655.447552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93158.718750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93385.172535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 86336.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94091.611111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92855.392857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94023.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89782.968750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92690.329825                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96978.806452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92699.921429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92855.797093                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       103874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       103874                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94022.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93036.007634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92983.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90713.824427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93190.080000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92655.447552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93158.718750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93385.172535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 86336.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94091.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92855.392857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94023.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89782.968750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92690.329825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96978.806452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92699.921429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92862.466707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94022.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93036.007634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92983.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90713.824427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93190.080000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92655.447552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93158.718750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93385.172535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 86336.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94091.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92855.392857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94023.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89782.968750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92690.329825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96978.806452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92699.921429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92862.466707                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.212876                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133231                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.723866                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.212876                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038803                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811239                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125269                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125269                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125269                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125269                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125269                       # number of overall hits
system.cpu0.icache.overall_hits::total         125269                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           33                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           33                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           33                       # number of overall misses
system.cpu0.icache.overall_misses::total           33                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5012925                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5012925                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5012925                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5012925                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5012925                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5012925                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125302                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125302                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125302                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 151906.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 151906.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 151906.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 151906.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 151906.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 151906.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4019510                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4019510                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4019510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4019510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4019510                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4019510                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160780.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160780.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160780.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160780.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160780.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160780.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   577                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203553                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   833                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              141901.024010                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.634114                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.365886                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.717321                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.282679                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86822                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86822                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72631                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72631                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          183                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159453                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159453                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159453                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159453                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1942                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2007                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2007                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2007                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    216863067                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    216863067                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8736902                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8736902                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    225599969                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    225599969                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    225599969                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    225599969                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88764                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161460                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161460                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161460                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161460                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021878                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021878                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000894                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012430                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012430                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012430                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111669.962410                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111669.962410                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 134413.876923                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 134413.876923                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112406.561535                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112406.561535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112406.561535                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112406.561535                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu0.dcache.writebacks::total              238                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1369                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1430                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1430                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1430                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          577                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50581607                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50581607                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       362281                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       362281                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50943888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50943888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50943888                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50943888                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003574                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003574                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88275.055846                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88275.055846                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 90570.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90570.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88290.967071                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88290.967071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88290.967071                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88290.967071                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.249438                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750133237                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1482476.752964                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    23.249438                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.037259                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809695                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       125275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         125275                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       125275                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          125275                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       125275                       # number of overall hits
system.cpu1.icache.overall_hits::total         125275                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           32                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           32                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           32                       # number of overall misses
system.cpu1.icache.overall_misses::total           32                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4759385                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4759385                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4759385                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4759385                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4759385                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4759385                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       125307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       125307                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       125307                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       125307                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       125307                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       125307                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000255                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148730.781250                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148730.781250                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148730.781250                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148730.781250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148730.781250                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148730.781250                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3823012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3823012                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3823012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3823012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3823012                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3823012                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159292.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159292.166667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159292.166667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159292.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159292.166667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159292.166667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   573                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               118203210                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   829                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              142585.295537                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   182.569155                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    73.430845                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.713161                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.286839                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        86489                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          86489                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        72629                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         72629                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          175                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          175                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          168                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       159118                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          159118                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       159118                       # number of overall hits
system.cpu1.dcache.overall_hits::total         159118                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1940                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1940                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           64                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2004                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2004                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2004                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2004                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    215541136                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    215541136                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6743285                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6743285                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    222284421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    222284421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    222284421                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    222284421                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        88429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        88429                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       161122                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       161122                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       161122                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       161122                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021939                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021939                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000880                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000880                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012438                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012438                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012438                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012438                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111103.678351                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111103.678351                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 105363.828125                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105363.828125                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110920.369760                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110920.369760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110920.369760                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110920.369760                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu1.dcache.writebacks::total              228                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1370                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1370                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           61                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1431                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1431                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1431                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1431                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          570                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          573                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          573                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          573                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     50144176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     50144176                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     50336476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     50336476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     50336476                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     50336476                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006446                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006446                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003556                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003556                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003556                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003556                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87972.238596                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87972.238596                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87847.253054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87847.253054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87847.253054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87847.253054                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               548.804403                       # Cycle average of tags in use
system.cpu2.icache.total_refs               646510093                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1171213.936594                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.689007                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.115396                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037963                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841531                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.879494                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126532                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126532                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126532                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126532                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126532                       # number of overall hits
system.cpu2.icache.overall_hits::total         126532                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           32                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           32                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           32                       # number of overall misses
system.cpu2.icache.overall_misses::total           32                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4785917                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4785917                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4785917                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4785917                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4785917                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4785917                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126564                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126564                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126564                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126564                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126564                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000253                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000253                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 149559.906250                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 149559.906250                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 149559.906250                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 149559.906250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 149559.906250                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 149559.906250                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4101340                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4101340                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4101340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4101340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4101340                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4101340                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157743.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157743.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157743.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157743.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157743.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157743.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   567                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151271360                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   823                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              183804.811665                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   151.743447                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   104.256553                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.592748                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.407252                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189778                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189778                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        31811                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           81                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           77                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       221589                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          221589                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       221589                       # number of overall hits
system.cpu2.dcache.overall_hits::total         221589                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1828                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1828                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1843                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1843                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1843                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1843                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    177387224                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    177387224                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1216512                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1216512                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    178603736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    178603736                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    178603736                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    178603736                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       191606                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       191606                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           81                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           77                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       223432                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       223432                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       223432                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       223432                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009540                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009540                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008249                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008249                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008249                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008249                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97038.962801                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97038.962801                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81100.800000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81100.800000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 96909.243625                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96909.243625                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 96909.243625                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96909.243625                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           62                       # number of writebacks
system.cpu2.dcache.writebacks::total               62                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1264                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1264                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1276                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1276                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1276                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1276                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          564                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          567                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          567                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     50969150                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     50969150                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     51161450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     51161450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     51161450                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     51161450                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002944                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002944                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002538                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002538                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90370.833333                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90370.833333                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90231.834215                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90231.834215                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90231.834215                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90231.834215                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     3                       # number of replacements
system.cpu3.icache.tagsinuse               567.001382                       # Cycle average of tags in use
system.cpu3.icache.total_refs               768706516                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1334559.923611                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.917360                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.084022                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.041534                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.867122                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.908656                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       123184                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         123184                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       123184                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          123184                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       123184                       # number of overall hits
system.cpu3.icache.overall_hits::total         123184                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.cpu3.icache.overall_misses::total           41                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6914160                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6914160                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6914160                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6914160                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6914160                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6914160                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       123225                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       123225                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       123225                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       123225                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       123225                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       123225                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000333                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000333                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 168638.048780                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 168638.048780                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 168638.048780                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 168638.048780                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 168638.048780                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 168638.048780                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5817701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5817701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5817701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5817701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5817701                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5817701                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 176293.969697                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 176293.969697                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 176293.969697                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 176293.969697                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 176293.969697                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 176293.969697                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   840                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               289307953                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1096                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              263967.110401                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.252503                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.747497                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.434580                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.565420                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       316968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         316968                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       172654                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        172654                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           95                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           87                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           87                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       489622                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          489622                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       489622                       # number of overall hits
system.cpu3.dcache.overall_hits::total         489622                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2970                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2970                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            9                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2979                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2979                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2979                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2979                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    334186353                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    334186353                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       730960                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       730960                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    334917313                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    334917313                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    334917313                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    334917313                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       319938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       319938                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       172663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       172663                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       492601                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       492601                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       492601                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       492601                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009283                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009283                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000052                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006047                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006047                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006047                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006047                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112520.657576                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112520.657576                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81217.777778                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81217.777778                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112426.086942                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112426.086942                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112426.086942                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112426.086942                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          185                       # number of writebacks
system.cpu3.dcache.writebacks::total              185                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2133                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2133                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2139                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2139                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2139                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2139                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          837                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          837                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          840                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          840                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     84577565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     84577565                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       204995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       204995                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     84782560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     84782560                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     84782560                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     84782560                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002616                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001705                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001705                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001705                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001705                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 101048.464755                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101048.464755                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68331.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68331.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 100931.619048                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100931.619048                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 100931.619048                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100931.619048                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               465.764651                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753003762                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1615887.901288                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    10.764651                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.017251                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       127510                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         127510                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       127510                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          127510                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       127510                       # number of overall hits
system.cpu4.icache.overall_hits::total         127510                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2142180                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2142180                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2142180                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2142180                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2142180                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2142180                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       127524                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       127524                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       127524                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       127524                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       127524                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       127524                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000110                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000110                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000110                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153012.857143                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153012.857143                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153012.857143                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153012.857143                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153012.857143                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153012.857143                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            3                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            3                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           11                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           11                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      1716241                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1716241                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      1716241                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1716241                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      1716241                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1716241                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000086                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 156021.909091                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 156021.909091                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 156021.909091                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 156021.909091                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 156021.909091                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 156021.909091                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   366                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109335288                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   622                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              175780.205788                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   129.494789                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   126.505211                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.505839                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.494161                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        99709                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          99709                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        73337                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         73337                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          185                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          185                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          178                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          178                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       173046                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          173046                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       173046                       # number of overall hits
system.cpu4.dcache.overall_hits::total         173046                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          944                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          944                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          944                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           944                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          944                       # number of overall misses
system.cpu4.dcache.overall_misses::total          944                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     94151750                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     94151750                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     94151750                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     94151750                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     94151750                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     94151750                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       100653                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       100653                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        73337                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        73337                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          178                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       173990                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       173990                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       173990                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       173990                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009379                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009379                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005426                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005426                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005426                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005426                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 99737.023305                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 99737.023305                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 99737.023305                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 99737.023305                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 99737.023305                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 99737.023305                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu4.dcache.writebacks::total               78                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          578                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          578                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          578                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          578                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          578                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          578                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          366                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          366                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     32831871                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     32831871                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     32831871                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     32831871                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     32831871                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     32831871                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003636                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002104                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002104                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002104                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89704.565574                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89704.565574                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89704.565574                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89704.565574                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89704.565574                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89704.565574                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.906656                       # Cycle average of tags in use
system.cpu5.icache.total_refs               749560706                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1484278.625743                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    14.906656                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.023889                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.785107                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       126763                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         126763                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       126763                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          126763                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       126763                       # number of overall hits
system.cpu5.icache.overall_hits::total         126763                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.cpu5.icache.overall_misses::total           35                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5341087                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5341087                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5341087                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5341087                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5341087                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5341087                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       126798                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       126798                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       126798                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       126798                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       126798                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       126798                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000276                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000276                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 152602.485714                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 152602.485714                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 152602.485714                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 152602.485714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 152602.485714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 152602.485714                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4665514                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4665514                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4665514                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4665514                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4665514                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4665514                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155517.133333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155517.133333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155517.133333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155517.133333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155517.133333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155517.133333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   401                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               113237795                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              172355.852359                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   139.140613                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   116.859387                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.543518                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.456482                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        86233                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          86233                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        71694                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         71694                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          173                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       157927                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          157927                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       157927                       # number of overall hits
system.cpu5.dcache.overall_hits::total         157927                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1253                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1253                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           16                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1269                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1269                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1269                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    139383851                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    139383851                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1240192                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1240192                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    140624043                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    140624043                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    140624043                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    140624043                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        87486                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        87486                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        71710                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        71710                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       159196                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       159196                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       159196                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       159196                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.014322                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.014322                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000223                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.007971                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.007971                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.007971                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.007971                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 111240.104549                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 111240.104549                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        77512                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        77512                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110814.848700                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110814.848700                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110814.848700                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110814.848700                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           90                       # number of writebacks
system.cpu5.dcache.writebacks::total               90                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          855                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          855                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          868                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          868                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          868                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          868                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          398                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          401                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          401                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     36321112                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     36321112                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     36513412                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     36513412                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     36513412                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     36513412                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004549                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004549                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002519                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002519                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002519                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002519                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91259.075377                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 91259.075377                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 91055.890274                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 91055.890274                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 91055.890274                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 91055.890274                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               567.625284                       # Cycle average of tags in use
system.cpu6.icache.total_refs               768706418                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1334559.753472                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    25.900090                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.725193                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041507                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868149                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.909656                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123086                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123086                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123086                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123086                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123086                       # number of overall hits
system.cpu6.icache.overall_hits::total         123086                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6778396                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6778396                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6778396                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6778396                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6778396                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6778396                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123131                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123131                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123131                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123131                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123131                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123131                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000365                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000365                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150631.022222                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150631.022222                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150631.022222                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150631.022222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150631.022222                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150631.022222                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5284084                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5284084                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5284084                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5284084                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5284084                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5284084                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000268                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000268                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000268                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000268                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160123.757576                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160123.757576                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160123.757576                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160123.757576                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160123.757576                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160123.757576                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   845                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               289307829                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1101                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              262768.237057                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.370502                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.629498                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.435041                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.564959                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       317005                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         317005                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       172500                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        172500                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           89                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       489505                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          489505                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       489505                       # number of overall hits
system.cpu6.dcache.overall_hits::total         489505                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2940                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2940                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2948                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2948                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2948                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2948                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    332840158                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    332840158                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       747914                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       747914                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    333588072                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    333588072                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    333588072                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    333588072                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       319945                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       319945                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       172508                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       172508                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       492453                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       492453                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       492453                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       492453                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009189                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009189                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000046                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005986                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005986                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005986                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005986                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 113210.938095                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 113210.938095                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 93489.250000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 93489.250000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113157.419267                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113157.419267                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113157.419267                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113157.419267                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          192                       # number of writebacks
system.cpu6.dcache.writebacks::total              192                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2098                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2098                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2103                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2103                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2103                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2103                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          842                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          842                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          845                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          845                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          845                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          845                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     85297377                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     85297377                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       245787                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       245787                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     85543164                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     85543164                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     85543164                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     85543164                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002632                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002632                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001716                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001716                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001716                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001716                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 101303.298100                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 101303.298100                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        81929                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        81929                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 101234.513609                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 101234.513609                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 101234.513609                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 101234.513609                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               567.000586                       # Cycle average of tags in use
system.cpu7.icache.total_refs               768706467                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   575                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1336880.812174                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.277128                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.723458                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.040508                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868147                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.908655                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       123135                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         123135                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       123135                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          123135                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       123135                       # number of overall hits
system.cpu7.icache.overall_hits::total         123135                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6939748                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6939748                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6939748                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6939748                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6939748                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6939748                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       123177                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       123177                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       123177                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       123177                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       123177                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       123177                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000341                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000341                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000341                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000341                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000341                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000341                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 165232.095238                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 165232.095238                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 165232.095238                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 165232.095238                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 165232.095238                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 165232.095238                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5546567                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5546567                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5546567                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5546567                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5546567                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5546567                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000260                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000260                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000260                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 173330.218750                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 173330.218750                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 173330.218750                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 173330.218750                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 173330.218750                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 173330.218750                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   842                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               289307967                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1098                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              263486.308743                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.238407                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.761593                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.434525                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.565475                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       317112                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         317112                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       172531                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        172531                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           89                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           86                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       489643                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          489643                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       489643                       # number of overall hits
system.cpu7.dcache.overall_hits::total         489643                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2972                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2972                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            9                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2981                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2981                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2981                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2981                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    333095121                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    333095121                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       718379                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       718379                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    333813500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    333813500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    333813500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    333813500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       320084                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       320084                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       172540                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       172540                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       492624                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       492624                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       492624                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       492624                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009285                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009285                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000052                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006051                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006051                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006051                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006051                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112077.766151                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112077.766151                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79819.888889                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79819.888889                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 111980.375713                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 111980.375713                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 111980.375713                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 111980.375713                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          188                       # number of writebacks
system.cpu7.dcache.writebacks::total              188                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2133                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2133                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2139                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2139                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          839                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          839                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          842                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          842                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          842                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          842                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     84502369                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     84502369                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       201460                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       201460                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     84703829                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     84703829                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     84703829                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     84703829                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001709                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001709                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001709                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001709                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 100717.960667                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 100717.960667                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67153.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67153.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 100598.371734                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 100598.371734                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 100598.371734                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 100598.371734                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
