//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	run

.visible .entry run(
	.param .u64 run_param_0,
	.param .u32 run_param_1,
	.param .u32 run_param_2,
	.param .u32 run_param_3,
	.param .u32 run_param_4,
	.param .u64 run_param_5,
	.param .u32 run_param_6,
	.param .u32 run_param_7,
	.param .u32 run_param_8,
	.param .u64 run_param_9,
	.param .u32 run_param_10
)
{
	.reg .pred 	%p<31>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<149>;
	.reg .f64 	%fd<25>;
	.reg .b64 	%rd<48>;


	ld.param.u64 	%rd12, [run_param_0];
	ld.param.u32 	%r48, [run_param_1];
	ld.param.u32 	%r43, [run_param_2];
	ld.param.u32 	%r44, [run_param_3];
	ld.param.u32 	%r45, [run_param_4];
	ld.param.u64 	%rd13, [run_param_5];
	ld.param.u32 	%r46, [run_param_7];
	ld.param.u32 	%r47, [run_param_8];
	ld.param.u64 	%rd14, [run_param_9];
	mov.u32 	%r49, %ctaid.x;
	mov.u32 	%r50, %ctaid.y;
	mov.u32 	%r51, %nctaid.x;
	mad.lo.s32 	%r1, %r50, %r51, %r49;
	mul.lo.s32 	%r52, %r44, %r43;
	div.s32 	%r53, %r48, %r52;
	setp.ge.s32	%p3, %r1, %r53;
	@%p3 bra 	BB0_29;

	cvta.to.global.u64 	%rd15, %rd13;
	mul.wide.s32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ldu.global.u32 	%r140, [%rd17];
	setp.ne.s32	%p4, %r140, 0;
	@%p4 bra 	BB0_14;

	add.s32 	%r59, %r1, 1;
	mul.lo.s32 	%r3, %r59, %r52;
	mul.lo.s32 	%r139, %r1, %r52;
	mov.f64 	%fd23, 0d0000000000000000;
	mov.u32 	%r138, 0;
	setp.ge.s32	%p5, %r139, %r3;
	@%p5 bra 	BB0_7;

	mul.lo.s32 	%r137, %r1, %r52;
	cvta.to.global.u64 	%rd18, %rd12;
	mul.wide.s32 	%rd19, %r137, 4;
	add.s64 	%rd45, %rd18, %rd19;
	mov.f64 	%fd23, 0d0000000000000000;
	mov.u32 	%r138, 0;

BB0_4:
	ldu.global.u32 	%r7, [%rd45];
	setp.lt.s32	%p6, %r7, 1;
	@%p6 bra 	BB0_6;

	cvt.rn.f64.s32	%fd12, %r7;
	add.f64 	%fd23, %fd23, %fd12;
	add.s32 	%r138, %r138, 1;

BB0_6:
	add.s64 	%rd45, %rd45, 4;
	add.s32 	%r137, %r137, 1;
	setp.lt.s32	%p7, %r137, %r3;
	@%p7 bra 	BB0_4;

BB0_7:
	setp.gt.s32	%p8, %r138, 0;
	@%p8 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	cvt.rn.f64.s32	%fd5, %r138;
	div.rn.f64 	%fd6, %fd23, %fd5;
	mov.f64 	%fd24, 0d0000000000000000;
	@%p5 bra 	BB0_12;

	cvta.to.global.u64 	%rd23, %rd12;
	mul.wide.s32 	%rd24, %r139, 4;
	add.s64 	%rd46, %rd23, %rd24;
	mov.f64 	%fd24, 0d0000000000000000;

BB0_11:
	ldu.global.u32 	%r84, [%rd46];
	cvt.rn.f64.s32	%fd15, %r84;
	sub.f64 	%fd16, %fd15, %fd6;
	fma.rn.f64 	%fd24, %fd16, %fd16, %fd24;
	add.s64 	%rd46, %rd46, 4;
	add.s32 	%r139, %r139, 1;
	setp.lt.s32	%p10, %r139, %r3;
	@%p10 bra 	BB0_11;

BB0_12:
	div.rn.f64 	%fd17, %fd24, %fd5;
	sqrt.rn.f64 	%fd18, %fd17;
	mul.f64 	%fd19, %fd18, 0d4008000000000000;
	fma.rn.f64 	%fd20, %fd6, 0d4000000000000000, %fd19;
	cvt.rzi.s32.f64	%r140, %fd20;
	bra.uni 	BB0_13;

BB0_8:
	mov.u32 	%r140, 64000;

BB0_13:
	st.global.u32 	[%rd17], %r140;

BB0_14:
	add.s32 	%r17, %r1, 1;
	cvt.rn.f64.s32	%fd21, %r140;
	mul.f64 	%fd22, %fd21, 0d3FD3333333333333;
	cvt.rzi.s32.f64	%r18, %fd22;
	shr.u32 	%r93, %r45, 31;
	add.s32 	%r94, %r45, %r93;
	shr.s32 	%r19, %r94, 1;
	mul.lo.s32 	%r20, %r19, %r43;
	mad.lo.s32 	%r96, %r1, %r52, %r19;
	add.s32 	%r142, %r96, %r20;
	mul.lo.s32 	%r22, %r17, %r47;
	mul.lo.s32 	%r141, %r1, %r47;
	setp.ge.s32	%p11, %r141, %r22;
	@%p11 bra 	BB0_17;

	cvta.to.global.u64 	%rd28, %rd14;
	mul.wide.s32 	%rd29, %r141, 4;
	add.s64 	%rd47, %rd28, %rd29;

BB0_16:
	mov.u32 	%r102, 0;
	st.global.u32 	[%rd47], %r102;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r141, %r141, 1;
	setp.lt.s32	%p12, %r141, %r22;
	@%p12 bra 	BB0_16;

BB0_17:
	mul.lo.s32 	%r104, %r17, %r52;
	sub.s32 	%r26, %r104, %r20;
	setp.ge.s32	%p13, %r142, %r26;
	@%p13 bra 	BB0_29;

	add.s32 	%r106, %r43, 1;
	mul.lo.s32 	%r27, %r19, %r106;
	sub.s32 	%r28, %r43, %r19;
	cvta.to.global.u64 	%rd10, %rd12;
	mov.u32 	%r143, 0;

BB0_19:
	mul.wide.s32 	%rd30, %r142, 4;
	add.s64 	%rd11, %rd10, %rd30;
	ld.global.u32 	%r111, [%rd17];
	ld.global.u32 	%r31, [%rd11];
	setp.le.s32	%p14, %r31, %r111;
	@%p14 bra 	BB0_28;

	sub.s32 	%r145, %r142, %r27;
	add.s32 	%r115, %r142, %r27;
	setp.gt.s32	%p16, %r145, %r115;
	mov.u32 	%r148, 0;
	mov.u16 	%rs5, 1;
	mov.u32 	%r144, %r148;
	mov.u32 	%r147, %r148;
	mov.pred 	%p30, -1;
	@%p16 bra 	BB0_22;

BB0_21:
	mul.wide.s32 	%rd34, %r145, 4;
	add.s64 	%rd35, %rd10, %rd34;
	ld.global.u32 	%r116, [%rd35];
	setp.gt.s32	%p17, %r116, %r31;
	selp.b16	%rs5, 0, %rs5, %p17;
	and.b16  	%rs4, %rs5, 255;
	setp.gt.s32	%p18, %r116, 0;
	selp.u32	%r117, 1, 0, %p18;
	add.s32 	%r148, %r117, %r148;
	add.s32 	%r118, %r144, 1;
	setp.eq.s32	%p19, %r118, %r45;
	sub.s32 	%r119, %r43, %r45;
	selp.b32	%r120, %r119, 0, %p19;
	add.s32 	%r121, %r145, %r120;
	add.s32 	%r145, %r121, 1;
	selp.b32	%r144, 0, %r118, %p19;
	setp.le.s32	%p20, %r145, %r115;
	setp.ne.s16	%p30, %rs4, 0;
	and.pred  	%p21, %p20, %p30;
	mov.u32 	%r147, %r148;
	@%p21 bra 	BB0_21;

BB0_22:
	setp.ge.s32	%p22, %r147, %r46;
	and.pred  	%p23, %p30, %p22;
	@!%p23 bra 	BB0_28;
	bra.uni 	BB0_23;

BB0_23:
	ld.global.u32 	%r123, [%rd11+4];
	setp.le.s32	%p24, %r123, %r18;
	@%p24 bra 	BB0_28;

	ld.global.u32 	%r124, [%rd11+-4];
	setp.le.s32	%p25, %r124, %r18;
	@%p25 bra 	BB0_28;

	add.s32 	%r125, %r142, %r43;
	mul.wide.s32 	%rd37, %r125, 4;
	add.s64 	%rd38, %rd10, %rd37;
	ld.global.u32 	%r126, [%rd38];
	setp.le.s32	%p26, %r126, %r18;
	@%p26 bra 	BB0_28;

	sub.s32 	%r127, %r142, %r43;
	mul.wide.s32 	%rd40, %r127, 4;
	add.s64 	%rd41, %rd10, %rd40;
	ld.global.u32 	%r128, [%rd41];
	setp.le.s32	%p27, %r128, %r18;
	@%p27 bra 	BB0_28;

	mad.lo.s32 	%r133, %r1, %r47, %r143;
	cvta.to.global.u64 	%rd42, %rd14;
	mul.wide.s32 	%rd43, %r133, 4;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.u32 	[%rd44], %r142;
	add.s32 	%r143, %r143, 1;

BB0_28:
	add.s32 	%r134, %r142, 1;
	rem.s32 	%r135, %r134, %r43;
	setp.eq.s32	%p28, %r135, %r28;
	add.s32 	%r136, %r142, %r45;
	selp.b32	%r142, %r136, %r134, %p28;
	setp.lt.s32	%p29, %r142, %r26;
	@%p29 bra 	BB0_19;

BB0_29:
	ret;
}


