$date
	Tue Dec 14 13:41:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module insMem_tb $end
$var wire 32 ! q [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ l $end
$scope module UUT $end
$var wire 32 % address [31:0] $end
$var wire 1 $ l $end
$var wire 32 & q [31:0] $end
$var reg 1024 ' r [1023:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 (
b1111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110 '
bx &
b0 %
1$
x#
b0 "
bx !
$end
#2
b11110 !
b11110 &
#10
0#
#20
b1 "
b1 %
0$
#22
b0 !
b0 &
#30
