[{"commit":{"message":"fix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"94cb956e570c8ae3118807fb0fcfbacd58c2f03a"},{"commit":{"message":"fix build"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"9f28948c35bee1d91ffab3f264c4fc6f0da28620"},{"commit":{"message":"add tmp register for increment\/decrement"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"7ead04dd8025adf23f9aa7825944cc9260b0be5e"}]