<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\senseye\synthesis\synlog\TOPLEVEL_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>FAB_CLK</data>
<data>40.0 MHz</data>
<data>40.0 MHz</data>
<data>-0.024</data>
</row>
<row>
<data>FCLK</data>
<data>40.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>stonyman_stonyman_0|clkAdc_inferred_clock</data>
<data>80.0 MHz</data>
<data>28.6 MHz</data>
<data>-22.448</data>
</row>
<row>
<data>System</data>
<data>80.0 MHz</data>
<data>171.5 MHz</data>
<data>6.669</data>
</row>
</report_table>
