
charIOT-Key-C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ff5c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cd8  080100f0  080100f0  000200f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010dc8  08010dc8  000300ac  2**0
                  CONTENTS
  4 .ARM          00000008  08010dc8  08010dc8  00020dc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010dd0  08010dd0  000300ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010dd0  08010dd0  00020dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010dd4  08010dd4  00020dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08010dd8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b3c  200000ac  08010e84  000300ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004be8  08010e84  00034be8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0006b3da  00000000  00000000  000300dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065e8  00000000  00000000  0009b4b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00004920  00000000  00000000  000a1aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00004648  00000000  00000000  000a63c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000640d  00000000  00000000  000aaa08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00034ac2  00000000  00000000  000b0e15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105f1a  00000000  00000000  000e58d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001eb7f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000148f4  00000000  00000000  001eb844  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080100d4 	.word	0x080100d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	080100d4 	.word	0x080100d4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c30:	f000 b974 	b.w	8000f1c <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f806 	bl	8000c4c <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__udivmoddi4>:
 8000c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c50:	9d08      	ldr	r5, [sp, #32]
 8000c52:	4604      	mov	r4, r0
 8000c54:	468e      	mov	lr, r1
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d14d      	bne.n	8000cf6 <__udivmoddi4+0xaa>
 8000c5a:	428a      	cmp	r2, r1
 8000c5c:	4694      	mov	ip, r2
 8000c5e:	d969      	bls.n	8000d34 <__udivmoddi4+0xe8>
 8000c60:	fab2 f282 	clz	r2, r2
 8000c64:	b152      	cbz	r2, 8000c7c <__udivmoddi4+0x30>
 8000c66:	fa01 f302 	lsl.w	r3, r1, r2
 8000c6a:	f1c2 0120 	rsb	r1, r2, #32
 8000c6e:	fa20 f101 	lsr.w	r1, r0, r1
 8000c72:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c76:	ea41 0e03 	orr.w	lr, r1, r3
 8000c7a:	4094      	lsls	r4, r2
 8000c7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c80:	0c21      	lsrs	r1, r4, #16
 8000c82:	fbbe f6f8 	udiv	r6, lr, r8
 8000c86:	fa1f f78c 	uxth.w	r7, ip
 8000c8a:	fb08 e316 	mls	r3, r8, r6, lr
 8000c8e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c92:	fb06 f107 	mul.w	r1, r6, r7
 8000c96:	4299      	cmp	r1, r3
 8000c98:	d90a      	bls.n	8000cb0 <__udivmoddi4+0x64>
 8000c9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ca2:	f080 811f 	bcs.w	8000ee4 <__udivmoddi4+0x298>
 8000ca6:	4299      	cmp	r1, r3
 8000ca8:	f240 811c 	bls.w	8000ee4 <__udivmoddi4+0x298>
 8000cac:	3e02      	subs	r6, #2
 8000cae:	4463      	add	r3, ip
 8000cb0:	1a5b      	subs	r3, r3, r1
 8000cb2:	b2a4      	uxth	r4, r4
 8000cb4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb8:	fb08 3310 	mls	r3, r8, r0, r3
 8000cbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc0:	fb00 f707 	mul.w	r7, r0, r7
 8000cc4:	42a7      	cmp	r7, r4
 8000cc6:	d90a      	bls.n	8000cde <__udivmoddi4+0x92>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd0:	f080 810a 	bcs.w	8000ee8 <__udivmoddi4+0x29c>
 8000cd4:	42a7      	cmp	r7, r4
 8000cd6:	f240 8107 	bls.w	8000ee8 <__udivmoddi4+0x29c>
 8000cda:	4464      	add	r4, ip
 8000cdc:	3802      	subs	r0, #2
 8000cde:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ce2:	1be4      	subs	r4, r4, r7
 8000ce4:	2600      	movs	r6, #0
 8000ce6:	b11d      	cbz	r5, 8000cf0 <__udivmoddi4+0xa4>
 8000ce8:	40d4      	lsrs	r4, r2
 8000cea:	2300      	movs	r3, #0
 8000cec:	e9c5 4300 	strd	r4, r3, [r5]
 8000cf0:	4631      	mov	r1, r6
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d909      	bls.n	8000d0e <__udivmoddi4+0xc2>
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	f000 80ef 	beq.w	8000ede <__udivmoddi4+0x292>
 8000d00:	2600      	movs	r6, #0
 8000d02:	e9c5 0100 	strd	r0, r1, [r5]
 8000d06:	4630      	mov	r0, r6
 8000d08:	4631      	mov	r1, r6
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	fab3 f683 	clz	r6, r3
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d14a      	bne.n	8000dac <__udivmoddi4+0x160>
 8000d16:	428b      	cmp	r3, r1
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xd4>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 80f9 	bhi.w	8000f12 <__udivmoddi4+0x2c6>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb61 0303 	sbc.w	r3, r1, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	469e      	mov	lr, r3
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e0      	beq.n	8000cf0 <__udivmoddi4+0xa4>
 8000d2e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d32:	e7dd      	b.n	8000cf0 <__udivmoddi4+0xa4>
 8000d34:	b902      	cbnz	r2, 8000d38 <__udivmoddi4+0xec>
 8000d36:	deff      	udf	#255	; 0xff
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	2a00      	cmp	r2, #0
 8000d3e:	f040 8092 	bne.w	8000e66 <__udivmoddi4+0x21a>
 8000d42:	eba1 010c 	sub.w	r1, r1, ip
 8000d46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4a:	fa1f fe8c 	uxth.w	lr, ip
 8000d4e:	2601      	movs	r6, #1
 8000d50:	0c20      	lsrs	r0, r4, #16
 8000d52:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d56:	fb07 1113 	mls	r1, r7, r3, r1
 8000d5a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5e:	fb0e f003 	mul.w	r0, lr, r3
 8000d62:	4288      	cmp	r0, r1
 8000d64:	d908      	bls.n	8000d78 <__udivmoddi4+0x12c>
 8000d66:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x12a>
 8000d70:	4288      	cmp	r0, r1
 8000d72:	f200 80cb 	bhi.w	8000f0c <__udivmoddi4+0x2c0>
 8000d76:	4643      	mov	r3, r8
 8000d78:	1a09      	subs	r1, r1, r0
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d80:	fb07 1110 	mls	r1, r7, r0, r1
 8000d84:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d88:	fb0e fe00 	mul.w	lr, lr, r0
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	d908      	bls.n	8000da2 <__udivmoddi4+0x156>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x154>
 8000d9a:	45a6      	cmp	lr, r4
 8000d9c:	f200 80bb 	bhi.w	8000f16 <__udivmoddi4+0x2ca>
 8000da0:	4608      	mov	r0, r1
 8000da2:	eba4 040e 	sub.w	r4, r4, lr
 8000da6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000daa:	e79c      	b.n	8000ce6 <__udivmoddi4+0x9a>
 8000dac:	f1c6 0720 	rsb	r7, r6, #32
 8000db0:	40b3      	lsls	r3, r6
 8000db2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dba:	fa20 f407 	lsr.w	r4, r0, r7
 8000dbe:	fa01 f306 	lsl.w	r3, r1, r6
 8000dc2:	431c      	orrs	r4, r3
 8000dc4:	40f9      	lsrs	r1, r7
 8000dc6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dca:	fa00 f306 	lsl.w	r3, r0, r6
 8000dce:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dd2:	0c20      	lsrs	r0, r4, #16
 8000dd4:	fa1f fe8c 	uxth.w	lr, ip
 8000dd8:	fb09 1118 	mls	r1, r9, r8, r1
 8000ddc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000de0:	fb08 f00e 	mul.w	r0, r8, lr
 8000de4:	4288      	cmp	r0, r1
 8000de6:	fa02 f206 	lsl.w	r2, r2, r6
 8000dea:	d90b      	bls.n	8000e04 <__udivmoddi4+0x1b8>
 8000dec:	eb1c 0101 	adds.w	r1, ip, r1
 8000df0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000df4:	f080 8088 	bcs.w	8000f08 <__udivmoddi4+0x2bc>
 8000df8:	4288      	cmp	r0, r1
 8000dfa:	f240 8085 	bls.w	8000f08 <__udivmoddi4+0x2bc>
 8000dfe:	f1a8 0802 	sub.w	r8, r8, #2
 8000e02:	4461      	add	r1, ip
 8000e04:	1a09      	subs	r1, r1, r0
 8000e06:	b2a4      	uxth	r4, r4
 8000e08:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e0c:	fb09 1110 	mls	r1, r9, r0, r1
 8000e10:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e14:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e18:	458e      	cmp	lr, r1
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x1e2>
 8000e1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e20:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e24:	d26c      	bcs.n	8000f00 <__udivmoddi4+0x2b4>
 8000e26:	458e      	cmp	lr, r1
 8000e28:	d96a      	bls.n	8000f00 <__udivmoddi4+0x2b4>
 8000e2a:	3802      	subs	r0, #2
 8000e2c:	4461      	add	r1, ip
 8000e2e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e32:	fba0 9402 	umull	r9, r4, r0, r2
 8000e36:	eba1 010e 	sub.w	r1, r1, lr
 8000e3a:	42a1      	cmp	r1, r4
 8000e3c:	46c8      	mov	r8, r9
 8000e3e:	46a6      	mov	lr, r4
 8000e40:	d356      	bcc.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e42:	d053      	beq.n	8000eec <__udivmoddi4+0x2a0>
 8000e44:	b15d      	cbz	r5, 8000e5e <__udivmoddi4+0x212>
 8000e46:	ebb3 0208 	subs.w	r2, r3, r8
 8000e4a:	eb61 010e 	sbc.w	r1, r1, lr
 8000e4e:	fa01 f707 	lsl.w	r7, r1, r7
 8000e52:	fa22 f306 	lsr.w	r3, r2, r6
 8000e56:	40f1      	lsrs	r1, r6
 8000e58:	431f      	orrs	r7, r3
 8000e5a:	e9c5 7100 	strd	r7, r1, [r5]
 8000e5e:	2600      	movs	r6, #0
 8000e60:	4631      	mov	r1, r6
 8000e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e66:	f1c2 0320 	rsb	r3, r2, #32
 8000e6a:	40d8      	lsrs	r0, r3
 8000e6c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e70:	fa21 f303 	lsr.w	r3, r1, r3
 8000e74:	4091      	lsls	r1, r2
 8000e76:	4301      	orrs	r1, r0
 8000e78:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e7c:	fa1f fe8c 	uxth.w	lr, ip
 8000e80:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e84:	fb07 3610 	mls	r6, r7, r0, r3
 8000e88:	0c0b      	lsrs	r3, r1, #16
 8000e8a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e8e:	fb00 f60e 	mul.w	r6, r0, lr
 8000e92:	429e      	cmp	r6, r3
 8000e94:	fa04 f402 	lsl.w	r4, r4, r2
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x260>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ea2:	d22f      	bcs.n	8000f04 <__udivmoddi4+0x2b8>
 8000ea4:	429e      	cmp	r6, r3
 8000ea6:	d92d      	bls.n	8000f04 <__udivmoddi4+0x2b8>
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	4463      	add	r3, ip
 8000eac:	1b9b      	subs	r3, r3, r6
 8000eae:	b289      	uxth	r1, r1
 8000eb0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb4:	fb07 3316 	mls	r3, r7, r6, r3
 8000eb8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ebc:	fb06 f30e 	mul.w	r3, r6, lr
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	d908      	bls.n	8000ed6 <__udivmoddi4+0x28a>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ecc:	d216      	bcs.n	8000efc <__udivmoddi4+0x2b0>
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	d914      	bls.n	8000efc <__udivmoddi4+0x2b0>
 8000ed2:	3e02      	subs	r6, #2
 8000ed4:	4461      	add	r1, ip
 8000ed6:	1ac9      	subs	r1, r1, r3
 8000ed8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000edc:	e738      	b.n	8000d50 <__udivmoddi4+0x104>
 8000ede:	462e      	mov	r6, r5
 8000ee0:	4628      	mov	r0, r5
 8000ee2:	e705      	b.n	8000cf0 <__udivmoddi4+0xa4>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	e6e3      	b.n	8000cb0 <__udivmoddi4+0x64>
 8000ee8:	4618      	mov	r0, r3
 8000eea:	e6f8      	b.n	8000cde <__udivmoddi4+0x92>
 8000eec:	454b      	cmp	r3, r9
 8000eee:	d2a9      	bcs.n	8000e44 <__udivmoddi4+0x1f8>
 8000ef0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ef8:	3801      	subs	r0, #1
 8000efa:	e7a3      	b.n	8000e44 <__udivmoddi4+0x1f8>
 8000efc:	4646      	mov	r6, r8
 8000efe:	e7ea      	b.n	8000ed6 <__udivmoddi4+0x28a>
 8000f00:	4620      	mov	r0, r4
 8000f02:	e794      	b.n	8000e2e <__udivmoddi4+0x1e2>
 8000f04:	4640      	mov	r0, r8
 8000f06:	e7d1      	b.n	8000eac <__udivmoddi4+0x260>
 8000f08:	46d0      	mov	r8, sl
 8000f0a:	e77b      	b.n	8000e04 <__udivmoddi4+0x1b8>
 8000f0c:	3b02      	subs	r3, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	e732      	b.n	8000d78 <__udivmoddi4+0x12c>
 8000f12:	4630      	mov	r0, r6
 8000f14:	e709      	b.n	8000d2a <__udivmoddi4+0xde>
 8000f16:	4464      	add	r4, ip
 8000f18:	3802      	subs	r0, #2
 8000f1a:	e742      	b.n	8000da2 <__udivmoddi4+0x156>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <u8g2_DrawBox>:
/*
  draw a filled box
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawBox(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	4608      	mov	r0, r1
 8000f2a:	4611      	mov	r1, r2
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4603      	mov	r3, r0
 8000f30:	817b      	strh	r3, [r7, #10]
 8000f32:	460b      	mov	r3, r1
 8000f34:	813b      	strh	r3, [r7, #8]
 8000f36:	4613      	mov	r3, r2
 8000f38:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8000f3a:	897a      	ldrh	r2, [r7, #10]
 8000f3c:	88fb      	ldrh	r3, [r7, #6]
 8000f3e:	4413      	add	r3, r2
 8000f40:	b298      	uxth	r0, r3
 8000f42:	893a      	ldrh	r2, [r7, #8]
 8000f44:	8b3b      	ldrh	r3, [r7, #24]
 8000f46:	4413      	add	r3, r2
 8000f48:	b29b      	uxth	r3, r3
 8000f4a:	893a      	ldrh	r2, [r7, #8]
 8000f4c:	8979      	ldrh	r1, [r7, #10]
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	4603      	mov	r3, r0
 8000f52:	68f8      	ldr	r0, [r7, #12]
 8000f54:	f001 fadc 	bl	8002510 <u8g2_IsIntersection>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d012      	beq.n	8000f84 <u8g2_DrawBox+0x64>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  while( h != 0 )
 8000f5e:	e00d      	b.n	8000f7c <u8g2_DrawBox+0x5c>
  { 
    u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8000f60:	88fb      	ldrh	r3, [r7, #6]
 8000f62:	893a      	ldrh	r2, [r7, #8]
 8000f64:	8979      	ldrh	r1, [r7, #10]
 8000f66:	2000      	movs	r0, #0
 8000f68:	9000      	str	r0, [sp, #0]
 8000f6a:	68f8      	ldr	r0, [r7, #12]
 8000f6c:	f001 f9c9 	bl	8002302 <u8g2_DrawHVLine>
    y++;    
 8000f70:	893b      	ldrh	r3, [r7, #8]
 8000f72:	3301      	adds	r3, #1
 8000f74:	813b      	strh	r3, [r7, #8]
    h--;
 8000f76:	8b3b      	ldrh	r3, [r7, #24]
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	833b      	strh	r3, [r7, #24]
  while( h != 0 )
 8000f7c:	8b3b      	ldrh	r3, [r7, #24]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d1ee      	bne.n	8000f60 <u8g2_DrawBox+0x40>
 8000f82:	e000      	b.n	8000f86 <u8g2_DrawBox+0x66>
    return;
 8000f84:	bf00      	nop
  }
}
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}

08000f8c <u8g2_DrawFrame>:
/*
  draw a frame (empty box)
  restriction: does not work for w = 0 or h = 0
*/
void u8g2_DrawFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t w, u8g2_uint_t h)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af02      	add	r7, sp, #8
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	4608      	mov	r0, r1
 8000f96:	4611      	mov	r1, r2
 8000f98:	461a      	mov	r2, r3
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	817b      	strh	r3, [r7, #10]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	813b      	strh	r3, [r7, #8]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t xtmp = x;
 8000fa6:	897b      	ldrh	r3, [r7, #10]
 8000fa8:	82fb      	strh	r3, [r7, #22]
  
#ifdef U8G2_WITH_INTERSECTION
  if ( u8g2_IsIntersection(u8g2, x, y, x+w, y+h) == 0 ) 
 8000faa:	897a      	ldrh	r2, [r7, #10]
 8000fac:	88fb      	ldrh	r3, [r7, #6]
 8000fae:	4413      	add	r3, r2
 8000fb0:	b298      	uxth	r0, r3
 8000fb2:	893a      	ldrh	r2, [r7, #8]
 8000fb4:	8c3b      	ldrh	r3, [r7, #32]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	893a      	ldrh	r2, [r7, #8]
 8000fbc:	8979      	ldrh	r1, [r7, #10]
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f001 faa4 	bl	8002510 <u8g2_IsIntersection>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d037      	beq.n	800103e <u8g2_DrawFrame+0xb2>
    return;
#endif /* U8G2_WITH_INTERSECTION */
  
  u8g2_DrawHVLine(u8g2, x, y, w, 0);
 8000fce:	88fb      	ldrh	r3, [r7, #6]
 8000fd0:	893a      	ldrh	r2, [r7, #8]
 8000fd2:	8979      	ldrh	r1, [r7, #10]
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	9000      	str	r0, [sp, #0]
 8000fd8:	68f8      	ldr	r0, [r7, #12]
 8000fda:	f001 f992 	bl	8002302 <u8g2_DrawHVLine>
  if (h >= 2) {
 8000fde:	8c3b      	ldrh	r3, [r7, #32]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d92d      	bls.n	8001040 <u8g2_DrawFrame+0xb4>
    h-=2;
 8000fe4:	8c3b      	ldrh	r3, [r7, #32]
 8000fe6:	3b02      	subs	r3, #2
 8000fe8:	843b      	strh	r3, [r7, #32]
    y++;
 8000fea:	893b      	ldrh	r3, [r7, #8]
 8000fec:	3301      	adds	r3, #1
 8000fee:	813b      	strh	r3, [r7, #8]
    if (h > 0) {
 8000ff0:	8c3b      	ldrh	r3, [r7, #32]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d01a      	beq.n	800102c <u8g2_DrawFrame+0xa0>
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8000ff6:	8c3b      	ldrh	r3, [r7, #32]
 8000ff8:	893a      	ldrh	r2, [r7, #8]
 8000ffa:	8979      	ldrh	r1, [r7, #10]
 8000ffc:	2001      	movs	r0, #1
 8000ffe:	9000      	str	r0, [sp, #0]
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f001 f97e 	bl	8002302 <u8g2_DrawHVLine>
      x+=w;
 8001006:	897a      	ldrh	r2, [r7, #10]
 8001008:	88fb      	ldrh	r3, [r7, #6]
 800100a:	4413      	add	r3, r2
 800100c:	817b      	strh	r3, [r7, #10]
      x--;
 800100e:	897b      	ldrh	r3, [r7, #10]
 8001010:	3b01      	subs	r3, #1
 8001012:	817b      	strh	r3, [r7, #10]
      u8g2_DrawHVLine(u8g2, x, y, h, 1);
 8001014:	8c3b      	ldrh	r3, [r7, #32]
 8001016:	893a      	ldrh	r2, [r7, #8]
 8001018:	8979      	ldrh	r1, [r7, #10]
 800101a:	2001      	movs	r0, #1
 800101c:	9000      	str	r0, [sp, #0]
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f001 f96f 	bl	8002302 <u8g2_DrawHVLine>
      y+=h;
 8001024:	893a      	ldrh	r2, [r7, #8]
 8001026:	8c3b      	ldrh	r3, [r7, #32]
 8001028:	4413      	add	r3, r2
 800102a:	813b      	strh	r3, [r7, #8]
    }
    u8g2_DrawHVLine(u8g2, xtmp, y, w, 0);
 800102c:	88fb      	ldrh	r3, [r7, #6]
 800102e:	893a      	ldrh	r2, [r7, #8]
 8001030:	8af9      	ldrh	r1, [r7, #22]
 8001032:	2000      	movs	r0, #0
 8001034:	9000      	str	r0, [sp, #0]
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f001 f963 	bl	8002302 <u8g2_DrawHVLine>
 800103c:	e000      	b.n	8001040 <u8g2_DrawFrame+0xb4>
    return;
 800103e:	bf00      	nop
  }
}
 8001040:	3718      	adds	r7, #24
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <u8g2_ClearBuffer>:
#include "u8g2.h"
#include <string.h>

/*============================================*/
void u8g2_ClearBuffer(u8g2_t *u8g2)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  size_t cnt;
  cnt = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	7c1b      	ldrb	r3, [r3, #16]
 8001054:	60fb      	str	r3, [r7, #12]
  cnt *= u8g2->tile_buf_height;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800105c:	461a      	mov	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	fb02 f303 	mul.w	r3, r2, r3
 8001064:	60fb      	str	r3, [r7, #12]
  cnt *= 8;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	60fb      	str	r3, [r7, #12]
  memset(u8g2->tile_buf_ptr, 0, cnt);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	2100      	movs	r1, #0
 8001074:	4618      	mov	r0, r3
 8001076:	f00d fb13 	bl	800e6a0 <memset>
}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <u8g2_send_tile_row>:

/*============================================*/

static void u8g2_send_tile_row(u8g2_t *u8g2, uint8_t src_tile_row, uint8_t dest_tile_row)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b086      	sub	sp, #24
 8001086:	af02      	add	r7, sp, #8
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	460b      	mov	r3, r1
 800108c:	70fb      	strb	r3, [r7, #3]
 800108e:	4613      	mov	r3, r2
 8001090:	70bb      	strb	r3, [r7, #2]
  uint8_t *ptr;
  uint16_t offset;
  uint8_t w;
  
  w = u8g2_GetU8x8(u8g2)->display_info->tile_width;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	7c1b      	ldrb	r3, [r3, #16]
 8001098:	73fb      	strb	r3, [r7, #15]
  offset = src_tile_row;
 800109a:	78fb      	ldrb	r3, [r7, #3]
 800109c:	81bb      	strh	r3, [r7, #12]
  ptr = u8g2->tile_buf_ptr;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a2:	60bb      	str	r3, [r7, #8]
  offset *= w;
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	89ba      	ldrh	r2, [r7, #12]
 80010aa:	fb12 f303 	smulbb	r3, r2, r3
 80010ae:	81bb      	strh	r3, [r7, #12]
  offset *= 8;
 80010b0:	89bb      	ldrh	r3, [r7, #12]
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	81bb      	strh	r3, [r7, #12]
  ptr += offset;
 80010b6:	89bb      	ldrh	r3, [r7, #12]
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	4413      	add	r3, r2
 80010bc:	60bb      	str	r3, [r7, #8]
  u8x8_DrawTile(u8g2_GetU8x8(u8g2), 0, dest_tile_row, w, ptr);
 80010be:	7bf9      	ldrb	r1, [r7, #15]
 80010c0:	78ba      	ldrb	r2, [r7, #2]
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	460b      	mov	r3, r1
 80010c8:	2100      	movs	r1, #0
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f001 ff89 	bl	8002fe2 <u8x8_DrawTile>
}
 80010d0:	bf00      	nop
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <u8g2_send_buffer>:
  For most displays, this will make the content visible to the user.
  Some displays (like the SSD1606) require a u8x8_RefreshDisplay()
*/
static void u8g2_send_buffer(u8g2_t *u8g2) U8X8_NOINLINE;
static void u8g2_send_buffer(u8g2_t *u8g2)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  uint8_t src_row;
  uint8_t src_max;
  uint8_t dest_row;
  uint8_t dest_max;

  src_row = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	73fb      	strb	r3, [r7, #15]
  src_max = u8g2->tile_buf_height;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80010ea:	737b      	strb	r3, [r7, #13]
  dest_row = u8g2->tile_curr_row;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010f2:	73bb      	strb	r3, [r7, #14]
  dest_max = u8g2_GetU8x8(u8g2)->display_info->tile_height;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	7c5b      	ldrb	r3, [r3, #17]
 80010fa:	733b      	strb	r3, [r7, #12]
  
  do
  {
    u8g2_send_tile_row(u8g2, src_row, dest_row);
 80010fc:	7bba      	ldrb	r2, [r7, #14]
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	4619      	mov	r1, r3
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ffbd 	bl	8001082 <u8g2_send_tile_row>
    src_row++;
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	3301      	adds	r3, #1
 800110c:	73fb      	strb	r3, [r7, #15]
    dest_row++;
 800110e:	7bbb      	ldrb	r3, [r7, #14]
 8001110:	3301      	adds	r3, #1
 8001112:	73bb      	strb	r3, [r7, #14]
  } while( src_row < src_max && dest_row < dest_max );
 8001114:	7bfa      	ldrb	r2, [r7, #15]
 8001116:	7b7b      	ldrb	r3, [r7, #13]
 8001118:	429a      	cmp	r2, r3
 800111a:	d203      	bcs.n	8001124 <u8g2_send_buffer+0x4c>
 800111c:	7bba      	ldrb	r2, [r7, #14]
 800111e:	7b3b      	ldrb	r3, [r7, #12]
 8001120:	429a      	cmp	r2, r3
 8001122:	d3eb      	bcc.n	80010fc <u8g2_send_buffer+0x24>
}
 8001124:	bf00      	nop
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <u8g2_SendBuffer>:

/* same as u8g2_send_buffer but also send the DISPLAY_REFRESH message (used by SSD1606) */
void u8g2_SendBuffer(u8g2_t *u8g2)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  u8g2_send_buffer(u8g2);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ffcf 	bl	80010d8 <u8g2_send_buffer>
  u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );  
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f001 ffa2 	bl	8003084 <u8x8_RefreshDisplay>
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <u8g2_SetBufferCurrTileRow>:

/*============================================*/
void u8g2_SetBufferCurrTileRow(u8g2_t *u8g2, uint8_t row)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	460b      	mov	r3, r1
 8001152:	70fb      	strb	r3, [r7, #3]
  u8g2->tile_curr_row = row;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	78fa      	ldrb	r2, [r7, #3]
 8001158:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  u8g2->cb->update_dimension(u8g2);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	4798      	blx	r3
  u8g2->cb->update_page_win(u8g2);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	4798      	blx	r3
}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <u8g2_FirstPage>:

void u8g2_FirstPage(u8g2_t *u8g2)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  if ( u8g2->is_auto_page_clear )
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 8001186:	2b00      	cmp	r3, #0
 8001188:	d002      	beq.n	8001190 <u8g2_FirstPage+0x18>
  {
    u8g2_ClearBuffer(u8g2);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f7ff ff5b 	bl	8001046 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, 0);
 8001190:	2100      	movs	r1, #0
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ffd8 	bl	8001148 <u8g2_SetBufferCurrTileRow>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <u8g2_NextPage>:

uint8_t u8g2_NextPage(u8g2_t *u8g2)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint8_t row;
  u8g2_send_buffer(u8g2);
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ff95 	bl	80010d8 <u8g2_send_buffer>
  row = u8g2->tile_curr_row;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80011b4:	73fb      	strb	r3, [r7, #15]
  row += u8g2->tile_buf_height;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
 80011be:	4413      	add	r3, r2
 80011c0:	73fb      	strb	r3, [r7, #15]
  if ( row >= u8g2_GetU8x8(u8g2)->display_info->tile_height )
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	7c5b      	ldrb	r3, [r3, #17]
 80011c8:	7bfa      	ldrb	r2, [r7, #15]
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d304      	bcc.n	80011d8 <u8g2_NextPage+0x38>
  {
    u8x8_RefreshDisplay( u8g2_GetU8x8(u8g2) );
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f001 ff58 	bl	8003084 <u8x8_RefreshDisplay>
    return 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	e00d      	b.n	80011f4 <u8g2_NextPage+0x54>
  }
  if ( u8g2->is_auto_page_clear )
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f893 3093 	ldrb.w	r3, [r3, #147]	; 0x93
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d002      	beq.n	80011e8 <u8g2_NextPage+0x48>
  {
    u8g2_ClearBuffer(u8g2);
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff ff2f 	bl	8001046 <u8g2_ClearBuffer>
  }
  u8g2_SetBufferCurrTileRow(u8g2, row);
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	4619      	mov	r1, r3
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ffab 	bl	8001148 <u8g2_SetBufferCurrTileRow>
  return 1;
 80011f2:	2301      	movs	r3, #1
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <u8g2_DrawButtonFrame>:
  U8G2_BTN_XFRAME:
    draw another one pixel frame with one pixel gap, will not look good with shadow
*/

void u8g2_DrawButtonFrame(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t flags, u8g2_uint_t text_width, u8g2_uint_t padding_h, u8g2_uint_t padding_v)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08c      	sub	sp, #48	; 0x30
 8001200:	af02      	add	r7, sp, #8
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	4608      	mov	r0, r1
 8001206:	4611      	mov	r1, r2
 8001208:	461a      	mov	r2, r3
 800120a:	4603      	mov	r3, r0
 800120c:	817b      	strh	r3, [r7, #10]
 800120e:	460b      	mov	r3, r1
 8001210:	813b      	strh	r3, [r7, #8]
 8001212:	4613      	mov	r3, r2
 8001214:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t w = text_width;
 8001216:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001218:	843b      	strh	r3, [r7, #32]
  
  u8g2_uint_t xx, yy, ww, hh;
  
  u8g2_uint_t gap_frame = U8G2_BTN_BW_MASK+1;
 800121a:	2308      	movs	r3, #8
 800121c:	84fb      	strh	r3, [r7, #38]	; 0x26
    
  u8g2_uint_t border_width = flags & U8G2_BTN_BW_MASK;
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	f003 0307 	and.w	r3, r3, #7
 8001224:	84bb      	strh	r3, [r7, #36]	; 0x24

  int8_t a = u8g2_GetAscent(u8g2);
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 800122c:	77fb      	strb	r3, [r7, #31]
  int8_t d = u8g2_GetDescent(u8g2);
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 8001234:	77bb      	strb	r3, [r7, #30]
  
  uint8_t color_backup = u8g2->draw_color;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800123c:	777b      	strb	r3, [r7, #29]
  
  
  if ( flags & U8G2_BTN_XFRAME )
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001244:	2b00      	cmp	r3, #0
 8001246:	d007      	beq.n	8001258 <u8g2_DrawButtonFrame+0x5c>
  {
    border_width++;
 8001248:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800124a:	3301      	adds	r3, #1
 800124c:	84bb      	strh	r3, [r7, #36]	; 0x24
    gap_frame = border_width;
 800124e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001250:	84fb      	strh	r3, [r7, #38]	; 0x26
    border_width++;
 8001252:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001254:	3301      	adds	r3, #1
 8001256:	84bb      	strh	r3, [r7, #36]	; 0x24

  
  for(;;)
  {

    xx = x;
 8001258:	897b      	ldrh	r3, [r7, #10]
 800125a:	837b      	strh	r3, [r7, #26]
    xx -= padding_h;
 800125c:	8b7a      	ldrh	r2, [r7, #26]
 800125e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	837b      	strh	r3, [r7, #26]
    xx -= border_width;
 8001264:	8b7a      	ldrh	r2, [r7, #26]
 8001266:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	837b      	strh	r3, [r7, #26]
    ww = w+2*padding_h+2*border_width;
 800126c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800126e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001270:	4413      	add	r3, r2
 8001272:	b29b      	uxth	r3, r3
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	b29a      	uxth	r2, r3
 8001278:	8c3b      	ldrh	r3, [r7, #32]
 800127a:	4413      	add	r3, r2
 800127c:	833b      	strh	r3, [r7, #24]
    
    yy = y;
 800127e:	893b      	ldrh	r3, [r7, #8]
 8001280:	82fb      	strh	r3, [r7, #22]
    yy += u8g2->font_calc_vref(u8g2);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	4798      	blx	r3
 800128a:	4603      	mov	r3, r0
 800128c:	461a      	mov	r2, r3
 800128e:	8afb      	ldrh	r3, [r7, #22]
 8001290:	4413      	add	r3, r2
 8001292:	82fb      	strh	r3, [r7, #22]
    yy -= a;
 8001294:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001298:	b29b      	uxth	r3, r3
 800129a:	8afa      	ldrh	r2, [r7, #22]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	82fb      	strh	r3, [r7, #22]
    yy -= padding_v;
 80012a0:	8afa      	ldrh	r2, [r7, #22]
 80012a2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	82fb      	strh	r3, [r7, #22]
    yy -= border_width;
 80012a8:	8afa      	ldrh	r2, [r7, #22]
 80012aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	82fb      	strh	r3, [r7, #22]
    hh = a-d+2*padding_v+2*border_width;
 80012b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80012ba:	b21b      	sxth	r3, r3
 80012bc:	1ad3      	subs	r3, r2, r3
 80012be:	b21b      	sxth	r3, r3
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80012c4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80012c6:	440b      	add	r3, r1
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	4413      	add	r3, r2
 80012d0:	82bb      	strh	r3, [r7, #20]
    if ( border_width == 0 )
 80012d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d067      	beq.n	80013a8 <u8g2_DrawButtonFrame+0x1ac>
      break;
    if ( border_width == gap_frame )
 80012d8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80012da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80012dc:	429a      	cmp	r2, r3
 80012de:	d109      	bne.n	80012f4 <u8g2_DrawButtonFrame+0xf8>
    {
      u8g2_SetDrawColor(u8g2, color_backup == 0 ? 1 : 0);
 80012e0:	7f7b      	ldrb	r3, [r7, #29]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	bf0c      	ite	eq
 80012e6:	2301      	moveq	r3, #1
 80012e8:	2300      	movne	r3, #0
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	4619      	mov	r1, r3
 80012ee:	68f8      	ldr	r0, [r7, #12]
 80012f0:	f001 f8c4 	bl	800247c <u8g2_SetDrawColor>
    }
    u8g2_DrawFrame(u8g2, xx, yy, ww, hh);
 80012f4:	8b38      	ldrh	r0, [r7, #24]
 80012f6:	8afa      	ldrh	r2, [r7, #22]
 80012f8:	8b79      	ldrh	r1, [r7, #26]
 80012fa:	8abb      	ldrh	r3, [r7, #20]
 80012fc:	9300      	str	r3, [sp, #0]
 80012fe:	4603      	mov	r3, r0
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f7ff fe43 	bl	8000f8c <u8g2_DrawFrame>
    u8g2_SetDrawColor(u8g2, color_backup);
 8001306:	7f7b      	ldrb	r3, [r7, #29]
 8001308:	4619      	mov	r1, r3
 800130a:	68f8      	ldr	r0, [r7, #12]
 800130c:	f001 f8b6 	bl	800247c <u8g2_SetDrawColor>
    
    if ( flags & U8G2_BTN_SHADOW_MASK )
 8001310:	88fb      	ldrh	r3, [r7, #6]
 8001312:	f003 0318 	and.w	r3, r3, #24
 8001316:	2b00      	cmp	r3, #0
 8001318:	d042      	beq.n	80013a0 <u8g2_DrawButtonFrame+0x1a4>
    {
      if ( border_width == (flags & U8G2_BTN_BW_MASK) )
 800131a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	429a      	cmp	r2, r3
 8001324:	d13c      	bne.n	80013a0 <u8g2_DrawButtonFrame+0x1a4>
      {
        u8g2_uint_t i;
        u8g2_uint_t shadow_gap = (flags & U8G2_BTN_SHADOW_MASK) >> U8G2_BTN_SHADOW_POS;
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	10db      	asrs	r3, r3, #3
 800132a:	b29b      	uxth	r3, r3
 800132c:	f003 0303 	and.w	r3, r3, #3
 8001330:	827b      	strh	r3, [r7, #18]
        shadow_gap--;
 8001332:	8a7b      	ldrh	r3, [r7, #18]
 8001334:	3b01      	subs	r3, #1
 8001336:	827b      	strh	r3, [r7, #18]
        for( i = 0; i < border_width; i++ )
 8001338:	2300      	movs	r3, #0
 800133a:	847b      	strh	r3, [r7, #34]	; 0x22
 800133c:	e02c      	b.n	8001398 <u8g2_DrawButtonFrame+0x19c>
        {
          u8g2_DrawHLine(u8g2, xx+border_width+shadow_gap,yy+hh+i+shadow_gap,ww);
 800133e:	8b7a      	ldrh	r2, [r7, #26]
 8001340:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001342:	4413      	add	r3, r2
 8001344:	b29a      	uxth	r2, r3
 8001346:	8a7b      	ldrh	r3, [r7, #18]
 8001348:	4413      	add	r3, r2
 800134a:	b299      	uxth	r1, r3
 800134c:	8afa      	ldrh	r2, [r7, #22]
 800134e:	8abb      	ldrh	r3, [r7, #20]
 8001350:	4413      	add	r3, r2
 8001352:	b29a      	uxth	r2, r3
 8001354:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001356:	4413      	add	r3, r2
 8001358:	b29a      	uxth	r2, r3
 800135a:	8a7b      	ldrh	r3, [r7, #18]
 800135c:	4413      	add	r3, r2
 800135e:	b29a      	uxth	r2, r3
 8001360:	8b3b      	ldrh	r3, [r7, #24]
 8001362:	68f8      	ldr	r0, [r7, #12]
 8001364:	f001 f858 	bl	8002418 <u8g2_DrawHLine>
          u8g2_DrawVLine(u8g2, xx+ww+i+shadow_gap,yy+border_width+shadow_gap,hh);
 8001368:	8b7a      	ldrh	r2, [r7, #26]
 800136a:	8b3b      	ldrh	r3, [r7, #24]
 800136c:	4413      	add	r3, r2
 800136e:	b29a      	uxth	r2, r3
 8001370:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001372:	4413      	add	r3, r2
 8001374:	b29a      	uxth	r2, r3
 8001376:	8a7b      	ldrh	r3, [r7, #18]
 8001378:	4413      	add	r3, r2
 800137a:	b299      	uxth	r1, r3
 800137c:	8afa      	ldrh	r2, [r7, #22]
 800137e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001380:	4413      	add	r3, r2
 8001382:	b29a      	uxth	r2, r3
 8001384:	8a7b      	ldrh	r3, [r7, #18]
 8001386:	4413      	add	r3, r2
 8001388:	b29a      	uxth	r2, r3
 800138a:	8abb      	ldrh	r3, [r7, #20]
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	f001 f85c 	bl	800244a <u8g2_DrawVLine>
        for( i = 0; i < border_width; i++ )
 8001392:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001394:	3301      	adds	r3, #1
 8001396:	847b      	strh	r3, [r7, #34]	; 0x22
 8001398:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800139a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800139c:	429a      	cmp	r2, r3
 800139e:	d3ce      	bcc.n	800133e <u8g2_DrawButtonFrame+0x142>
        }
      }
    }
    border_width--;
 80013a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80013a2:	3b01      	subs	r3, #1
 80013a4:	84bb      	strh	r3, [r7, #36]	; 0x24
    xx = x;
 80013a6:	e757      	b.n	8001258 <u8g2_DrawButtonFrame+0x5c>
      break;
 80013a8:	bf00      	nop
  } /* for */
  
  if ( flags & U8G2_BTN_INV )
 80013aa:	88fb      	ldrh	r3, [r7, #6]
 80013ac:	f003 0320 	and.w	r3, r3, #32
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d011      	beq.n	80013d8 <u8g2_DrawButtonFrame+0x1dc>
  {
    u8g2_SetDrawColor(u8g2, 2);         /* XOR */
 80013b4:	2102      	movs	r1, #2
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	f001 f860 	bl	800247c <u8g2_SetDrawColor>
    u8g2_DrawBox(u8g2, xx, yy, ww, hh);
 80013bc:	8b38      	ldrh	r0, [r7, #24]
 80013be:	8afa      	ldrh	r2, [r7, #22]
 80013c0:	8b79      	ldrh	r1, [r7, #26]
 80013c2:	8abb      	ldrh	r3, [r7, #20]
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	4603      	mov	r3, r0
 80013c8:	68f8      	ldr	r0, [r7, #12]
 80013ca:	f7ff fda9 	bl	8000f20 <u8g2_DrawBox>
    u8g2_SetDrawColor(u8g2, color_backup);
 80013ce:	7f7b      	ldrb	r3, [r7, #29]
 80013d0:	4619      	mov	r1, r3
 80013d2:	68f8      	ldr	r0, [r7, #12]
 80013d4:	f001 f852 	bl	800247c <u8g2_SetDrawColor>
  }
}
 80013d8:	bf00      	nop
 80013da:	3728      	adds	r7, #40	; 0x28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <u8g2_DrawButtonUTF8>:

void u8g2_DrawButtonUTF8(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t flags, u8g2_uint_t width, u8g2_uint_t padding_h, u8g2_uint_t padding_v, const char *text)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af04      	add	r7, sp, #16
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	4608      	mov	r0, r1
 80013ea:	4611      	mov	r1, r2
 80013ec:	461a      	mov	r2, r3
 80013ee:	4603      	mov	r3, r0
 80013f0:	817b      	strh	r3, [r7, #10]
 80013f2:	460b      	mov	r3, r1
 80013f4:	813b      	strh	r3, [r7, #8]
 80013f6:	4613      	mov	r3, r2
 80013f8:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t w = u8g2_GetUTF8Width(u8g2, text);
 80013fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80013fc:	68f8      	ldr	r0, [r7, #12]
 80013fe:	f000 fefd 	bl	80021fc <u8g2_GetUTF8Width>
 8001402:	4603      	mov	r3, r0
 8001404:	82fb      	strh	r3, [r7, #22]
  
  u8g2_uint_t text_x_offset = 0; 
 8001406:	2300      	movs	r3, #0
 8001408:	82bb      	strh	r3, [r7, #20]

  if ( flags & U8G2_BTN_HCENTER )
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001410:	2b00      	cmp	r3, #0
 8001412:	d009      	beq.n	8001428 <u8g2_DrawButtonUTF8+0x48>
    x -= (w+1)/2;
 8001414:	8afb      	ldrh	r3, [r7, #22]
 8001416:	3301      	adds	r3, #1
 8001418:	0fda      	lsrs	r2, r3, #31
 800141a:	4413      	add	r3, r2
 800141c:	105b      	asrs	r3, r3, #1
 800141e:	425b      	negs	r3, r3
 8001420:	b29a      	uxth	r2, r3
 8001422:	897b      	ldrh	r3, [r7, #10]
 8001424:	4413      	add	r3, r2
 8001426:	817b      	strh	r3, [r7, #10]

  if ( w < width )
 8001428:	8afa      	ldrh	r2, [r7, #22]
 800142a:	8c3b      	ldrh	r3, [r7, #32]
 800142c:	429a      	cmp	r2, r3
 800142e:	d20d      	bcs.n	800144c <u8g2_DrawButtonUTF8+0x6c>
  {
    if ( flags & U8G2_BTN_HCENTER )
 8001430:	88fb      	ldrh	r3, [r7, #6]
 8001432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001436:	2b00      	cmp	r3, #0
 8001438:	d006      	beq.n	8001448 <u8g2_DrawButtonUTF8+0x68>
    {
      text_x_offset = (width-w)/2;
 800143a:	8c3a      	ldrh	r2, [r7, #32]
 800143c:	8afb      	ldrh	r3, [r7, #22]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	0fda      	lsrs	r2, r3, #31
 8001442:	4413      	add	r3, r2
 8001444:	105b      	asrs	r3, r3, #1
 8001446:	82bb      	strh	r3, [r7, #20]
    }
    w = width;
 8001448:	8c3b      	ldrh	r3, [r7, #32]
 800144a:	82fb      	strh	r3, [r7, #22]
  }
  
  u8g2_SetFontMode(u8g2, 1);    
 800144c:	2101      	movs	r1, #1
 800144e:	68f8      	ldr	r0, [r7, #12]
 8001450:	f000 fcdc 	bl	8001e0c <u8g2_SetFontMode>
  u8g2_DrawUTF8(u8g2, x,y, text);
 8001454:	893a      	ldrh	r2, [r7, #8]
 8001456:	8979      	ldrh	r1, [r7, #10]
 8001458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800145a:	68f8      	ldr	r0, [r7, #12]
 800145c:	f000 fdae 	bl	8001fbc <u8g2_DrawUTF8>
  u8g2_DrawButtonFrame(u8g2, x-text_x_offset, y, flags, w, padding_h, padding_v);
 8001460:	897a      	ldrh	r2, [r7, #10]
 8001462:	8abb      	ldrh	r3, [r7, #20]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	b299      	uxth	r1, r3
 8001468:	88f8      	ldrh	r0, [r7, #6]
 800146a:	893a      	ldrh	r2, [r7, #8]
 800146c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001472:	9301      	str	r3, [sp, #4]
 8001474:	8afb      	ldrh	r3, [r7, #22]
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	4603      	mov	r3, r0
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	f7ff febe 	bl	80011fc <u8g2_DrawButtonFrame>
  
}
 8001480:	bf00      	nop
 8001482:	3718      	adds	r7, #24
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <u8g2_ClearDisplay>:
#include "u8g2.h"

/* Clear screen buffer & display reliable for all u8g2 displays. */
/* This is done with u8g2 picture loop, because we can not use the u8x8 function in all cases */
void u8g2_ClearDisplay(u8g2_t *u8g2)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  u8g2_FirstPage(u8g2);
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff fe71 	bl	8001178 <u8g2_FirstPage>
  do {
  } while ( u8g2_NextPage(u8g2) );
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff fe82 	bl	80011a0 <u8g2_NextPage>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f9      	bne.n	8001496 <u8g2_ClearDisplay+0xe>
    send commands.
    This will not work because the current tile row is modified by the picture 
    loop above. To fix this, reset the tile row to 0, issue #370
    A workaround would be, that the user sets the current tile row to 0 manually.
  */
  u8g2_SetBufferCurrTileRow(u8g2, 0);  
 80014a2:	2100      	movs	r1, #0
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff fe4f 	bl	8001148 <u8g2_SetBufferCurrTileRow>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
	...

080014b4 <u8g2_m_16_4_f>:
  *page_cnt = 2;
  return buf;
  #endif
}
uint8_t *u8g2_m_16_4_f(uint8_t *page_cnt)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  #ifdef U8G2_USE_DYNAMIC_ALLOC
  *page_cnt = 4;
  return 0;
  #else
  static uint8_t buf[512];
  *page_cnt = 4;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2204      	movs	r2, #4
 80014c0:	701a      	strb	r2, [r3, #0]
  return buf;
 80014c2:	4b03      	ldr	r3, [pc, #12]	; (80014d0 <u8g2_m_16_4_f+0x1c>)
  #endif
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	200000c8 	.word	0x200000c8

080014d4 <u8g2_Setup_ssd1305_i2c_128x32_noname_f>:
  buf = u8g2_m_16_4_2(&tile_buf_height);
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
}
/* ssd1305 f */
void u8g2_Setup_ssd1305_i2c_128x32_noname_f(u8g2_t *u8g2, const u8g2_cb_t *rotation, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af02      	add	r7, sp, #8
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
 80014e0:	603b      	str	r3, [r7, #0]
  uint8_t tile_buf_height;
  uint8_t *buf;
  u8g2_SetupDisplay(u8g2, u8x8_d_ssd1305_128x32_noname, u8x8_cad_ssd13xx_i2c, byte_cb, gpio_and_delay_cb);
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x44>)
 80014ea:	490c      	ldr	r1, [pc, #48]	; (800151c <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x48>)
 80014ec:	68f8      	ldr	r0, [r7, #12]
 80014ee:	f001 fe29 	bl	8003144 <u8x8_Setup>
  buf = u8g2_m_16_4_f(&tile_buf_height);
 80014f2:	f107 0313 	add.w	r3, r7, #19
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff ffdc 	bl	80014b4 <u8g2_m_16_4_f>
 80014fc:	6178      	str	r0, [r7, #20]
  u8g2_SetupBuffer(u8g2, buf, tile_buf_height, u8g2_ll_hvline_vertical_top_lsb, rotation);
 80014fe:	7cfa      	ldrb	r2, [r7, #19]
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <u8g2_Setup_ssd1305_i2c_128x32_noname_f+0x4c>)
 8001506:	6979      	ldr	r1, [r7, #20]
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f001 f8eb 	bl	80026e4 <u8g2_SetupBuffer>
}
 800150e:	bf00      	nop
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	08002cd9 	.word	0x08002cd9
 800151c:	08002e99 	.word	0x08002e99
 8001520:	08002567 	.word	0x08002567

08001524 <u8g2_font_get_byte>:
/* low level byte and word access */

/* removed NOINLINE, because it leads to smaller code, might also be faster */
//static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset) U8G2_NOINLINE;
static uint8_t u8g2_font_get_byte(const uint8_t *font, uint8_t offset)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	460b      	mov	r3, r1
 800152e:	70fb      	strb	r3, [r7, #3]
  font += offset;
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	4413      	add	r3, r2
 8001536:	607b      	str	r3, [r7, #4]
  return u8x8_pgm_read( font );  
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	781b      	ldrb	r3, [r3, #0]
}
 800153c:	4618      	mov	r0, r3
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <u8g2_font_get_word>:

static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset) U8G2_NOINLINE; 
static uint16_t u8g2_font_get_word(const uint8_t *font, uint8_t offset)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	70fb      	strb	r3, [r7, #3]
    uint16_t pos;
    font += offset;
 8001554:	78fb      	ldrb	r3, [r7, #3]
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	4413      	add	r3, r2
 800155a:	607b      	str	r3, [r7, #4]
    pos = u8x8_pgm_read( font );
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	81fb      	strh	r3, [r7, #14]
    font++;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3301      	adds	r3, #1
 8001566:	607b      	str	r3, [r7, #4]
    pos <<= 8;
 8001568:	89fb      	ldrh	r3, [r7, #14]
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	81fb      	strh	r3, [r7, #14]
    pos += u8x8_pgm_read( font);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	b29a      	uxth	r2, r3
 8001574:	89fb      	ldrh	r3, [r7, #14]
 8001576:	4413      	add	r3, r2
 8001578:	81fb      	strh	r3, [r7, #14]
    return pos;
 800157a:	89fb      	ldrh	r3, [r7, #14]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <u8g2_read_font_info>:

/*========================================================================*/
/* new font format */
void u8g2_read_font_info(u8g2_font_info_t *font_info, const uint8_t *font)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  /* offset 0 */
  font_info->glyph_cnt = u8g2_font_get_byte(font, 0);
 8001592:	2100      	movs	r1, #0
 8001594:	6838      	ldr	r0, [r7, #0]
 8001596:	f7ff ffc5 	bl	8001524 <u8g2_font_get_byte>
 800159a:	4603      	mov	r3, r0
 800159c:	461a      	mov	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	701a      	strb	r2, [r3, #0]
  font_info->bbx_mode = u8g2_font_get_byte(font, 1);
 80015a2:	2101      	movs	r1, #1
 80015a4:	6838      	ldr	r0, [r7, #0]
 80015a6:	f7ff ffbd 	bl	8001524 <u8g2_font_get_byte>
 80015aa:	4603      	mov	r3, r0
 80015ac:	461a      	mov	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	705a      	strb	r2, [r3, #1]
  font_info->bits_per_0 = u8g2_font_get_byte(font, 2);
 80015b2:	2102      	movs	r1, #2
 80015b4:	6838      	ldr	r0, [r7, #0]
 80015b6:	f7ff ffb5 	bl	8001524 <u8g2_font_get_byte>
 80015ba:	4603      	mov	r3, r0
 80015bc:	461a      	mov	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	709a      	strb	r2, [r3, #2]
  font_info->bits_per_1 = u8g2_font_get_byte(font, 3);
 80015c2:	2103      	movs	r1, #3
 80015c4:	6838      	ldr	r0, [r7, #0]
 80015c6:	f7ff ffad 	bl	8001524 <u8g2_font_get_byte>
 80015ca:	4603      	mov	r3, r0
 80015cc:	461a      	mov	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	70da      	strb	r2, [r3, #3]
  
  /* offset 4 */
  font_info->bits_per_char_width = u8g2_font_get_byte(font, 4);
 80015d2:	2104      	movs	r1, #4
 80015d4:	6838      	ldr	r0, [r7, #0]
 80015d6:	f7ff ffa5 	bl	8001524 <u8g2_font_get_byte>
 80015da:	4603      	mov	r3, r0
 80015dc:	461a      	mov	r2, r3
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	711a      	strb	r2, [r3, #4]
  font_info->bits_per_char_height = u8g2_font_get_byte(font, 5);
 80015e2:	2105      	movs	r1, #5
 80015e4:	6838      	ldr	r0, [r7, #0]
 80015e6:	f7ff ff9d 	bl	8001524 <u8g2_font_get_byte>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	715a      	strb	r2, [r3, #5]
  font_info->bits_per_char_x = u8g2_font_get_byte(font, 6);
 80015f2:	2106      	movs	r1, #6
 80015f4:	6838      	ldr	r0, [r7, #0]
 80015f6:	f7ff ff95 	bl	8001524 <u8g2_font_get_byte>
 80015fa:	4603      	mov	r3, r0
 80015fc:	461a      	mov	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	719a      	strb	r2, [r3, #6]
  font_info->bits_per_char_y = u8g2_font_get_byte(font, 7);
 8001602:	2107      	movs	r1, #7
 8001604:	6838      	ldr	r0, [r7, #0]
 8001606:	f7ff ff8d 	bl	8001524 <u8g2_font_get_byte>
 800160a:	4603      	mov	r3, r0
 800160c:	461a      	mov	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	71da      	strb	r2, [r3, #7]
  font_info->bits_per_delta_x = u8g2_font_get_byte(font, 8);
 8001612:	2108      	movs	r1, #8
 8001614:	6838      	ldr	r0, [r7, #0]
 8001616:	f7ff ff85 	bl	8001524 <u8g2_font_get_byte>
 800161a:	4603      	mov	r3, r0
 800161c:	461a      	mov	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	721a      	strb	r2, [r3, #8]
  
  /* offset 9 */
  font_info->max_char_width = u8g2_font_get_byte(font, 9);
 8001622:	2109      	movs	r1, #9
 8001624:	6838      	ldr	r0, [r7, #0]
 8001626:	f7ff ff7d 	bl	8001524 <u8g2_font_get_byte>
 800162a:	4603      	mov	r3, r0
 800162c:	b25a      	sxtb	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	725a      	strb	r2, [r3, #9]
  font_info->max_char_height = u8g2_font_get_byte(font, 10);
 8001632:	210a      	movs	r1, #10
 8001634:	6838      	ldr	r0, [r7, #0]
 8001636:	f7ff ff75 	bl	8001524 <u8g2_font_get_byte>
 800163a:	4603      	mov	r3, r0
 800163c:	b25a      	sxtb	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	729a      	strb	r2, [r3, #10]
  font_info->x_offset = u8g2_font_get_byte(font, 11);
 8001642:	210b      	movs	r1, #11
 8001644:	6838      	ldr	r0, [r7, #0]
 8001646:	f7ff ff6d 	bl	8001524 <u8g2_font_get_byte>
 800164a:	4603      	mov	r3, r0
 800164c:	b25a      	sxtb	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	72da      	strb	r2, [r3, #11]
  font_info->y_offset = u8g2_font_get_byte(font, 12);
 8001652:	210c      	movs	r1, #12
 8001654:	6838      	ldr	r0, [r7, #0]
 8001656:	f7ff ff65 	bl	8001524 <u8g2_font_get_byte>
 800165a:	4603      	mov	r3, r0
 800165c:	b25a      	sxtb	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	731a      	strb	r2, [r3, #12]
  
  /* offset 13 */
  font_info->ascent_A = u8g2_font_get_byte(font, 13);
 8001662:	210d      	movs	r1, #13
 8001664:	6838      	ldr	r0, [r7, #0]
 8001666:	f7ff ff5d 	bl	8001524 <u8g2_font_get_byte>
 800166a:	4603      	mov	r3, r0
 800166c:	b25a      	sxtb	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	735a      	strb	r2, [r3, #13]
  font_info->descent_g = u8g2_font_get_byte(font, 14);
 8001672:	210e      	movs	r1, #14
 8001674:	6838      	ldr	r0, [r7, #0]
 8001676:	f7ff ff55 	bl	8001524 <u8g2_font_get_byte>
 800167a:	4603      	mov	r3, r0
 800167c:	b25a      	sxtb	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	739a      	strb	r2, [r3, #14]
  font_info->ascent_para = u8g2_font_get_byte(font, 15);
 8001682:	210f      	movs	r1, #15
 8001684:	6838      	ldr	r0, [r7, #0]
 8001686:	f7ff ff4d 	bl	8001524 <u8g2_font_get_byte>
 800168a:	4603      	mov	r3, r0
 800168c:	b25a      	sxtb	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	73da      	strb	r2, [r3, #15]
  font_info->descent_para = u8g2_font_get_byte(font, 16);
 8001692:	2110      	movs	r1, #16
 8001694:	6838      	ldr	r0, [r7, #0]
 8001696:	f7ff ff45 	bl	8001524 <u8g2_font_get_byte>
 800169a:	4603      	mov	r3, r0
 800169c:	b25a      	sxtb	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	741a      	strb	r2, [r3, #16]
  
  /* offset 17 */
  font_info->start_pos_upper_A = u8g2_font_get_word(font, 17);
 80016a2:	2111      	movs	r1, #17
 80016a4:	6838      	ldr	r0, [r7, #0]
 80016a6:	f7ff ff4f 	bl	8001548 <u8g2_font_get_word>
 80016aa:	4603      	mov	r3, r0
 80016ac:	461a      	mov	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	825a      	strh	r2, [r3, #18]
  font_info->start_pos_lower_a = u8g2_font_get_word(font, 19); 
 80016b2:	2113      	movs	r1, #19
 80016b4:	6838      	ldr	r0, [r7, #0]
 80016b6:	f7ff ff47 	bl	8001548 <u8g2_font_get_word>
 80016ba:	4603      	mov	r3, r0
 80016bc:	461a      	mov	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	829a      	strh	r2, [r3, #20]
  
  /* offset 21 */
#ifdef U8G2_WITH_UNICODE
  font_info->start_pos_unicode = u8g2_font_get_word(font, 21); 
 80016c2:	2115      	movs	r1, #21
 80016c4:	6838      	ldr	r0, [r7, #0]
 80016c6:	f7ff ff3f 	bl	8001548 <u8g2_font_get_word>
 80016ca:	4603      	mov	r3, r0
 80016cc:	461a      	mov	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	82da      	strh	r2, [r3, #22]
#endif
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <u8g2_font_decode_get_unsigned_bits>:
/*========================================================================*/
/* glyph handling */

/* optimized */
uint8_t u8g2_font_decode_get_unsigned_bits(u8g2_font_decode_t *f, uint8_t cnt) 
{
 80016da:	b480      	push	{r7}
 80016dc:	b085      	sub	sp, #20
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	70fb      	strb	r3, [r7, #3]
  uint8_t val;
  uint8_t bit_pos = f->decode_bit_pos;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	7b1b      	ldrb	r3, [r3, #12]
 80016ea:	737b      	strb	r3, [r7, #13]
  uint8_t bit_pos_plus_cnt;
  
  //val = *(f->decode_ptr);
  val = u8x8_pgm_read( f->decode_ptr );  
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	73fb      	strb	r3, [r7, #15]
  
  val >>= bit_pos;
 80016f4:	7bfa      	ldrb	r2, [r7, #15]
 80016f6:	7b7b      	ldrb	r3, [r7, #13]
 80016f8:	fa42 f303 	asr.w	r3, r2, r3
 80016fc:	73fb      	strb	r3, [r7, #15]
  bit_pos_plus_cnt = bit_pos;
 80016fe:	7b7b      	ldrb	r3, [r7, #13]
 8001700:	73bb      	strb	r3, [r7, #14]
  bit_pos_plus_cnt += cnt;
 8001702:	7bba      	ldrb	r2, [r7, #14]
 8001704:	78fb      	ldrb	r3, [r7, #3]
 8001706:	4413      	add	r3, r2
 8001708:	73bb      	strb	r3, [r7, #14]
  if ( bit_pos_plus_cnt >= 8 )
 800170a:	7bbb      	ldrb	r3, [r7, #14]
 800170c:	2b07      	cmp	r3, #7
 800170e:	d91a      	bls.n	8001746 <u8g2_font_decode_get_unsigned_bits+0x6c>
  {
    uint8_t s = 8;
 8001710:	2308      	movs	r3, #8
 8001712:	733b      	strb	r3, [r7, #12]
    s -= bit_pos;
 8001714:	7b3a      	ldrb	r2, [r7, #12]
 8001716:	7b7b      	ldrb	r3, [r7, #13]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	733b      	strb	r3, [r7, #12]
    f->decode_ptr++;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	1c5a      	adds	r2, r3, #1
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	601a      	str	r2, [r3, #0]
    //val |= *(f->decode_ptr) << (8-bit_pos);
    val |= u8x8_pgm_read( f->decode_ptr ) << (s);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	461a      	mov	r2, r3
 800172e:	7b3b      	ldrb	r3, [r7, #12]
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	b25a      	sxtb	r2, r3
 8001736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173a:	4313      	orrs	r3, r2
 800173c:	b25b      	sxtb	r3, r3
 800173e:	73fb      	strb	r3, [r7, #15]
    //bit_pos -= 8;
    bit_pos_plus_cnt -= 8;
 8001740:	7bbb      	ldrb	r3, [r7, #14]
 8001742:	3b08      	subs	r3, #8
 8001744:	73bb      	strb	r3, [r7, #14]
  }
  val &= (1U<<cnt)-1;
 8001746:	78fb      	ldrb	r3, [r7, #3]
 8001748:	f04f 32ff 	mov.w	r2, #4294967295
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	b2db      	uxtb	r3, r3
 8001752:	43db      	mvns	r3, r3
 8001754:	b2da      	uxtb	r2, r3
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	4013      	ands	r3, r2
 800175a:	73fb      	strb	r3, [r7, #15]
  //bit_pos += cnt;
  
  f->decode_bit_pos = bit_pos_plus_cnt;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7bba      	ldrb	r2, [r7, #14]
 8001760:	731a      	strb	r2, [r3, #12]
  return val;
 8001762:	7bfb      	ldrb	r3, [r7, #15]
}
 8001764:	4618      	mov	r0, r3
 8001766:	3714      	adds	r7, #20
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <u8g2_font_decode_get_signed_bits>:
	r = bits(x)+1;

*/
/* optimized */
int8_t u8g2_font_decode_get_signed_bits(u8g2_font_decode_t *f, uint8_t cnt)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	460b      	mov	r3, r1
 800177a:	70fb      	strb	r3, [r7, #3]
  int8_t v, d;
  v = (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt);
 800177c:	78fb      	ldrb	r3, [r7, #3]
 800177e:	4619      	mov	r1, r3
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ffaa 	bl	80016da <u8g2_font_decode_get_unsigned_bits>
 8001786:	4603      	mov	r3, r0
 8001788:	73fb      	strb	r3, [r7, #15]
  d = 1;
 800178a:	2301      	movs	r3, #1
 800178c:	73bb      	strb	r3, [r7, #14]
  cnt--;
 800178e:	78fb      	ldrb	r3, [r7, #3]
 8001790:	3b01      	subs	r3, #1
 8001792:	70fb      	strb	r3, [r7, #3]
  d <<= cnt;
 8001794:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001798:	78fb      	ldrb	r3, [r7, #3]
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	73bb      	strb	r3, [r7, #14]
  v -= d;
 80017a0:	7bfa      	ldrb	r2, [r7, #15]
 80017a2:	7bbb      	ldrb	r3, [r7, #14]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	73fb      	strb	r3, [r7, #15]
  return v;
 80017aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
  //return (int8_t)u8g2_font_decode_get_unsigned_bits(f, cnt) - ((1<<cnt)>>1);
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <u8g2_add_vector_y>:


#ifdef U8G2_WITH_FONT_ROTATION
u8g2_uint_t u8g2_add_vector_y(u8g2_uint_t dy, int8_t x, int8_t y, uint8_t dir)
{
 80017b6:	b490      	push	{r4, r7}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	4604      	mov	r4, r0
 80017be:	4608      	mov	r0, r1
 80017c0:	4611      	mov	r1, r2
 80017c2:	461a      	mov	r2, r3
 80017c4:	4623      	mov	r3, r4
 80017c6:	80fb      	strh	r3, [r7, #6]
 80017c8:	4603      	mov	r3, r0
 80017ca:	717b      	strb	r3, [r7, #5]
 80017cc:	460b      	mov	r3, r1
 80017ce:	713b      	strb	r3, [r7, #4]
 80017d0:	4613      	mov	r3, r2
 80017d2:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d014      	beq.n	8001804 <u8g2_add_vector_y+0x4e>
 80017da:	2b02      	cmp	r3, #2
 80017dc:	dc19      	bgt.n	8001812 <u8g2_add_vector_y+0x5c>
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d002      	beq.n	80017e8 <u8g2_add_vector_y+0x32>
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d007      	beq.n	80017f6 <u8g2_add_vector_y+0x40>
 80017e6:	e014      	b.n	8001812 <u8g2_add_vector_y+0x5c>
  {
    case 0:
      dy += y;
 80017e8:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	88fb      	ldrh	r3, [r7, #6]
 80017f0:	4413      	add	r3, r2
 80017f2:	80fb      	strh	r3, [r7, #6]
      break;
 80017f4:	e014      	b.n	8001820 <u8g2_add_vector_y+0x6a>
    case 1:
      dy += x;
 80017f6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	88fb      	ldrh	r3, [r7, #6]
 80017fe:	4413      	add	r3, r2
 8001800:	80fb      	strh	r3, [r7, #6]
      break;
 8001802:	e00d      	b.n	8001820 <u8g2_add_vector_y+0x6a>
    case 2:
      dy -= y;
 8001804:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001808:	b29b      	uxth	r3, r3
 800180a:	88fa      	ldrh	r2, [r7, #6]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	80fb      	strh	r3, [r7, #6]
      break;
 8001810:	e006      	b.n	8001820 <u8g2_add_vector_y+0x6a>
    default:
      dy -= x;
 8001812:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001816:	b29b      	uxth	r3, r3
 8001818:	88fa      	ldrh	r2, [r7, #6]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	80fb      	strh	r3, [r7, #6]
      break;      
 800181e:	bf00      	nop
  }
  return dy;
 8001820:	88fb      	ldrh	r3, [r7, #6]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bc90      	pop	{r4, r7}
 800182a:	4770      	bx	lr

0800182c <u8g2_add_vector_x>:

u8g2_uint_t u8g2_add_vector_x(u8g2_uint_t dx, int8_t x, int8_t y, uint8_t dir)
{
 800182c:	b490      	push	{r4, r7}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	4604      	mov	r4, r0
 8001834:	4608      	mov	r0, r1
 8001836:	4611      	mov	r1, r2
 8001838:	461a      	mov	r2, r3
 800183a:	4623      	mov	r3, r4
 800183c:	80fb      	strh	r3, [r7, #6]
 800183e:	4603      	mov	r3, r0
 8001840:	717b      	strb	r3, [r7, #5]
 8001842:	460b      	mov	r3, r1
 8001844:	713b      	strb	r3, [r7, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	70fb      	strb	r3, [r7, #3]
  switch(dir)
 800184a:	78fb      	ldrb	r3, [r7, #3]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d014      	beq.n	800187a <u8g2_add_vector_x+0x4e>
 8001850:	2b02      	cmp	r3, #2
 8001852:	dc19      	bgt.n	8001888 <u8g2_add_vector_x+0x5c>
 8001854:	2b00      	cmp	r3, #0
 8001856:	d002      	beq.n	800185e <u8g2_add_vector_x+0x32>
 8001858:	2b01      	cmp	r3, #1
 800185a:	d007      	beq.n	800186c <u8g2_add_vector_x+0x40>
 800185c:	e014      	b.n	8001888 <u8g2_add_vector_x+0x5c>
  {
    case 0:
      dx += x;
 800185e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001862:	b29a      	uxth	r2, r3
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	4413      	add	r3, r2
 8001868:	80fb      	strh	r3, [r7, #6]
      break;
 800186a:	e014      	b.n	8001896 <u8g2_add_vector_x+0x6a>
    case 1:
      dx -= y;
 800186c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8001870:	b29b      	uxth	r3, r3
 8001872:	88fa      	ldrh	r2, [r7, #6]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	80fb      	strh	r3, [r7, #6]
      break;
 8001878:	e00d      	b.n	8001896 <u8g2_add_vector_x+0x6a>
    case 2:
      dx -= x;
 800187a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800187e:	b29b      	uxth	r3, r3
 8001880:	88fa      	ldrh	r2, [r7, #6]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	80fb      	strh	r3, [r7, #6]
      break;
 8001886:	e006      	b.n	8001896 <u8g2_add_vector_x+0x6a>
    default:
      dx += y;
 8001888:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800188c:	b29a      	uxth	r2, r3
 800188e:	88fb      	ldrh	r3, [r7, #6]
 8001890:	4413      	add	r3, r2
 8001892:	80fb      	strh	r3, [r7, #6]
      break;      
 8001894:	bf00      	nop
  }
  return dx;
 8001896:	88fb      	ldrh	r3, [r7, #6]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bc90      	pop	{r4, r7}
 80018a0:	4770      	bx	lr

080018a2 <u8g2_font_decode_len>:
  Called by:
    u8g2_font_decode_glyph()
*/
/* optimized */
void u8g2_font_decode_len(u8g2_t *u8g2, uint8_t len, uint8_t is_foreground)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b088      	sub	sp, #32
 80018a6:	af02      	add	r7, sp, #8
 80018a8:	6078      	str	r0, [r7, #4]
 80018aa:	460b      	mov	r3, r1
 80018ac:	70fb      	strb	r3, [r7, #3]
 80018ae:	4613      	mov	r3, r2
 80018b0:	70bb      	strb	r3, [r7, #2]
  uint8_t lx,ly;
  
  /* target position on the screen */
  u8g2_uint_t x, y;
  
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	3360      	adds	r3, #96	; 0x60
 80018b6:	613b      	str	r3, [r7, #16]
  
  cnt = len;
 80018b8:	78fb      	ldrb	r3, [r7, #3]
 80018ba:	75fb      	strb	r3, [r7, #23]
  
  /* get the local position */
  lx = decode->x;
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80018c2:	757b      	strb	r3, [r7, #21]
  ly = decode->y;
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80018ca:	753b      	strb	r3, [r7, #20]
  
  for(;;)
  {
    /* calculate the number of pixel to the right edge of the glyph */
    rem = decode->glyph_width;
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80018d2:	73fb      	strb	r3, [r7, #15]
    rem -= lx;
 80018d4:	7bfa      	ldrb	r2, [r7, #15]
 80018d6:	7d7b      	ldrb	r3, [r7, #21]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	73fb      	strb	r3, [r7, #15]
    
    /* calculate how many pixel to draw. This is either to the right edge */
    /* or lesser, if not enough pixel are left */
    current = rem;
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	75bb      	strb	r3, [r7, #22]
    if ( cnt < rem )
 80018e0:	7dfa      	ldrb	r2, [r7, #23]
 80018e2:	7bfb      	ldrb	r3, [r7, #15]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d201      	bcs.n	80018ec <u8g2_font_decode_len+0x4a>
      current = cnt;
 80018e8:	7dfb      	ldrb	r3, [r7, #23]
 80018ea:	75bb      	strb	r3, [r7, #22]
    
    /* now draw the line, but apply the rotation around the glyph target position */
    //u8g2_font_decode_draw_pixel(u8g2, lx,ly,current, is_foreground);

    /* get target position */
    x = decode->target_x;
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	889b      	ldrh	r3, [r3, #4]
 80018f0:	81bb      	strh	r3, [r7, #12]
    y = decode->target_y;
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	88db      	ldrh	r3, [r3, #6]
 80018f6:	817b      	strh	r3, [r7, #10]

    /* apply rotation */
#ifdef U8G2_WITH_FONT_ROTATION
    
    x = u8g2_add_vector_x(x, lx, ly, decode->dir);
 80018f8:	f997 1015 	ldrsb.w	r1, [r7, #21]
 80018fc:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	7c1b      	ldrb	r3, [r3, #16]
 8001904:	89b8      	ldrh	r0, [r7, #12]
 8001906:	f7ff ff91 	bl	800182c <u8g2_add_vector_x>
 800190a:	4603      	mov	r3, r0
 800190c:	81bb      	strh	r3, [r7, #12]
    y = u8g2_add_vector_y(y, lx, ly, decode->dir);
 800190e:	f997 1015 	ldrsb.w	r1, [r7, #21]
 8001912:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	7c1b      	ldrb	r3, [r3, #16]
 800191a:	8978      	ldrh	r0, [r7, #10]
 800191c:	f7ff ff4b 	bl	80017b6 <u8g2_add_vector_y>
 8001920:	4603      	mov	r3, r0
 8001922:	817b      	strh	r3, [r7, #10]
    x += lx;
    y += ly;
#endif
    
    /* draw foreground and background (if required) */
    if ( is_foreground )
 8001924:	78bb      	ldrb	r3, [r7, #2]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d010      	beq.n	800194c <u8g2_font_decode_len+0xaa>
    {
      u8g2->draw_color = decode->fg_color;			/* draw_color will be restored later */
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	7b9a      	ldrb	r2, [r3, #14]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 8001934:	7dbb      	ldrb	r3, [r7, #22]
 8001936:	b298      	uxth	r0, r3
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	7c1b      	ldrb	r3, [r3, #16]
 800193c:	897a      	ldrh	r2, [r7, #10]
 800193e:	89b9      	ldrh	r1, [r7, #12]
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	4603      	mov	r3, r0
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f000 fcdc 	bl	8002302 <u8g2_DrawHVLine>
 800194a:	e013      	b.n	8001974 <u8g2_font_decode_len+0xd2>
#else
	0
#endif
      );
    }
    else if ( decode->is_transparent == 0 )    
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	7b5b      	ldrb	r3, [r3, #13]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d10f      	bne.n	8001974 <u8g2_font_decode_len+0xd2>
    {
      u8g2->draw_color = decode->bg_color;			/* draw_color will be restored later */
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	7bda      	ldrb	r2, [r3, #15]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
      u8g2_DrawHVLine(u8g2, 
 800195e:	7dbb      	ldrb	r3, [r7, #22]
 8001960:	b298      	uxth	r0, r3
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	7c1b      	ldrb	r3, [r3, #16]
 8001966:	897a      	ldrh	r2, [r7, #10]
 8001968:	89b9      	ldrh	r1, [r7, #12]
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	4603      	mov	r3, r0
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f000 fcc7 	bl	8002302 <u8g2_DrawHVLine>
#endif
      );   
    }
    
    /* check, whether the end of the run length code has been reached */
    if ( cnt < rem )
 8001974:	7dfa      	ldrb	r2, [r7, #23]
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	429a      	cmp	r2, r3
 800197a:	d309      	bcc.n	8001990 <u8g2_font_decode_len+0xee>
      break;
    cnt -= rem;
 800197c:	7dfa      	ldrb	r2, [r7, #23]
 800197e:	7bfb      	ldrb	r3, [r7, #15]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	75fb      	strb	r3, [r7, #23]
    lx = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	757b      	strb	r3, [r7, #21]
    ly++;
 8001988:	7d3b      	ldrb	r3, [r7, #20]
 800198a:	3301      	adds	r3, #1
 800198c:	753b      	strb	r3, [r7, #20]
    rem = decode->glyph_width;
 800198e:	e79d      	b.n	80018cc <u8g2_font_decode_len+0x2a>
      break;
 8001990:	bf00      	nop
  }
  lx += cnt;
 8001992:	7d7a      	ldrb	r2, [r7, #21]
 8001994:	7dfb      	ldrb	r3, [r7, #23]
 8001996:	4413      	add	r3, r2
 8001998:	757b      	strb	r3, [r7, #21]
  
  decode->x = lx;
 800199a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	721a      	strb	r2, [r3, #8]
  decode->y = ly;  
 80019a2:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	725a      	strb	r2, [r3, #9]
}
 80019aa:	bf00      	nop
 80019ac:	3718      	adds	r7, #24
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <u8g2_font_setup_decode>:
  
}


static void u8g2_font_setup_decode(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b084      	sub	sp, #16
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	6039      	str	r1, [r7, #0]
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	3360      	adds	r3, #96	; 0x60
 80019c0:	60fb      	str	r3, [r7, #12]
  decode->decode_ptr = glyph_data;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	601a      	str	r2, [r3, #0]
  decode->decode_bit_pos = 0;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2200      	movs	r2, #0
 80019cc:	731a      	strb	r2, [r3, #12]
  /*
  decode->decode_ptr += 1;
  decode->decode_ptr += 1;
  */
  
  decode->glyph_width = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_char_width);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80019d4:	4619      	mov	r1, r3
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7ff fe7f 	bl	80016da <u8g2_font_decode_get_unsigned_bits>
 80019dc:	4603      	mov	r3, r0
 80019de:	b25a      	sxtb	r2, r3
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	729a      	strb	r2, [r3, #10]
  decode->glyph_height = u8g2_font_decode_get_unsigned_bits(decode,u8g2->font_info.bits_per_char_height);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 80019ea:	4619      	mov	r1, r3
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f7ff fe74 	bl	80016da <u8g2_font_decode_get_unsigned_bits>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b25a      	sxtb	r2, r3
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	72da      	strb	r2, [r3, #11]
  
  decode->fg_color = u8g2->draw_color;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f893 2092 	ldrb.w	r2, [r3, #146]	; 0x92
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	739a      	strb	r2, [r3, #14]
  decode->bg_color = (decode->fg_color == 0 ? 1 : 0);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	7b9b      	ldrb	r3, [r3, #14]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	bf0c      	ite	eq
 8001a0c:	2301      	moveq	r3, #1
 8001a0e:	2300      	movne	r3, #0
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	461a      	mov	r2, r3
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	73da      	strb	r2, [r3, #15]
}
 8001a18:	bf00      	nop
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <u8g2_font_decode_glyph>:
  Calls:
    u8g2_font_decode_len()
*/
/* optimized */
int8_t u8g2_font_decode_glyph(u8g2_t *u8g2, const uint8_t *glyph_data)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	; 0x28
 8001a24:	af02      	add	r7, sp, #8
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  uint8_t a, b;
  int8_t x, y;
  int8_t d;
  int8_t h;
  u8g2_font_decode_t *decode = &(u8g2->font_decode);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3360      	adds	r3, #96	; 0x60
 8001a2e:	617b      	str	r3, [r7, #20]
    
  u8g2_font_setup_decode(u8g2, glyph_data);     /* set values in u8g2->font_decode data structure */
 8001a30:	6839      	ldr	r1, [r7, #0]
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff ffbd 	bl	80019b2 <u8g2_font_setup_decode>
  h = u8g2->font_decode.glyph_height;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8001a3e:	74fb      	strb	r3, [r7, #19]
  
  x = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_x);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8001a46:	4619      	mov	r1, r3
 8001a48:	6978      	ldr	r0, [r7, #20]
 8001a4a:	f7ff fe91 	bl	8001770 <u8g2_font_decode_get_signed_bits>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	74bb      	strb	r3, [r7, #18]
  y = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_char_y);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8001a58:	4619      	mov	r1, r3
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7ff fe88 	bl	8001770 <u8g2_font_decode_get_signed_bits>
 8001a60:	4603      	mov	r3, r0
 8001a62:	747b      	strb	r3, [r7, #17]
  d = u8g2_font_decode_get_signed_bits(decode, u8g2->font_info.bits_per_delta_x);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	6978      	ldr	r0, [r7, #20]
 8001a6e:	f7ff fe7f 	bl	8001770 <u8g2_font_decode_get_signed_bits>
 8001a72:	4603      	mov	r3, r0
 8001a74:	743b      	strb	r3, [r7, #16]
  
  if ( decode->glyph_width > 0 )
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f340 80d7 	ble.w	8001c30 <u8g2_font_decode_glyph+0x210>
  {
#ifdef U8G2_WITH_FONT_ROTATION
    decode->target_x = u8g2_add_vector_x(decode->target_x, x, -(h+y), decode->dir);
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	8898      	ldrh	r0, [r3, #4]
 8001a86:	7cfa      	ldrb	r2, [r7, #19]
 8001a88:	7c7b      	ldrb	r3, [r7, #17]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	425b      	negs	r3, r3
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	b25a      	sxtb	r2, r3
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	7c1b      	ldrb	r3, [r3, #16]
 8001a98:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001a9c:	f7ff fec6 	bl	800182c <u8g2_add_vector_x>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	809a      	strh	r2, [r3, #4]
    decode->target_y = u8g2_add_vector_y(decode->target_y, x, -(h+y), decode->dir);
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	88d8      	ldrh	r0, [r3, #6]
 8001aac:	7cfa      	ldrb	r2, [r7, #19]
 8001aae:	7c7b      	ldrb	r3, [r7, #17]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	425b      	negs	r3, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	b25a      	sxtb	r2, r3
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	7c1b      	ldrb	r3, [r3, #16]
 8001abe:	f997 1012 	ldrsb.w	r1, [r7, #18]
 8001ac2:	f7ff fe78 	bl	80017b6 <u8g2_add_vector_y>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	461a      	mov	r2, r3
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	80da      	strh	r2, [r3, #6]
    //u8g2_add_vector(&(decode->target_x), &(decode->target_y), x, -(h+y), decode->dir);

#ifdef U8G2_WITH_INTERSECTION
    {
      u8g2_uint_t x0, x1, y0, y1;
      x0 = decode->target_x;
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	889b      	ldrh	r3, [r3, #4]
 8001ad2:	83fb      	strh	r3, [r7, #30]
      y0 = decode->target_y;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	88db      	ldrh	r3, [r3, #6]
 8001ad8:	837b      	strh	r3, [r7, #26]
      x1 = x0;
 8001ada:	8bfb      	ldrh	r3, [r7, #30]
 8001adc:	83bb      	strh	r3, [r7, #28]
      y1 = y0;
 8001ade:	8b7b      	ldrh	r3, [r7, #26]
 8001ae0:	833b      	strh	r3, [r7, #24]
      
#ifdef U8G2_WITH_FONT_ROTATION
      switch(decode->dir)
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	7c1b      	ldrb	r3, [r3, #16]
 8001ae6:	2b03      	cmp	r3, #3
 8001ae8:	d85a      	bhi.n	8001ba0 <u8g2_font_decode_glyph+0x180>
 8001aea:	a201      	add	r2, pc, #4	; (adr r2, 8001af0 <u8g2_font_decode_glyph+0xd0>)
 8001aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001af0:	08001b01 	.word	0x08001b01
 8001af4:	08001b1d 	.word	0x08001b1d
 8001af8:	08001b45 	.word	0x08001b45
 8001afc:	08001b79 	.word	0x08001b79
      {
	case 0:
	    x1 += decode->glyph_width;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001b06:	b29a      	uxth	r2, r3
 8001b08:	8bbb      	ldrh	r3, [r7, #28]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	83bb      	strh	r3, [r7, #28]
	    y1 += h;
 8001b0e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	8b3b      	ldrh	r3, [r7, #24]
 8001b16:	4413      	add	r3, r2
 8001b18:	833b      	strh	r3, [r7, #24]
	    break;
 8001b1a:	e041      	b.n	8001ba0 <u8g2_font_decode_glyph+0x180>
	case 1:
	    x0 -= h;
 8001b1c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	8bfa      	ldrh	r2, [r7, #30]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001b28:	8bfb      	ldrh	r3, [r7, #30]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001b2e:	8bbb      	ldrh	r3, [r7, #28]
 8001b30:	3301      	adds	r3, #1
 8001b32:	83bb      	strh	r3, [r7, #28]
	    y1 += decode->glyph_width;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	8b3b      	ldrh	r3, [r7, #24]
 8001b3e:	4413      	add	r3, r2
 8001b40:	833b      	strh	r3, [r7, #24]
	    break;
 8001b42:	e02d      	b.n	8001ba0 <u8g2_font_decode_glyph+0x180>
	case 2:
	    x0 -= decode->glyph_width;
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	8bfa      	ldrh	r2, [r7, #30]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	83fb      	strh	r3, [r7, #30]
	    x0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001b52:	8bfb      	ldrh	r3, [r7, #30]
 8001b54:	3301      	adds	r3, #1
 8001b56:	83fb      	strh	r3, [r7, #30]
	    x1++;
 8001b58:	8bbb      	ldrh	r3, [r7, #28]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	83bb      	strh	r3, [r7, #28]
	    y0 -= h;
 8001b5e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	8b7a      	ldrh	r2, [r7, #26]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001b6a:	8b7b      	ldrh	r3, [r7, #26]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001b70:	8b3b      	ldrh	r3, [r7, #24]
 8001b72:	3301      	adds	r3, #1
 8001b74:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001b76:	e013      	b.n	8001ba0 <u8g2_font_decode_glyph+0x180>
	case 3:
	    x1 += h;
 8001b78:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	8bbb      	ldrh	r3, [r7, #28]
 8001b80:	4413      	add	r3, r2
 8001b82:	83bb      	strh	r3, [r7, #28]
	    y0 -= decode->glyph_width;
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	8b7a      	ldrh	r2, [r7, #26]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	837b      	strh	r3, [r7, #26]
	    y0++;	/* shift down, because of assymetric boundaries for the interseciton test */
 8001b92:	8b7b      	ldrh	r3, [r7, #26]
 8001b94:	3301      	adds	r3, #1
 8001b96:	837b      	strh	r3, [r7, #26]
	    y1++;
 8001b98:	8b3b      	ldrh	r3, [r7, #24]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	833b      	strh	r3, [r7, #24]
	    break;	  
 8001b9e:	bf00      	nop
#else /* U8G2_WITH_FONT_ROTATION */
      x1 += decode->glyph_width;
      y1 += h;      
#endif
      
      if ( u8g2_IsIntersection(u8g2, x0, y0, x1, y1) == 0 ) 
 8001ba0:	8bb8      	ldrh	r0, [r7, #28]
 8001ba2:	8b7a      	ldrh	r2, [r7, #26]
 8001ba4:	8bf9      	ldrh	r1, [r7, #30]
 8001ba6:	8b3b      	ldrh	r3, [r7, #24]
 8001ba8:	9300      	str	r3, [sp, #0]
 8001baa:	4603      	mov	r3, r0
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 fcaf 	bl	8002510 <u8g2_IsIntersection>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d102      	bne.n	8001bbe <u8g2_font_decode_glyph+0x19e>
	return d;
 8001bb8:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001bbc:	e03a      	b.n	8001c34 <u8g2_font_decode_glyph+0x214>
    }
#endif /* U8G2_WITH_INTERSECTION */
   
    /* reset local x/y position */
    decode->x = 0;
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	721a      	strb	r2, [r3, #8]
    decode->y = 0;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	725a      	strb	r2, [r3, #9]
    
    /* decode glyph */
    for(;;)
    {
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	6978      	ldr	r0, [r7, #20]
 8001bd4:	f7ff fd81 	bl	80016da <u8g2_font_decode_get_unsigned_bits>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	73fb      	strb	r3, [r7, #15]
      b = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_1);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f893 3077 	ldrb.w	r3, [r3, #119]	; 0x77
 8001be2:	4619      	mov	r1, r3
 8001be4:	6978      	ldr	r0, [r7, #20]
 8001be6:	f7ff fd78 	bl	80016da <u8g2_font_decode_get_unsigned_bits>
 8001bea:	4603      	mov	r3, r0
 8001bec:	73bb      	strb	r3, [r7, #14]
      do
      {
	u8g2_font_decode_len(u8g2, a, 0);
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff fe54 	bl	80018a2 <u8g2_font_decode_len>
	u8g2_font_decode_len(u8g2, b, 1);
 8001bfa:	7bbb      	ldrb	r3, [r7, #14]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	4619      	mov	r1, r3
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff fe4e 	bl	80018a2 <u8g2_font_decode_len>
      } while( u8g2_font_decode_get_unsigned_bits(decode, 1) != 0 );
 8001c06:	2101      	movs	r1, #1
 8001c08:	6978      	ldr	r0, [r7, #20]
 8001c0a:	f7ff fd66 	bl	80016da <u8g2_font_decode_get_unsigned_bits>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d1ec      	bne.n	8001bee <u8g2_font_decode_glyph+0x1ce>

      if ( decode->y >= h )
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8001c1a:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	dd00      	ble.n	8001c24 <u8g2_font_decode_glyph+0x204>
      a = u8g2_font_decode_get_unsigned_bits(decode, u8g2->font_info.bits_per_0);
 8001c22:	e7d2      	b.n	8001bca <u8g2_font_decode_glyph+0x1aa>
	break;
 8001c24:	bf00      	nop
    }
    
    /* restore the u8g2 draw color, because this is modified by the decode algo */
    u8g2->draw_color = decode->fg_color;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	7b9a      	ldrb	r2, [r3, #14]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  }
  return d;
 8001c30:	f997 3010 	ldrsb.w	r3, [r7, #16]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	3720      	adds	r7, #32
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <u8g2_font_get_glyph_data>:
    encoding: Encoding (ASCII or Unicode) of the glyph
  Return:
    Address of the glyph data or NULL, if the encoding is not avialable in the font.
*/
const uint8_t *u8g2_font_get_glyph_data(u8g2_t *u8g2, uint16_t encoding)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	807b      	strh	r3, [r7, #2]
  const uint8_t *font = u8g2->font;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4c:	617b      	str	r3, [r7, #20]
  font += U8G2_FONT_DATA_STRUCT_SIZE;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	3317      	adds	r3, #23
 8001c52:	617b      	str	r3, [r7, #20]

  
  if ( encoding <= 255 )
 8001c54:	887b      	ldrh	r3, [r7, #2]
 8001c56:	2bff      	cmp	r3, #255	; 0xff
 8001c58:	d82a      	bhi.n	8001cb0 <u8g2_font_get_glyph_data+0x74>
  {
    if ( encoding >= 'a' )
 8001c5a:	887b      	ldrh	r3, [r7, #2]
 8001c5c:	2b60      	cmp	r3, #96	; 0x60
 8001c5e:	d907      	bls.n	8001c70 <u8g2_font_get_glyph_data+0x34>
    {
      font += u8g2->font_info.start_pos_lower_a;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001c66:	461a      	mov	r2, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	617b      	str	r3, [r7, #20]
 8001c6e:	e009      	b.n	8001c84 <u8g2_font_get_glyph_data+0x48>
    }
    else if ( encoding >= 'A' )
 8001c70:	887b      	ldrh	r3, [r7, #2]
 8001c72:	2b40      	cmp	r3, #64	; 0x40
 8001c74:	d906      	bls.n	8001c84 <u8g2_font_get_glyph_data+0x48>
    {
      font += u8g2->font_info.start_pos_upper_A;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	4413      	add	r3, r2
 8001c82:	617b      	str	r3, [r7, #20]
    }
    
    for(;;)
    {
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	3301      	adds	r3, #1
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d04e      	beq.n	8001d2c <u8g2_font_get_glyph_data+0xf0>
	break;
      if ( u8x8_pgm_read( font ) == encoding )
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	887a      	ldrh	r2, [r7, #2]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d102      	bne.n	8001ca0 <u8g2_font_get_glyph_data+0x64>
      {
	return font+2;	/* skip encoding and glyph size */
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	3302      	adds	r3, #2
 8001c9e:	e049      	b.n	8001d34 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 1 );
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	4413      	add	r3, r2
 8001cac:	617b      	str	r3, [r7, #20]
      if ( u8x8_pgm_read( font + 1 ) == 0 )
 8001cae:	e7e9      	b.n	8001c84 <u8g2_font_get_glyph_data+0x48>
//	font = u8g2->last_font_data;
//    }
//    else
//#endif 

    font += u8g2->font_info.start_pos_unicode;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	4413      	add	r3, r2
 8001cbc:	617b      	str	r3, [r7, #20]
    unicode_lookup_table = font; 
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	613b      	str	r3, [r7, #16]
  
    /* issue 596: search for the glyph start in the unicode lookup table */
    do
    {
      font += u8g2_font_get_word(unicode_lookup_table, 0);
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	6938      	ldr	r0, [r7, #16]
 8001cc6:	f7ff fc3f 	bl	8001548 <u8g2_font_get_word>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	461a      	mov	r2, r3
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]
      e = u8g2_font_get_word(unicode_lookup_table, 2);
 8001cd4:	2102      	movs	r1, #2
 8001cd6:	6938      	ldr	r0, [r7, #16]
 8001cd8:	f7ff fc36 	bl	8001548 <u8g2_font_get_word>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	81fb      	strh	r3, [r7, #14]
      unicode_lookup_table+=4;
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	613b      	str	r3, [r7, #16]
    } while( e < encoding );
 8001ce6:	89fa      	ldrh	r2, [r7, #14]
 8001ce8:	887b      	ldrh	r3, [r7, #2]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d3e9      	bcc.n	8001cc2 <u8g2_font_get_glyph_data+0x86>
    
  
    for(;;)
    {
      e = u8x8_pgm_read( font );
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	81fb      	strh	r3, [r7, #14]
      e <<= 8;
 8001cf4:	89fb      	ldrh	r3, [r7, #14]
 8001cf6:	021b      	lsls	r3, r3, #8
 8001cf8:	81fb      	strh	r3, [r7, #14]
      e |= u8x8_pgm_read( font + 1 );
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	89fb      	ldrh	r3, [r7, #14]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	81fb      	strh	r3, [r7, #14]
//#ifdef  __unix__
//      if ( encoding < e )
//        break;
//#endif 

      if ( e == 0 )
 8001d08:	89fb      	ldrh	r3, [r7, #14]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d010      	beq.n	8001d30 <u8g2_font_get_glyph_data+0xf4>
	break;
  
      if ( e == encoding )
 8001d0e:	89fa      	ldrh	r2, [r7, #14]
 8001d10:	887b      	ldrh	r3, [r7, #2]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d102      	bne.n	8001d1c <u8g2_font_get_glyph_data+0xe0>
// removed, there is now the new index table
//#ifdef  __unix__
//	u8g2->last_font_data = font;
//	u8g2->last_unicode = encoding;
//#endif 
	return font+3;	/* skip encoding and glyph size */
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	3303      	adds	r3, #3
 8001d1a:	e00b      	b.n	8001d34 <u8g2_font_get_glyph_data+0xf8>
      }
      font += u8x8_pgm_read( font + 2 );
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	3302      	adds	r3, #2
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	4413      	add	r3, r2
 8001d28:	617b      	str	r3, [r7, #20]
      e = u8x8_pgm_read( font );
 8001d2a:	e7e0      	b.n	8001cee <u8g2_font_get_glyph_data+0xb2>
	break;
 8001d2c:	bf00      	nop
 8001d2e:	e000      	b.n	8001d32 <u8g2_font_get_glyph_data+0xf6>
	break;
 8001d30:	bf00      	nop
    }  
  }
#endif
  
  return NULL;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}

08001d3c <u8g2_font_draw_glyph>:

static u8g2_uint_t u8g2_font_draw_glyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b086      	sub	sp, #24
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	60f8      	str	r0, [r7, #12]
 8001d44:	4608      	mov	r0, r1
 8001d46:	4611      	mov	r1, r2
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	817b      	strh	r3, [r7, #10]
 8001d4e:	460b      	mov	r3, r1
 8001d50:	813b      	strh	r3, [r7, #8]
 8001d52:	4613      	mov	r3, r2
 8001d54:	80fb      	strh	r3, [r7, #6]
  u8g2_uint_t dx = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	82fb      	strh	r3, [r7, #22]
  u8g2->font_decode.target_x = x;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	897a      	ldrh	r2, [r7, #10]
 8001d5e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  u8g2->font_decode.target_y = y;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	893a      	ldrh	r2, [r7, #8]
 8001d66:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  //u8g2->font_decode.is_transparent = is_transparent; this is already set
  //u8g2->font_decode.dir = dir;
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, encoding);
 8001d6a:	88fb      	ldrh	r3, [r7, #6]
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f7ff ff64 	bl	8001c3c <u8g2_font_get_glyph_data>
 8001d74:	6138      	str	r0, [r7, #16]
  if ( glyph_data != NULL )
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d005      	beq.n	8001d88 <u8g2_font_draw_glyph+0x4c>
  {
    dx = u8g2_font_decode_glyph(u8g2, glyph_data);
 8001d7c:	6939      	ldr	r1, [r7, #16]
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f7ff fe4e 	bl	8001a20 <u8g2_font_decode_glyph>
 8001d84:	4603      	mov	r3, r0
 8001d86:	82fb      	strh	r3, [r7, #22]
  }
  return dx;
 8001d88:	8afb      	ldrh	r3, [r7, #22]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <u8g2_GetGlyphWidth>:
  return 0;
}

/* side effect: updates u8g2->font_decode and u8g2->glyph_x_offset */
int8_t u8g2_GetGlyphWidth(u8g2_t *u8g2, uint16_t requested_encoding)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b084      	sub	sp, #16
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	807b      	strh	r3, [r7, #2]
  const uint8_t *glyph_data = u8g2_font_get_glyph_data(u8g2, requested_encoding);
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	4619      	mov	r1, r3
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff ff4a 	bl	8001c3c <u8g2_font_get_glyph_data>
 8001da8:	60f8      	str	r0, [r7, #12]
  if ( glyph_data == NULL )
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d101      	bne.n	8001db4 <u8g2_GetGlyphWidth+0x22>
    return 0; 
 8001db0:	2300      	movs	r3, #0
 8001db2:	e027      	b.n	8001e04 <u8g2_GetGlyphWidth+0x72>
  
  u8g2_font_setup_decode(u8g2, glyph_data);
 8001db4:	68f9      	ldr	r1, [r7, #12]
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f7ff fdfb 	bl	80019b2 <u8g2_font_setup_decode>
  u8g2->glyph_x_offset = u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_x);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4610      	mov	r0, r2
 8001dcc:	f7ff fcd0 	bl	8001770 <u8g2_font_decode_get_signed_bits>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_char_y);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8001de6:	4619      	mov	r1, r3
 8001de8:	4610      	mov	r0, r2
 8001dea:	f7ff fcc1 	bl	8001770 <u8g2_font_decode_get_signed_bits>
  
  /* glyph width is here: u8g2->font_decode.glyph_width */

  return u8g2_font_decode_get_signed_bits(&(u8g2->font_decode), u8g2->font_info.bits_per_delta_x);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4610      	mov	r0, r2
 8001dfe:	f7ff fcb7 	bl	8001770 <u8g2_font_decode_get_signed_bits>
 8001e02:	4603      	mov	r3, r0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <u8g2_SetFontMode>:
    U8G2_FONT_MODE_SOLID
    U8G2_FONT_MODE_NONE
  This has been changed for the new font procedures  
*/
void u8g2_SetFontMode(u8g2_t *u8g2, uint8_t is_transparent)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	460b      	mov	r3, r1
 8001e16:	70fb      	strb	r3, [r7, #3]
  u8g2->font_decode.is_transparent = is_transparent;		// new font procedures
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	78fa      	ldrb	r2, [r7, #3]
 8001e1c:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <u8g2_DrawGlyph>:

u8g2_uint_t u8g2_DrawGlyph(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, uint16_t encoding)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	4608      	mov	r0, r1
 8001e36:	4611      	mov	r1, r2
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	817b      	strh	r3, [r7, #10]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	813b      	strh	r3, [r7, #8]
 8001e42:	4613      	mov	r3, r2
 8001e44:	80fb      	strh	r3, [r7, #6]
#ifdef U8G2_WITH_FONT_ROTATION
  switch(u8g2->font_decode.dir)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001e4c:	2b03      	cmp	r3, #3
 8001e4e:	d833      	bhi.n	8001eb8 <u8g2_DrawGlyph+0x8c>
 8001e50:	a201      	add	r2, pc, #4	; (adr r2, 8001e58 <u8g2_DrawGlyph+0x2c>)
 8001e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e56:	bf00      	nop
 8001e58:	08001e69 	.word	0x08001e69
 8001e5c:	08001e7d 	.word	0x08001e7d
 8001e60:	08001e91 	.word	0x08001e91
 8001e64:	08001ea5 	.word	0x08001ea5
  {
    case 0:
      y += u8g2->font_calc_vref(u8g2);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e6c:	68f8      	ldr	r0, [r7, #12]
 8001e6e:	4798      	blx	r3
 8001e70:	4603      	mov	r3, r0
 8001e72:	461a      	mov	r2, r3
 8001e74:	893b      	ldrh	r3, [r7, #8]
 8001e76:	4413      	add	r3, r2
 8001e78:	813b      	strh	r3, [r7, #8]
      break;
 8001e7a:	e01d      	b.n	8001eb8 <u8g2_DrawGlyph+0x8c>
    case 1:
      x -= u8g2->font_calc_vref(u8g2);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e80:	68f8      	ldr	r0, [r7, #12]
 8001e82:	4798      	blx	r3
 8001e84:	4603      	mov	r3, r0
 8001e86:	461a      	mov	r2, r3
 8001e88:	897b      	ldrh	r3, [r7, #10]
 8001e8a:	1a9b      	subs	r3, r3, r2
 8001e8c:	817b      	strh	r3, [r7, #10]
      break;
 8001e8e:	e013      	b.n	8001eb8 <u8g2_DrawGlyph+0x8c>
    case 2:
      y -= u8g2->font_calc_vref(u8g2);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e94:	68f8      	ldr	r0, [r7, #12]
 8001e96:	4798      	blx	r3
 8001e98:	4603      	mov	r3, r0
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	893b      	ldrh	r3, [r7, #8]
 8001e9e:	1a9b      	subs	r3, r3, r2
 8001ea0:	813b      	strh	r3, [r7, #8]
      break;
 8001ea2:	e009      	b.n	8001eb8 <u8g2_DrawGlyph+0x8c>
    case 3:
      x += u8g2->font_calc_vref(u8g2);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	4798      	blx	r3
 8001eac:	4603      	mov	r3, r0
 8001eae:	461a      	mov	r2, r3
 8001eb0:	897b      	ldrh	r3, [r7, #10]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	817b      	strh	r3, [r7, #10]
      break;
 8001eb6:	bf00      	nop
  }
#else
  y += u8g2->font_calc_vref(u8g2);
#endif
  return u8g2_font_draw_glyph(u8g2, x, y, encoding);
 8001eb8:	88fb      	ldrh	r3, [r7, #6]
 8001eba:	893a      	ldrh	r2, [r7, #8]
 8001ebc:	8979      	ldrh	r1, [r7, #10]
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f7ff ff3c 	bl	8001d3c <u8g2_font_draw_glyph>
 8001ec4:	4603      	mov	r3, r0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop

08001ed0 <u8g2_draw_string>:
  return u8g2_font_2x_draw_glyph(u8g2, x, y, encoding);
}

static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_draw_string(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	607b      	str	r3, [r7, #4]
 8001eda:	460b      	mov	r3, r1
 8001edc:	817b      	strh	r3, [r7, #10]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	813b      	strh	r3, [r7, #8]
  uint16_t e;
  u8g2_uint_t delta, sum;
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f000 fd45 	bl	8002972 <u8x8_utf8_init>
  sum = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	82fb      	strh	r3, [r7, #22]
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	7812      	ldrb	r2, [r2, #0]
 8001ef4:	4611      	mov	r1, r2
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	4798      	blx	r3
 8001efa:	4603      	mov	r3, r0
 8001efc:	82bb      	strh	r3, [r7, #20]
    if ( e == 0x0ffff )
 8001efe:	8abb      	ldrh	r3, [r7, #20]
 8001f00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d038      	beq.n	8001f7a <u8g2_draw_string+0xaa>
      break;
    str++;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	607b      	str	r3, [r7, #4]
    if ( e != 0x0fffe )
 8001f0e:	8abb      	ldrh	r3, [r7, #20]
 8001f10:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d0e9      	beq.n	8001eec <u8g2_draw_string+0x1c>
    {
      delta = u8g2_DrawGlyph(u8g2, x, y, e);
 8001f18:	8abb      	ldrh	r3, [r7, #20]
 8001f1a:	893a      	ldrh	r2, [r7, #8]
 8001f1c:	8979      	ldrh	r1, [r7, #10]
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f7ff ff84 	bl	8001e2c <u8g2_DrawGlyph>
 8001f24:	4603      	mov	r3, r0
 8001f26:	827b      	strh	r3, [r7, #18]
    
#ifdef U8G2_WITH_FONT_ROTATION
      switch(u8g2->font_decode.dir)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001f2e:	2b03      	cmp	r3, #3
 8001f30:	d81e      	bhi.n	8001f70 <u8g2_draw_string+0xa0>
 8001f32:	a201      	add	r2, pc, #4	; (adr r2, 8001f38 <u8g2_draw_string+0x68>)
 8001f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f38:	08001f49 	.word	0x08001f49
 8001f3c:	08001f53 	.word	0x08001f53
 8001f40:	08001f5d 	.word	0x08001f5d
 8001f44:	08001f67 	.word	0x08001f67
      {
	case 0:
	  x += delta;
 8001f48:	897a      	ldrh	r2, [r7, #10]
 8001f4a:	8a7b      	ldrh	r3, [r7, #18]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	817b      	strh	r3, [r7, #10]
	  break;
 8001f50:	e00e      	b.n	8001f70 <u8g2_draw_string+0xa0>
	case 1:
	  y += delta;
 8001f52:	893a      	ldrh	r2, [r7, #8]
 8001f54:	8a7b      	ldrh	r3, [r7, #18]
 8001f56:	4413      	add	r3, r2
 8001f58:	813b      	strh	r3, [r7, #8]
	  break;
 8001f5a:	e009      	b.n	8001f70 <u8g2_draw_string+0xa0>
	case 2:
	  x -= delta;
 8001f5c:	897a      	ldrh	r2, [r7, #10]
 8001f5e:	8a7b      	ldrh	r3, [r7, #18]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	817b      	strh	r3, [r7, #10]
	  break;
 8001f64:	e004      	b.n	8001f70 <u8g2_draw_string+0xa0>
	case 3:
	  y -= delta;
 8001f66:	893a      	ldrh	r2, [r7, #8]
 8001f68:	8a7b      	ldrh	r3, [r7, #18]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	813b      	strh	r3, [r7, #8]
	  break;
 8001f6e:	bf00      	nop

#else
      x += delta;
#endif

      sum += delta;    
 8001f70:	8afa      	ldrh	r2, [r7, #22]
 8001f72:	8a7b      	ldrh	r3, [r7, #18]
 8001f74:	4413      	add	r3, r2
 8001f76:	82fb      	strh	r3, [r7, #22]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8001f78:	e7b8      	b.n	8001eec <u8g2_draw_string+0x1c>
      break;
 8001f7a:	bf00      	nop
    }
  }
  return sum;
 8001f7c:	8afb      	ldrh	r3, [r7, #22]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop

08001f88 <u8g2_DrawStr>:
  }
  return sum;
}

u8g2_uint_t u8g2_DrawStr(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	607b      	str	r3, [r7, #4]
 8001f92:	460b      	mov	r3, r1
 8001f94:	817b      	strh	r3, [r7, #10]
 8001f96:	4613      	mov	r3, r2
 8001f98:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_ascii_next;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4a06      	ldr	r2, [pc, #24]	; (8001fb8 <u8g2_DrawStr+0x30>)
 8001f9e:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001fa0:	893a      	ldrh	r2, [r7, #8]
 8001fa2:	8979      	ldrh	r1, [r7, #10]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f7ff ff92 	bl	8001ed0 <u8g2_draw_string>
 8001fac:	4603      	mov	r3, r0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3710      	adds	r7, #16
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	0800298f 	.word	0x0800298f

08001fbc <u8g2_DrawUTF8>:
21 	U+10000 	U+1FFFFF 	4 		11110xxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
26 	U+200000 	U+3FFFFFF 	5 		111110xx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
31 	U+4000000 	U+7FFFFFFF 	6 		1111110x 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx  
*/
u8g2_uint_t u8g2_DrawUTF8(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, const char *str)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	817b      	strh	r3, [r7, #10]
 8001fca:	4613      	mov	r3, r2
 8001fcc:	813b      	strh	r3, [r7, #8]
  u8g2->u8x8.next_cb = u8x8_utf8_next;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	4a06      	ldr	r2, [pc, #24]	; (8001fec <u8g2_DrawUTF8+0x30>)
 8001fd2:	605a      	str	r2, [r3, #4]
  return u8g2_draw_string(u8g2, x, y, str);
 8001fd4:	893a      	ldrh	r2, [r7, #8]
 8001fd6:	8979      	ldrh	r1, [r7, #10]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f7ff ff78 	bl	8001ed0 <u8g2_draw_string>
 8001fe0:	4603      	mov	r3, r0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	080029bd 	.word	0x080029bd

08001ff0 <u8g2_UpdateRefHeight>:
/*===============================================*/

/* set ascent/descent for reference point calculation */

void u8g2_UpdateRefHeight(u8g2_t *u8g2)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  if ( u8g2->font == NULL )
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d05d      	beq.n	80020bc <u8g2_UpdateRefHeight+0xcc>
    return;
  u8g2->font_ref_ascent = u8g2->font_info.ascent_A;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f993 2081 	ldrsb.w	r2, [r3, #129]	; 0x81
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
  u8g2->font_ref_descent = u8g2->font_info.descent_g;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f993 2082 	ldrsb.w	r2, [r3, #130]	; 0x82
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
  if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_TEXT )
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 800201e:	2b00      	cmp	r3, #0
 8002020:	d04d      	beq.n	80020be <u8g2_UpdateRefHeight+0xce>
  {
  }
  else if ( u8g2->font_height_mode == U8G2_FONT_HEIGHT_MODE_XTEXT )
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8002028:	2b01      	cmp	r3, #1
 800202a:	d11c      	bne.n	8002066 <u8g2_UpdateRefHeight+0x76>
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.ascent_para )
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f993 208e 	ldrsb.w	r2, [r3, #142]	; 0x8e
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f993 3083 	ldrsb.w	r3, [r3, #131]	; 0x83
 8002038:	429a      	cmp	r2, r3
 800203a:	da05      	bge.n	8002048 <u8g2_UpdateRefHeight+0x58>
      u8g2->font_ref_ascent = u8g2->font_info.ascent_para;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f993 2083 	ldrsb.w	r2, [r3, #131]	; 0x83
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.descent_para )
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8002054:	429a      	cmp	r2, r3
 8002056:	dd32      	ble.n	80020be <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.descent_para;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 8002064:	e02b      	b.n	80020be <u8g2_UpdateRefHeight+0xce>
  }
  else
  {
    if ( u8g2->font_ref_ascent < u8g2->font_info.max_char_height+u8g2->font_info.y_offset )
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f993 308e 	ldrsb.w	r3, [r3, #142]	; 0x8e
 800206c:	461a      	mov	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8002074:	4619      	mov	r1, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 800207c:	440b      	add	r3, r1
 800207e:	429a      	cmp	r2, r3
 8002080:	da0d      	bge.n	800209e <u8g2_UpdateRefHeight+0xae>
      u8g2->font_ref_ascent = u8g2->font_info.max_char_height+u8g2->font_info.y_offset;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f993 307e 	ldrsb.w	r3, [r3, #126]	; 0x7e
 8002088:	b2da      	uxtb	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 8002090:	b2db      	uxtb	r3, r3
 8002092:	4413      	add	r3, r2
 8002094:	b2db      	uxtb	r3, r3
 8002096:	b25a      	sxtb	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
    if ( u8g2->font_ref_descent > u8g2->font_info.y_offset )
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f993 208f 	ldrsb.w	r2, [r3, #143]	; 0x8f
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f993 3080 	ldrsb.w	r3, [r3, #128]	; 0x80
 80020aa:	429a      	cmp	r2, r3
 80020ac:	dd07      	ble.n	80020be <u8g2_UpdateRefHeight+0xce>
      u8g2->font_ref_descent = u8g2->font_info.y_offset;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f993 2080 	ldrsb.w	r2, [r3, #128]	; 0x80
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
 80020ba:	e000      	b.n	80020be <u8g2_UpdateRefHeight+0xce>
    return;
 80020bc:	bf00      	nop
  }  
}
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <u8g2_font_calc_vref_font>:

/*===============================================*/
/* callback procedures to correct the y position */

u8g2_uint_t u8g2_font_calc_vref_font(U8X8_UNUSED u8g2_t *u8g2)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  return 0;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
	...

080020e0 <u8g2_SetFontPosBaseline>:

void u8g2_SetFontPosBaseline(u8g2_t *u8g2)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  u8g2->font_calc_vref = u8g2_font_calc_vref_font;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a04      	ldr	r2, [pc, #16]	; (80020fc <u8g2_SetFontPosBaseline+0x1c>)
 80020ec:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	080020c9 	.word	0x080020c9

08002100 <u8g2_SetFont>:
}

/*===============================================*/

void u8g2_SetFont(u8g2_t *u8g2, const uint8_t  *font)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  if ( u8g2->font != font )
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	d00b      	beq.n	800212c <u8g2_SetFont+0x2c>
  {
//#ifdef  __unix__
//	u8g2->last_font_data = NULL;
//	u8g2->last_unicode = 0x0ffff;
//#endif 
    u8g2->font = font;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	659a      	str	r2, [r3, #88]	; 0x58
    u8g2_read_font_info(&(u8g2->font_info), font);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3374      	adds	r3, #116	; 0x74
 800211e:	6839      	ldr	r1, [r7, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff fa31 	bl	8001588 <u8g2_read_font_info>
    u8g2_UpdateRefHeight(u8g2);
 8002126:	6878      	ldr	r0, [r7, #4]
 8002128:	f7ff ff62 	bl	8001ff0 <u8g2_UpdateRefHeight>
    /* u8g2_SetFontPosBaseline(u8g2); */ /* removed with issue 195 */
  }
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <u8g2_string_width>:


/* string calculation is stilll not 100% perfect as it addes the initial string offset to the overall size */
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str) U8G2_NOINLINE;
static u8g2_uint_t u8g2_string_width(u8g2_t *u8g2, const char *str)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  uint16_t e;
  u8g2_uint_t  w, dx;
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
  int8_t initial_x_offset = -64;
 800213e:	23c0      	movs	r3, #192	; 0xc0
 8002140:	72fb      	strb	r3, [r7, #11]
#endif 
  
  u8g2->font_decode.glyph_width = 0;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  u8x8_utf8_init(u8g2_GetU8x8(u8g2));
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 fc11 	bl	8002972 <u8x8_utf8_init>
  
  /* reset the total width to zero, this will be expanded during calculation */
  w = 0;
 8002150:	2300      	movs	r3, #0
 8002152:	81fb      	strh	r3, [r7, #14]
  dx = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	81bb      	strh	r3, [r7, #12]

  // printf("str=<%s>\n", str);
	
  for(;;)
  {
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	683a      	ldr	r2, [r7, #0]
 800215e:	7812      	ldrb	r2, [r2, #0]
 8002160:	4611      	mov	r1, r2
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	4798      	blx	r3
 8002166:	4603      	mov	r3, r0
 8002168:	813b      	strh	r3, [r7, #8]
    if ( e == 0x0ffff )
 800216a:	893b      	ldrh	r3, [r7, #8]
 800216c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002170:	4293      	cmp	r3, r2
 8002172:	d01c      	beq.n	80021ae <u8g2_string_width+0x7a>
      break;
    str++;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	3301      	adds	r3, #1
 8002178:	603b      	str	r3, [r7, #0]
    if ( e != 0x0fffe )
 800217a:	893b      	ldrh	r3, [r7, #8]
 800217c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002180:	4293      	cmp	r3, r2
 8002182:	d0e9      	beq.n	8002158 <u8g2_string_width+0x24>
    {
      dx = u8g2_GetGlyphWidth(u8g2, e);		/* delta x value of the glyph */
 8002184:	893b      	ldrh	r3, [r7, #8]
 8002186:	4619      	mov	r1, r3
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f7ff fe02 	bl	8001d92 <u8g2_GetGlyphWidth>
 800218e:	4603      	mov	r3, r0
 8002190:	81bb      	strh	r3, [r7, #12]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
      if ( initial_x_offset == -64 )
 8002192:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002196:	f113 0f40 	cmn.w	r3, #64	; 0x40
 800219a:	d103      	bne.n	80021a4 <u8g2_string_width+0x70>
        initial_x_offset = u8g2->glyph_x_offset;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80021a2:	72fb      	strb	r3, [r7, #11]
#endif 
      //printf("'%c' x=%d dx=%d w=%d io=%d ", e, u8g2->glyph_x_offset, dx, u8g2->font_decode.glyph_width, initial_x_offset);
      w += dx;
 80021a4:	89fa      	ldrh	r2, [r7, #14]
 80021a6:	89bb      	ldrh	r3, [r7, #12]
 80021a8:	4413      	add	r3, r2
 80021aa:	81fb      	strh	r3, [r7, #14]
    e = u8g2->u8x8.next_cb(u8g2_GetU8x8(u8g2), (uint8_t)*str);
 80021ac:	e7d4      	b.n	8002158 <u8g2_string_width+0x24>
      break;
 80021ae:	bf00      	nop
    }
  }
  //printf("\n");
  
  /* adjust the last glyph, check for issue #16: do not adjust if width is 0 */
  if ( u8g2->font_decode.glyph_width != 0 )
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f993 306a 	ldrsb.w	r3, [r3, #106]	; 0x6a
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d01b      	beq.n	80021f2 <u8g2_string_width+0xbe>
  {
    //printf("string width adjust dx=%d glyph_width=%d x-offset=%d\n", dx, u8g2->font_decode.glyph_width, u8g2->glyph_x_offset);
    w -= dx;
 80021ba:	89fa      	ldrh	r2, [r7, #14]
 80021bc:	89bb      	ldrh	r3, [r7, #12]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	81fb      	strh	r3, [r7, #14]
    w += u8g2->font_decode.glyph_width;  /* the real pixel width of the glyph, sideeffect of GetGlyphWidth */
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f993 306a 	ldrsb.w	r3, [r3, #106]	; 0x6a
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	89fb      	ldrh	r3, [r7, #14]
 80021cc:	4413      	add	r3, r2
 80021ce:	81fb      	strh	r3, [r7, #14]
    /* issue #46: we have to add the x offset also */
    w += u8g2->glyph_x_offset;	/* this value is set as a side effect of u8g2_GetGlyphWidth() */
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f993 3090 	ldrsb.w	r3, [r3, #144]	; 0x90
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	89fb      	ldrh	r3, [r7, #14]
 80021da:	4413      	add	r3, r2
 80021dc:	81fb      	strh	r3, [r7, #14]
#ifdef U8G2_BALANCED_STR_WIDTH_CALCULATION
    /* https://github.com/olikraus/u8g2/issues/1561 */
    if ( initial_x_offset > 0 )
 80021de:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	dd05      	ble.n	80021f2 <u8g2_string_width+0xbe>
      w+=initial_x_offset;
 80021e6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	89fb      	ldrh	r3, [r7, #14]
 80021ee:	4413      	add	r3, r2
 80021f0:	81fb      	strh	r3, [r7, #14]
#endif 
  }
  // printf("w=%d \n", w);
  
  return w;  
 80021f2:	89fb      	ldrh	r3, [r7, #14]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <u8g2_GetUTF8Width>:
21 	U+10000 	U+1FFFFF 	4 		11110xxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
26 	U+200000 	U+3FFFFFF 	5 		111110xx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx
31 	U+4000000 	U+7FFFFFFF 	6 		1111110x 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx 	10xxxxxx  
*/
u8g2_uint_t u8g2_GetUTF8Width(u8g2_t *u8g2, const char *str)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  u8g2->u8x8.next_cb = u8x8_utf8_next;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a05      	ldr	r2, [pc, #20]	; (8002220 <u8g2_GetUTF8Width+0x24>)
 800220a:	605a      	str	r2, [r3, #4]
  return u8g2_string_width(u8g2, str);
 800220c:	6839      	ldr	r1, [r7, #0]
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff ff90 	bl	8002134 <u8g2_string_width>
 8002214:	4603      	mov	r3, r0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	080029bd 	.word	0x080029bd

08002224 <u8g2_clip_intersection2>:
  will return 0 if there is no intersection and if a > b

*/

static uint8_t u8g2_clip_intersection2(u8g2_uint_t *ap, u8g2_uint_t *len, u8g2_uint_t c, u8g2_uint_t d)
{
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	4611      	mov	r1, r2
 8002230:	461a      	mov	r2, r3
 8002232:	460b      	mov	r3, r1
 8002234:	80fb      	strh	r3, [r7, #6]
 8002236:	4613      	mov	r3, r2
 8002238:	80bb      	strh	r3, [r7, #4]
  u8g2_uint_t a = *ap;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	82fb      	strh	r3, [r7, #22]
  u8g2_uint_t b;
  b  = a;
 8002240:	8afb      	ldrh	r3, [r7, #22]
 8002242:	82bb      	strh	r3, [r7, #20]
  b += *len;
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	881a      	ldrh	r2, [r3, #0]
 8002248:	8abb      	ldrh	r3, [r7, #20]
 800224a:	4413      	add	r3, r2
 800224c:	82bb      	strh	r3, [r7, #20]
  /* be removed completly (be aware about memory curruption for wrong */
  /* arguments) or return 0 for a>b (will lead to skipped lines for wrong */
  /* arguments) */  
  
  /* removing the following if clause completly may lead to memory corruption of a>b */
  if ( a > b )
 800224e:	8afa      	ldrh	r2, [r7, #22]
 8002250:	8abb      	ldrh	r3, [r7, #20]
 8002252:	429a      	cmp	r2, r3
 8002254:	d90b      	bls.n	800226e <u8g2_clip_intersection2+0x4a>
  {    
    /* replacing this if with a simple "return 0;" will not handle the case with negative a */    
    if ( a < d )
 8002256:	8afa      	ldrh	r2, [r7, #22]
 8002258:	88bb      	ldrh	r3, [r7, #4]
 800225a:	429a      	cmp	r2, r3
 800225c:	d205      	bcs.n	800226a <u8g2_clip_intersection2+0x46>
    {
      b = d;
 800225e:	88bb      	ldrh	r3, [r7, #4]
 8002260:	82bb      	strh	r3, [r7, #20]
      b--;
 8002262:	8abb      	ldrh	r3, [r7, #20]
 8002264:	3b01      	subs	r3, #1
 8002266:	82bb      	strh	r3, [r7, #20]
 8002268:	e001      	b.n	800226e <u8g2_clip_intersection2+0x4a>
    }
    else
    {
      a = c;
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	82fb      	strh	r3, [r7, #22]
    }
  }
  
  /* from now on, the asumption a <= b is ok */
  
  if ( a >= d )
 800226e:	8afa      	ldrh	r2, [r7, #22]
 8002270:	88bb      	ldrh	r3, [r7, #4]
 8002272:	429a      	cmp	r2, r3
 8002274:	d301      	bcc.n	800227a <u8g2_clip_intersection2+0x56>
    return 0;
 8002276:	2300      	movs	r3, #0
 8002278:	e01c      	b.n	80022b4 <u8g2_clip_intersection2+0x90>
  if ( b <= c )
 800227a:	8aba      	ldrh	r2, [r7, #20]
 800227c:	88fb      	ldrh	r3, [r7, #6]
 800227e:	429a      	cmp	r2, r3
 8002280:	d801      	bhi.n	8002286 <u8g2_clip_intersection2+0x62>
    return 0;
 8002282:	2300      	movs	r3, #0
 8002284:	e016      	b.n	80022b4 <u8g2_clip_intersection2+0x90>
  if ( a < c )		
 8002286:	8afa      	ldrh	r2, [r7, #22]
 8002288:	88fb      	ldrh	r3, [r7, #6]
 800228a:	429a      	cmp	r2, r3
 800228c:	d201      	bcs.n	8002292 <u8g2_clip_intersection2+0x6e>
    a = c;
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	82fb      	strh	r3, [r7, #22]
  if ( b > d )
 8002292:	8aba      	ldrh	r2, [r7, #20]
 8002294:	88bb      	ldrh	r3, [r7, #4]
 8002296:	429a      	cmp	r2, r3
 8002298:	d901      	bls.n	800229e <u8g2_clip_intersection2+0x7a>
    b = d;
 800229a:	88bb      	ldrh	r3, [r7, #4]
 800229c:	82bb      	strh	r3, [r7, #20]
  
  *ap = a;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8afa      	ldrh	r2, [r7, #22]
 80022a2:	801a      	strh	r2, [r3, #0]
  b -= a;
 80022a4:	8aba      	ldrh	r2, [r7, #20]
 80022a6:	8afb      	ldrh	r3, [r7, #22]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	82bb      	strh	r3, [r7, #20]
  *len = b;
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	8aba      	ldrh	r2, [r7, #20]
 80022b0:	801a      	strh	r2, [r3, #0]
  return 1;
 80022b2:	2301      	movs	r3, #1
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	371c      	adds	r7, #28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <u8g2_draw_hv_line_2dir>:
  This function first adjusts the y position to the local buffer. Then it
  will clip the line and call u8g2_draw_low_level_hv_line()

*/
void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af02      	add	r7, sp, #8
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	4608      	mov	r0, r1
 80022ca:	4611      	mov	r1, r2
 80022cc:	461a      	mov	r2, r3
 80022ce:	4603      	mov	r3, r0
 80022d0:	817b      	strh	r3, [r7, #10]
 80022d2:	460b      	mov	r3, r1
 80022d4:	813b      	strh	r3, [r7, #8]
 80022d6:	4613      	mov	r3, r2
 80022d8:	80fb      	strh	r3, [r7, #6]

  /* clipping happens before the display rotation */

  /* transform to pixel buffer coordinates */
  y -= u8g2->pixel_curr_row;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022de:	893a      	ldrh	r2, [r7, #8]
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	813b      	strh	r3, [r7, #8]
  
  u8g2->ll_hvline(u8g2, x, y, len, dir);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80022e8:	88f8      	ldrh	r0, [r7, #6]
 80022ea:	893a      	ldrh	r2, [r7, #8]
 80022ec:	8979      	ldrh	r1, [r7, #10]
 80022ee:	f897 3020 	ldrb.w	r3, [r7, #32]
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	4603      	mov	r3, r0
 80022f6:	68f8      	ldr	r0, [r7, #12]
 80022f8:	47a0      	blx	r4
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd90      	pop	{r4, r7, pc}

08002302 <u8g2_DrawHVLine>:
  This function should be called by the user.
  
  "dir" may have 4 directions: 0 (left to right), 1, 2, 3 (down up)
*/
void u8g2_DrawHVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002302:	b590      	push	{r4, r7, lr}
 8002304:	b087      	sub	sp, #28
 8002306:	af02      	add	r7, sp, #8
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	4608      	mov	r0, r1
 800230c:	4611      	mov	r1, r2
 800230e:	461a      	mov	r2, r3
 8002310:	4603      	mov	r3, r0
 8002312:	817b      	strh	r3, [r7, #10]
 8002314:	460b      	mov	r3, r1
 8002316:	813b      	strh	r3, [r7, #8]
 8002318:	4613      	mov	r3, r2
 800231a:	80fb      	strh	r3, [r7, #6]
  /* Make a call to the callback function (e.g. u8g2_draw_l90_r0). */
  /* The callback may rotate the hv line */
  /* after rotation this will call u8g2_draw_hv_line_4dir() */
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  if ( u8g2->is_page_clip_window_intersection != 0 )
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8002322:	2b00      	cmp	r3, #0
 8002324:	d075      	beq.n	8002412 <u8g2_DrawHVLine+0x110>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
    if ( len != 0 )
 8002326:	88fb      	ldrh	r3, [r7, #6]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d072      	beq.n	8002412 <u8g2_DrawHVLine+0x110>
    {
    
      /* convert to two directions */    
      if ( len > 1 )
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d91a      	bls.n	8002368 <u8g2_DrawHVLine+0x66>
      {
	if ( dir == 2 )
 8002332:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002336:	2b02      	cmp	r3, #2
 8002338:	d109      	bne.n	800234e <u8g2_DrawHVLine+0x4c>
	{
	  x -= len;
 800233a:	897a      	ldrh	r2, [r7, #10]
 800233c:	88fb      	ldrh	r3, [r7, #6]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	b29b      	uxth	r3, r3
 8002342:	817b      	strh	r3, [r7, #10]
	  x++;
 8002344:	897b      	ldrh	r3, [r7, #10]
 8002346:	3301      	adds	r3, #1
 8002348:	b29b      	uxth	r3, r3
 800234a:	817b      	strh	r3, [r7, #10]
 800234c:	e00c      	b.n	8002368 <u8g2_DrawHVLine+0x66>
	}
	else if ( dir == 3 )
 800234e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002352:	2b03      	cmp	r3, #3
 8002354:	d108      	bne.n	8002368 <u8g2_DrawHVLine+0x66>
	{
	  y -= len;
 8002356:	893a      	ldrh	r2, [r7, #8]
 8002358:	88fb      	ldrh	r3, [r7, #6]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	b29b      	uxth	r3, r3
 800235e:	813b      	strh	r3, [r7, #8]
	  y++;
 8002360:	893b      	ldrh	r3, [r7, #8]
 8002362:	3301      	adds	r3, #1
 8002364:	b29b      	uxth	r3, r3
 8002366:	813b      	strh	r3, [r7, #8]
	}
      }
      dir &= 1;  
 8002368:	f897 3020 	ldrb.w	r3, [r7, #32]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	f887 3020 	strb.w	r3, [r7, #32]
      
      /* clip against the user window */
      if ( dir == 0 )
 8002374:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d11a      	bne.n	80023b2 <u8g2_DrawHVLine+0xb0>
      {
	if ( y < u8g2->user_y0 )
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 8002382:	893b      	ldrh	r3, [r7, #8]
 8002384:	429a      	cmp	r2, r3
 8002386:	d83b      	bhi.n	8002400 <u8g2_DrawHVLine+0xfe>
	  return;
	if ( y >= u8g2->user_y1 )
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 800238e:	893b      	ldrh	r3, [r7, #8]
 8002390:	429a      	cmp	r2, r3
 8002392:	d937      	bls.n	8002404 <u8g2_DrawHVLine+0x102>
	  return;
	if ( u8g2_clip_intersection2(&x, &len, u8g2->user_x0, u8g2->user_x1) == 0 )
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80023a0:	1db9      	adds	r1, r7, #6
 80023a2:	f107 000a 	add.w	r0, r7, #10
 80023a6:	f7ff ff3d 	bl	8002224 <u8g2_clip_intersection2>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d11a      	bne.n	80023e6 <u8g2_DrawHVLine+0xe4>
	  return;
 80023b0:	e02f      	b.n	8002412 <u8g2_DrawHVLine+0x110>
      }
      else
      {
	if ( x < u8g2->user_x0 )
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80023b8:	897b      	ldrh	r3, [r7, #10]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d824      	bhi.n	8002408 <u8g2_DrawHVLine+0x106>
	  return;
	if ( x >= u8g2->user_x1 )
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80023c4:	897b      	ldrh	r3, [r7, #10]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d920      	bls.n	800240c <u8g2_DrawHVLine+0x10a>
	  return;
	if ( u8g2_clip_intersection2(&y, &len, u8g2->user_y0, u8g2->user_y1) == 0 )
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 80023d6:	1db9      	adds	r1, r7, #6
 80023d8:	f107 0008 	add.w	r0, r7, #8
 80023dc:	f7ff ff22 	bl	8002224 <u8g2_clip_intersection2>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d014      	beq.n	8002410 <u8g2_DrawHVLine+0x10e>
	  return;
      }
      
      
      u8g2->cb->draw_l90(u8g2, x, y, len, dir);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ea:	689c      	ldr	r4, [r3, #8]
 80023ec:	8979      	ldrh	r1, [r7, #10]
 80023ee:	893a      	ldrh	r2, [r7, #8]
 80023f0:	88f8      	ldrh	r0, [r7, #6]
 80023f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023f6:	9300      	str	r3, [sp, #0]
 80023f8:	4603      	mov	r3, r0
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	47a0      	blx	r4
 80023fe:	e008      	b.n	8002412 <u8g2_DrawHVLine+0x110>
	  return;
 8002400:	bf00      	nop
 8002402:	e006      	b.n	8002412 <u8g2_DrawHVLine+0x110>
	  return;
 8002404:	bf00      	nop
 8002406:	e004      	b.n	8002412 <u8g2_DrawHVLine+0x110>
	  return;
 8002408:	bf00      	nop
 800240a:	e002      	b.n	8002412 <u8g2_DrawHVLine+0x110>
	  return;
 800240c:	bf00      	nop
 800240e:	e000      	b.n	8002412 <u8g2_DrawHVLine+0x110>
	  return;
 8002410:	bf00      	nop
    }
}
 8002412:	3714      	adds	r7, #20
 8002414:	46bd      	mov	sp, r7
 8002416:	bd90      	pop	{r4, r7, pc}

08002418 <u8g2_DrawHLine>:

void u8g2_DrawHLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af02      	add	r7, sp, #8
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	4608      	mov	r0, r1
 8002422:	4611      	mov	r1, r2
 8002424:	461a      	mov	r2, r3
 8002426:	4603      	mov	r3, r0
 8002428:	817b      	strh	r3, [r7, #10]
 800242a:	460b      	mov	r3, r1
 800242c:	813b      	strh	r3, [r7, #8]
 800242e:	4613      	mov	r3, r2
 8002430:	80fb      	strh	r3, [r7, #6]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+len, y+1) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 0);
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	893a      	ldrh	r2, [r7, #8]
 8002436:	8979      	ldrh	r1, [r7, #10]
 8002438:	2000      	movs	r0, #0
 800243a:	9000      	str	r0, [sp, #0]
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f7ff ff60 	bl	8002302 <u8g2_DrawHVLine>
}
 8002442:	bf00      	nop
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <u8g2_DrawVLine>:

void u8g2_DrawVLine(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b086      	sub	sp, #24
 800244e:	af02      	add	r7, sp, #8
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	4608      	mov	r0, r1
 8002454:	4611      	mov	r1, r2
 8002456:	461a      	mov	r2, r3
 8002458:	4603      	mov	r3, r0
 800245a:	817b      	strh	r3, [r7, #10]
 800245c:	460b      	mov	r3, r1
 800245e:	813b      	strh	r3, [r7, #8]
 8002460:	4613      	mov	r3, r2
 8002462:	80fb      	strh	r3, [r7, #6]
// #ifdef U8G2_WITH_INTERSECTION
//   if ( u8g2_IsIntersection(u8g2, x, y, x+1, y+len) == 0 ) 
//     return;
// #endif /* U8G2_WITH_INTERSECTION */
  u8g2_DrawHVLine(u8g2, x, y, len, 1);
 8002464:	88fb      	ldrh	r3, [r7, #6]
 8002466:	893a      	ldrh	r2, [r7, #8]
 8002468:	8979      	ldrh	r1, [r7, #10]
 800246a:	2001      	movs	r0, #1
 800246c:	9000      	str	r0, [sp, #0]
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f7ff ff47 	bl	8002302 <u8g2_DrawHVLine>
}
 8002474:	bf00      	nop
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <u8g2_SetDrawColor>:

  7 Jan 2017: Allow color value 2 for XOR operation.
  
*/
void u8g2_SetDrawColor(u8g2_t *u8g2, uint8_t color)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	70fb      	strb	r3, [r7, #3]
  u8g2->draw_color = color;	/* u8g2_SetDrawColor: just assign the argument */ 
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	78fa      	ldrb	r2, [r7, #3]
 800248c:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  if ( color >= 3 )
 8002490:	78fb      	ldrb	r3, [r7, #3]
 8002492:	2b02      	cmp	r3, #2
 8002494:	d903      	bls.n	800249e <u8g2_SetDrawColor+0x22>
    u8g2->draw_color = 1;	/* u8g2_SetDrawColor: make color as one if arg is invalid */
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <u8g2_is_intersection_decision_tree>:
  version with asymetric boundaries.
  a1 and v1 are excluded
  v0 == v1 is not support end return 1
*/
uint8_t u8g2_is_intersection_decision_tree(u8g2_uint_t a0, u8g2_uint_t a1, u8g2_uint_t v0, u8g2_uint_t v1)
{
 80024aa:	b490      	push	{r4, r7}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	4604      	mov	r4, r0
 80024b2:	4608      	mov	r0, r1
 80024b4:	4611      	mov	r1, r2
 80024b6:	461a      	mov	r2, r3
 80024b8:	4623      	mov	r3, r4
 80024ba:	80fb      	strh	r3, [r7, #6]
 80024bc:	4603      	mov	r3, r0
 80024be:	80bb      	strh	r3, [r7, #4]
 80024c0:	460b      	mov	r3, r1
 80024c2:	807b      	strh	r3, [r7, #2]
 80024c4:	4613      	mov	r3, r2
 80024c6:	803b      	strh	r3, [r7, #0]
  if ( v0 < a1 )		// v0 <= a1
 80024c8:	887a      	ldrh	r2, [r7, #2]
 80024ca:	88bb      	ldrh	r3, [r7, #4]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d20d      	bcs.n	80024ec <u8g2_is_intersection_decision_tree+0x42>
  {
    if ( v1 > a0 )	// v1 >= a0
 80024d0:	883a      	ldrh	r2, [r7, #0]
 80024d2:	88fb      	ldrh	r3, [r7, #6]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d901      	bls.n	80024dc <u8g2_is_intersection_decision_tree+0x32>
    {
      return 1;
 80024d8:	2301      	movs	r3, #1
 80024da:	e014      	b.n	8002506 <u8g2_is_intersection_decision_tree+0x5c>
    }
    else
    {
      if ( v0 > v1 )	// v0 > v1
 80024dc:	887a      	ldrh	r2, [r7, #2]
 80024de:	883b      	ldrh	r3, [r7, #0]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d901      	bls.n	80024e8 <u8g2_is_intersection_decision_tree+0x3e>
      {
	return 1;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e00e      	b.n	8002506 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 80024e8:	2300      	movs	r3, #0
 80024ea:	e00c      	b.n	8002506 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
  }
  else
  {
    if ( v1 > a0 )	// v1 >= a0
 80024ec:	883a      	ldrh	r2, [r7, #0]
 80024ee:	88fb      	ldrh	r3, [r7, #6]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d907      	bls.n	8002504 <u8g2_is_intersection_decision_tree+0x5a>
    {
      if ( v0 > v1 )	// v0 > v1
 80024f4:	887a      	ldrh	r2, [r7, #2]
 80024f6:	883b      	ldrh	r3, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d901      	bls.n	8002500 <u8g2_is_intersection_decision_tree+0x56>
      {
	return 1;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e002      	b.n	8002506 <u8g2_is_intersection_decision_tree+0x5c>
      }
      else
      {
	return 0;
 8002500:	2300      	movs	r3, #0
 8002502:	e000      	b.n	8002506 <u8g2_is_intersection_decision_tree+0x5c>
      }
    }
    else
    {
      return 0;
 8002504:	2300      	movs	r3, #0
    }
  }
}
 8002506:	4618      	mov	r0, r3
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bc90      	pop	{r4, r7}
 800250e:	4770      	bx	lr

08002510 <u8g2_IsIntersection>:



/* upper limits are not included (asymetric boundaries) */
uint8_t u8g2_IsIntersection(u8g2_t *u8g2, u8g2_uint_t x0, u8g2_uint_t y0, u8g2_uint_t x1, u8g2_uint_t y1)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	4608      	mov	r0, r1
 800251a:	4611      	mov	r1, r2
 800251c:	461a      	mov	r2, r3
 800251e:	4603      	mov	r3, r0
 8002520:	817b      	strh	r3, [r7, #10]
 8002522:	460b      	mov	r3, r1
 8002524:	813b      	strh	r3, [r7, #8]
 8002526:	4613      	mov	r3, r2
 8002528:	80fb      	strh	r3, [r7, #6]
  if ( u8g2_is_intersection_decision_tree(u8g2->user_y0, u8g2->user_y1, y0, y1) == 0 )
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f8b3 004c 	ldrh.w	r0, [r3, #76]	; 0x4c
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f8b3 104e 	ldrh.w	r1, [r3, #78]	; 0x4e
 8002536:	8b3b      	ldrh	r3, [r7, #24]
 8002538:	893a      	ldrh	r2, [r7, #8]
 800253a:	f7ff ffb6 	bl	80024aa <u8g2_is_intersection_decision_tree>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <u8g2_IsIntersection+0x38>
    return 0; 
 8002544:	2300      	movs	r3, #0
 8002546:	e00a      	b.n	800255e <u8g2_IsIntersection+0x4e>
  
  return u8g2_is_intersection_decision_tree(u8g2->user_x0, u8g2->user_x1, x0, x1);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f8b3 104a 	ldrh.w	r1, [r3, #74]	; 0x4a
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	897a      	ldrh	r2, [r7, #10]
 8002558:	f7ff ffa7 	bl	80024aa <u8g2_is_intersection_decision_tree>
 800255c:	4603      	mov	r3, r0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <u8g2_ll_hvline_vertical_top_lsb>:
		1: vertical line (top to bottom)
  asumption: 
    all clipping done
*/
void u8g2_ll_hvline_vertical_top_lsb(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 8002566:	b480      	push	{r7}
 8002568:	b089      	sub	sp, #36	; 0x24
 800256a:	af00      	add	r7, sp, #0
 800256c:	60f8      	str	r0, [r7, #12]
 800256e:	4608      	mov	r0, r1
 8002570:	4611      	mov	r1, r2
 8002572:	461a      	mov	r2, r3
 8002574:	4603      	mov	r3, r0
 8002576:	817b      	strh	r3, [r7, #10]
 8002578:	460b      	mov	r3, r1
 800257a:	813b      	strh	r3, [r7, #8]
 800257c:	4613      	mov	r3, r2
 800257e:	80fb      	strh	r3, [r7, #6]
  //assert(x < u8g2_GetU8x8(u8g2)->display_info->tile_width*8);
  //assert(y >= u8g2->buf_y0);
  //assert(y < u8g2_GetU8x8(u8g2)->display_info->tile_height*8);
  
  /* bytes are vertical, lsb on top (y=0), msb at bottom (y=7) */
  bit_pos = y;		/* overflow truncate is ok here... */
 8002580:	893b      	ldrh	r3, [r7, #8]
 8002582:	76fb      	strb	r3, [r7, #27]
  bit_pos &= 7; 	/* ... because only the lowest 3 bits are needed */
 8002584:	7efb      	ldrb	r3, [r7, #27]
 8002586:	f003 0307 	and.w	r3, r3, #7
 800258a:	76fb      	strb	r3, [r7, #27]
  mask = 1;
 800258c:	2301      	movs	r3, #1
 800258e:	763b      	strb	r3, [r7, #24]
  mask <<= bit_pos;
 8002590:	7e3a      	ldrb	r2, [r7, #24]
 8002592:	7efb      	ldrb	r3, [r7, #27]
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	763b      	strb	r3, [r7, #24]

  or_mask = 0;
 800259a:	2300      	movs	r3, #0
 800259c:	76bb      	strb	r3, [r7, #26]
  xor_mask = 0;
 800259e:	2300      	movs	r3, #0
 80025a0:	767b      	strb	r3, [r7, #25]
  if ( u8g2->draw_color <= 1 )
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d801      	bhi.n	80025b0 <u8g2_ll_hvline_vertical_top_lsb+0x4a>
    or_mask  = mask;
 80025ac:	7e3b      	ldrb	r3, [r7, #24]
 80025ae:	76bb      	strb	r3, [r7, #26]
  if ( u8g2->draw_color != 1 )
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d001      	beq.n	80025be <u8g2_ll_hvline_vertical_top_lsb+0x58>
    xor_mask = mask;
 80025ba:	7e3b      	ldrb	r3, [r7, #24]
 80025bc:	767b      	strb	r3, [r7, #25]


  offset = y;		/* y might be 8 or 16 bit, but we need 16 bit, so use a 16 bit variable */
 80025be:	893b      	ldrh	r3, [r7, #8]
 80025c0:	82fb      	strh	r3, [r7, #22]
  offset &= ~7;
 80025c2:	8afb      	ldrh	r3, [r7, #22]
 80025c4:	f023 0307 	bic.w	r3, r3, #7
 80025c8:	82fb      	strh	r3, [r7, #22]
  offset *= u8g2_GetU8x8(u8g2)->display_info->tile_width;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	7c1b      	ldrb	r3, [r3, #16]
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	8afa      	ldrh	r2, [r7, #22]
 80025d4:	fb12 f303 	smulbb	r3, r2, r3
 80025d8:	82fb      	strh	r3, [r7, #22]
  ptr = u8g2->tile_buf_ptr;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025de:	61fb      	str	r3, [r7, #28]
  ptr += offset;
 80025e0:	8afb      	ldrh	r3, [r7, #22]
 80025e2:	69fa      	ldr	r2, [r7, #28]
 80025e4:	4413      	add	r3, r2
 80025e6:	61fb      	str	r3, [r7, #28]
  ptr += x;
 80025e8:	897b      	ldrh	r3, [r7, #10]
 80025ea:	69fa      	ldr	r2, [r7, #28]
 80025ec:	4413      	add	r3, r2
 80025ee:	61fb      	str	r3, [r7, #28]
  
  if ( dir == 0 )
 80025f0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d117      	bne.n	8002628 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
      do
      {
#ifdef __unix
	assert(ptr < max_ptr);
#endif
	*ptr |= or_mask;
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	781a      	ldrb	r2, [r3, #0]
 80025fc:	7ebb      	ldrb	r3, [r7, #26]
 80025fe:	4313      	orrs	r3, r2
 8002600:	b2da      	uxtb	r2, r3
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	701a      	strb	r2, [r3, #0]
	*ptr ^= xor_mask;
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	781a      	ldrb	r2, [r3, #0]
 800260a:	7e7b      	ldrb	r3, [r7, #25]
 800260c:	4053      	eors	r3, r2
 800260e:	b2da      	uxtb	r2, r3
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	701a      	strb	r2, [r3, #0]
	ptr++;
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	3301      	adds	r3, #1
 8002618:	61fb      	str	r3, [r7, #28]
	len--;
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	3b01      	subs	r3, #1
 800261e:	80fb      	strh	r3, [r7, #6]
      } while( len != 0 );
 8002620:	88fb      	ldrh	r3, [r7, #6]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1e8      	bne.n	80025f8 <u8g2_ll_hvline_vertical_top_lsb+0x92>
	or_mask <<= 1;
	xor_mask <<= 1;
      }
    } while( len != 0 );
  }
}
 8002626:	e038      	b.n	800269a <u8g2_ll_hvline_vertical_top_lsb+0x134>
      *ptr |= or_mask;
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	781a      	ldrb	r2, [r3, #0]
 800262c:	7ebb      	ldrb	r3, [r7, #26]
 800262e:	4313      	orrs	r3, r2
 8002630:	b2da      	uxtb	r2, r3
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	701a      	strb	r2, [r3, #0]
      *ptr ^= xor_mask;
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	781a      	ldrb	r2, [r3, #0]
 800263a:	7e7b      	ldrb	r3, [r7, #25]
 800263c:	4053      	eors	r3, r2
 800263e:	b2da      	uxtb	r2, r3
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	701a      	strb	r2, [r3, #0]
      bit_pos++;
 8002644:	7efb      	ldrb	r3, [r7, #27]
 8002646:	3301      	adds	r3, #1
 8002648:	76fb      	strb	r3, [r7, #27]
      bit_pos &= 7;
 800264a:	7efb      	ldrb	r3, [r7, #27]
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	76fb      	strb	r3, [r7, #27]
      len--;
 8002652:	88fb      	ldrh	r3, [r7, #6]
 8002654:	3b01      	subs	r3, #1
 8002656:	80fb      	strh	r3, [r7, #6]
      if ( bit_pos == 0 )
 8002658:	7efb      	ldrb	r3, [r7, #27]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d114      	bne.n	8002688 <u8g2_ll_hvline_vertical_top_lsb+0x122>
	ptr+=u8g2->pixel_buf_width;	/* 6 Jan 17: Changed u8g2->width to u8g2->pixel_buf_width, issue #148 */
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002662:	461a      	mov	r2, r3
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	4413      	add	r3, r2
 8002668:	61fb      	str	r3, [r7, #28]
	if ( u8g2->draw_color <= 1 )
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 8002670:	2b01      	cmp	r3, #1
 8002672:	d801      	bhi.n	8002678 <u8g2_ll_hvline_vertical_top_lsb+0x112>
	  or_mask  = 1;
 8002674:	2301      	movs	r3, #1
 8002676:	76bb      	strb	r3, [r7, #26]
	if ( u8g2->draw_color != 1 )
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800267e:	2b01      	cmp	r3, #1
 8002680:	d008      	beq.n	8002694 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	  xor_mask = 1;
 8002682:	2301      	movs	r3, #1
 8002684:	767b      	strb	r3, [r7, #25]
 8002686:	e005      	b.n	8002694 <u8g2_ll_hvline_vertical_top_lsb+0x12e>
	or_mask <<= 1;
 8002688:	7ebb      	ldrb	r3, [r7, #26]
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	76bb      	strb	r3, [r7, #26]
	xor_mask <<= 1;
 800268e:	7e7b      	ldrb	r3, [r7, #25]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	767b      	strb	r3, [r7, #25]
    } while( len != 0 );
 8002694:	88fb      	ldrh	r3, [r7, #6]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d1c6      	bne.n	8002628 <u8g2_ll_hvline_vertical_top_lsb+0xc2>
}
 800269a:	bf00      	nop
 800269c:	3724      	adds	r7, #36	; 0x24
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <u8g2_SetMaxClipWindow>:


#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT

void u8g2_SetMaxClipWindow(u8g2_t *u8g2)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
  u8g2->clip_x0 = 0;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
  u8g2->clip_y0 = 0;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  u8g2->clip_x1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  u8g2->clip_y1 = (u8g2_uint_t)~(u8g2_uint_t)0;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026ce:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  
  u8g2->cb->update_page_win(u8g2);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	4798      	blx	r3
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <u8g2_SetupBuffer>:
/*
  This procedure is called after setting up the display (u8x8 structure).
  --> This is the central init procedure for u8g2 object
*/
void u8g2_SetupBuffer(u8g2_t *u8g2, uint8_t *buf, uint8_t tile_buf_height, u8g2_draw_ll_hvline_cb ll_hvline_cb, const u8g2_cb_t *u8g2_cb)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	603b      	str	r3, [r7, #0]
 80026f0:	4613      	mov	r3, r2
 80026f2:	71fb      	strb	r3, [r7, #7]
  u8g2->font = NULL;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	659a      	str	r2, [r3, #88]	; 0x58
  //u8g2->kerning = NULL;
  //u8g2->get_kerning_cb = u8g2_GetNullKerning;
  
  //u8g2->ll_hvline = u8g2_ll_hvline_vertical_top_lsb;
  u8g2->ll_hvline = ll_hvline_cb;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	62da      	str	r2, [r3, #44]	; 0x2c
  
  u8g2->tile_buf_ptr = buf;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	635a      	str	r2, [r3, #52]	; 0x34
  u8g2->tile_buf_height = tile_buf_height;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	79fa      	ldrb	r2, [r7, #7]
 800270a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  u8g2->tile_curr_row = 0;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  u8g2->font_decode.is_transparent = 0; /* issue 443 */
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
  u8g2->bitmap_transparency = 0;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  
  u8g2->font_height_mode = 0; /* issue 2046 */
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
  u8g2->draw_color = 1;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
  u8g2->is_auto_page_clear = 1;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2201      	movs	r2, #1
 800273a:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
  
  u8g2->cb = u8g2_cb;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	631a      	str	r2, [r3, #48]	; 0x30
  u8g2->cb->update_dimension(u8g2);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	4798      	blx	r3
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_SetMaxClipWindow(u8g2);		/* assign a clip window and call the update() procedure */
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f7ff ffa9 	bl	80026a6 <u8g2_SetMaxClipWindow>
#else
  u8g2->cb->update_page_win(u8g2);
#endif

  u8g2_SetFontPosBaseline(u8g2);  /* issue 195 */
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f7ff fcc3 	bl	80020e0 <u8g2_SetFontPosBaseline>
  
#ifdef U8G2_WITH_FONT_ROTATION  
  u8g2->font_decode.dir = 0;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#endif
}
 8002762:	bf00      	nop
 8002764:	3710      	adds	r7, #16
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <u8g2_update_dimension_common>:
    u8g2_uint_t buf_y0;
    u8g2_uint_t buf_y1; 	
*/

static void u8g2_update_dimension_common(u8g2_t *u8g2)
{
 800276a:	b480      	push	{r7}
 800276c:	b085      	sub	sp, #20
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
  const u8x8_display_info_t *display_info = u8g2_GetU8x8(u8g2)->display_info;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	60bb      	str	r3, [r7, #8]
  u8g2_uint_t t;
  
  t = u8g2->tile_buf_height;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800277e:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 8002780:	89fb      	ldrh	r3, [r7, #14]
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_height = t;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	89fa      	ldrh	r2, [r7, #14]
 800278a:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  t = display_info->tile_width;
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	7c1b      	ldrb	r3, [r3, #16]
 8002790:	81fb      	strh	r3, [r7, #14]
#ifndef U8G2_16BIT
  if ( t >= 32 )
    t = 31;
#endif
  t *= 8;
 8002792:	89fb      	ldrh	r3, [r7, #14]
 8002794:	00db      	lsls	r3, r3, #3
 8002796:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_buf_width = t;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	89fa      	ldrh	r2, [r7, #14]
 800279c:	875a      	strh	r2, [r3, #58]	; 0x3a
  
  t = u8g2->tile_curr_row;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80027a4:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80027a6:	89fb      	ldrh	r3, [r7, #14]
 80027a8:	00db      	lsls	r3, r3, #3
 80027aa:	81fb      	strh	r3, [r7, #14]
  u8g2->pixel_curr_row = t;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	89fa      	ldrh	r2, [r7, #14]
 80027b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  
  t = u8g2->tile_buf_height;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80027b8:	81fb      	strh	r3, [r7, #14]
  /* handle the case, where the buffer is larger than the (remaining) part of the display */
  if ( t + u8g2->tile_curr_row > display_info->tile_height )
 80027ba:	89fb      	ldrh	r3, [r7, #14]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 80027c2:	4413      	add	r3, r2
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	7c52      	ldrb	r2, [r2, #17]
 80027c8:	4293      	cmp	r3, r2
 80027ca:	dd08      	ble.n	80027de <u8g2_update_dimension_common+0x74>
    t = display_info->tile_height - u8g2->tile_curr_row;
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	7c5b      	ldrb	r3, [r3, #17]
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80027d8:	b29b      	uxth	r3, r3
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	81fb      	strh	r3, [r7, #14]
  t *= 8;
 80027de:	89fb      	ldrh	r3, [r7, #14]
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	81fb      	strh	r3, [r7, #14]
  
  u8g2->buf_y0 = u8g2->pixel_curr_row;   
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	8fda      	ldrh	r2, [r3, #62]	; 0x3e
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  u8g2->buf_y1 = u8g2->buf_y0;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  u8g2->buf_y1 += t;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 8002800:	89fb      	ldrh	r3, [r7, #14]
 8002802:	4413      	add	r3, r2
 8002804:	b29a      	uxth	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

  
#ifdef U8G2_16BIT
  u8g2->width = display_info->pixel_width;
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	8a9a      	ldrh	r2, [r3, #20]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  u8g2->height = display_info->pixel_height;
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	8ada      	ldrh	r2, [r3, #22]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  if ( display_info->pixel_width <= 240 )
    u8g2->width = display_info->pixel_width;
  u8g2->height = display_info->pixel_height;
#endif

}
 8002820:	bf00      	nop
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <u8g2_apply_clip_window>:
/*==========================================================*/
/* apply clip window */

#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
static void u8g2_apply_clip_window(u8g2_t *u8g2)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af02      	add	r7, sp, #8
 8002832:	6078      	str	r0, [r7, #4]
  /* check aganst the current user_??? window */
  if ( u8g2_IsIntersection(u8g2, u8g2->clip_x0, u8g2->clip_y0, u8g2->clip_x1, u8g2->clip_y1) == 0 ) 
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f8b3 0052 	ldrh.w	r0, [r3, #82]	; 0x52
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	4603      	mov	r3, r0
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff fe5d 	bl	8002510 <u8g2_IsIntersection>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d104      	bne.n	8002866 <u8g2_apply_clip_window+0x3a>
  {
    u8g2->is_page_clip_window_intersection = 0;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_y0 < u8g2->clip_y0 )
      u8g2->user_y0 = u8g2->clip_y0;
    if ( u8g2->user_y1 > u8g2->clip_y1 )
      u8g2->user_y1 = u8g2->clip_y1;
  }
}
 8002864:	e03b      	b.n	80028de <u8g2_apply_clip_window+0xb2>
    u8g2->is_page_clip_window_intersection = 1;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    if ( u8g2->user_x0 < u8g2->clip_x0 )
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800287a:	429a      	cmp	r2, r3
 800287c:	d205      	bcs.n	800288a <u8g2_apply_clip_window+0x5e>
      u8g2->user_x0 = u8g2->clip_x0;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    if ( u8g2->user_x1 > u8g2->clip_x1 )
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002896:	429a      	cmp	r2, r3
 8002898:	d905      	bls.n	80028a6 <u8g2_apply_clip_window+0x7a>
      u8g2->user_x1 = u8g2->clip_x1;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f8b3 2052 	ldrh.w	r2, [r3, #82]	; 0x52
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    if ( u8g2->user_y0 < u8g2->clip_y0 )
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f8b3 204c 	ldrh.w	r2, [r3, #76]	; 0x4c
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d205      	bcs.n	80028c2 <u8g2_apply_clip_window+0x96>
      u8g2->user_y0 = u8g2->clip_y0;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f8b3 2054 	ldrh.w	r2, [r3, #84]	; 0x54
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    if ( u8g2->user_y1 > u8g2->clip_y1 )
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f8b3 204e 	ldrh.w	r2, [r3, #78]	; 0x4e
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d905      	bls.n	80028de <u8g2_apply_clip_window+0xb2>
      u8g2->user_y1 = u8g2->clip_y1;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f8b3 2056 	ldrh.w	r2, [r3, #86]	; 0x56
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <u8g2_update_dimension_r0>:

/*==========================================================*/


void u8g2_update_dimension_r0(u8g2_t *u8g2)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b082      	sub	sp, #8
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  u8g2_update_dimension_common(u8g2);  
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7ff ff3b 	bl	800276a <u8g2_update_dimension_common>
}
 80028f4:	bf00      	nop
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <u8g2_update_page_win_r0>:

void u8g2_update_page_win_r0(u8g2_t *u8g2)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  u8g2->user_x0 = 0;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
  u8g2->user_x1 = u8g2->width;			/* pixel_buf_width replaced with width */
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
  
  u8g2->user_y0 = u8g2->buf_y0;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  u8g2->user_y1 = u8g2->buf_y1;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8b3 2042 	ldrh.w	r2, [r3, #66]	; 0x42
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  
#ifdef U8G2_WITH_CLIP_WINDOW_SUPPORT
  u8g2_apply_clip_window(u8g2);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f7ff ff7b 	bl	800282c <u8g2_apply_clip_window>
#endif /* U8G2_WITH_CLIP_WINDOW_SUPPORT */
}
 8002936:	bf00      	nop
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <u8g2_draw_l90_r0>:
/*============================================*/
extern void u8g2_draw_hv_line_2dir(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir);


void u8g2_draw_l90_r0(u8g2_t *u8g2, u8g2_uint_t x, u8g2_uint_t y, u8g2_uint_t len, uint8_t dir)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b086      	sub	sp, #24
 8002942:	af02      	add	r7, sp, #8
 8002944:	60f8      	str	r0, [r7, #12]
 8002946:	4608      	mov	r0, r1
 8002948:	4611      	mov	r1, r2
 800294a:	461a      	mov	r2, r3
 800294c:	4603      	mov	r3, r0
 800294e:	817b      	strh	r3, [r7, #10]
 8002950:	460b      	mov	r3, r1
 8002952:	813b      	strh	r3, [r7, #8]
 8002954:	4613      	mov	r3, r2
 8002956:	80fb      	strh	r3, [r7, #6]
#ifdef __unix
  assert( dir <= 1 );
#endif
  u8g2_draw_hv_line_2dir(u8g2, x, y, len, dir);
 8002958:	88f8      	ldrh	r0, [r7, #6]
 800295a:	893a      	ldrh	r2, [r7, #8]
 800295c:	8979      	ldrh	r1, [r7, #10]
 800295e:	7e3b      	ldrb	r3, [r7, #24]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	4603      	mov	r3, r0
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f7ff fcab 	bl	80022c0 <u8g2_draw_hv_line_2dir>
}
 800296a:	bf00      	nop
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <u8x8_utf8_init>:

*/

/* reset the internal state machine */
void u8x8_utf8_init(u8x8_t *u8x8)
{
 8002972:	b480      	push	{r7}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  u8x8->utf8_state = 0;	/* also reset during u8x8_SetupDefaults() */
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr

0800298e <u8x8_ascii_next>:

uint16_t u8x8_ascii_next(U8X8_UNUSED u8x8_t *u8x8, uint8_t b)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
 8002996:	460b      	mov	r3, r1
 8002998:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' ) /* '\n' terminates the string to support the string list procedures */
 800299a:	78fb      	ldrb	r3, [r7, #3]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <u8x8_ascii_next+0x18>
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	2b0a      	cmp	r3, #10
 80029a4:	d102      	bne.n	80029ac <u8x8_ascii_next+0x1e>
    return 0x0ffff;	/* end of string detected*/
 80029a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029aa:	e001      	b.n	80029b0 <u8x8_ascii_next+0x22>
  return b;
 80029ac:	78fb      	ldrb	r3, [r7, #3]
 80029ae:	b29b      	uxth	r3, r3
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <u8x8_utf8_next>:
    0x0fffe: no glyph, just continue
    0x0ffff: end of string
    anything else: The decoded encoding
*/
uint16_t u8x8_utf8_next(u8x8_t *u8x8, uint8_t b)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	70fb      	strb	r3, [r7, #3]
  if ( b == 0 || b == '\n' )	/* '\n' terminates the string to support the string list procedures */
 80029c8:	78fb      	ldrb	r3, [r7, #3]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <u8x8_utf8_next+0x18>
 80029ce:	78fb      	ldrb	r3, [r7, #3]
 80029d0:	2b0a      	cmp	r3, #10
 80029d2:	d102      	bne.n	80029da <u8x8_utf8_next+0x1e>
    return 0x0ffff;	/* end of string detected, pending UTF8 is discarded */
 80029d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029d8:	e06e      	b.n	8002ab8 <u8x8_utf8_next+0xfc>
  if ( u8x8->utf8_state == 0 )
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d145      	bne.n	8002a70 <u8x8_utf8_next+0xb4>
  {
    if ( b >= 0xfc )	/* 6 byte sequence */
 80029e4:	78fb      	ldrb	r3, [r7, #3]
 80029e6:	2bfb      	cmp	r3, #251	; 0xfb
 80029e8:	d908      	bls.n	80029fc <u8x8_utf8_next+0x40>
    {
      u8x8->utf8_state = 5;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2205      	movs	r2, #5
 80029ee:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
      b &= 1;
 80029f2:	78fb      	ldrb	r3, [r7, #3]
 80029f4:	f003 0301 	and.w	r3, r3, #1
 80029f8:	70fb      	strb	r3, [r7, #3]
 80029fa:	e032      	b.n	8002a62 <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xf8 )
 80029fc:	78fb      	ldrb	r3, [r7, #3]
 80029fe:	2bf7      	cmp	r3, #247	; 0xf7
 8002a00:	d908      	bls.n	8002a14 <u8x8_utf8_next+0x58>
    {
      u8x8->utf8_state = 4;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2204      	movs	r2, #4
 8002a06:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
      b &= 3;
 8002a0a:	78fb      	ldrb	r3, [r7, #3]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	70fb      	strb	r3, [r7, #3]
 8002a12:	e026      	b.n	8002a62 <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xf0 )
 8002a14:	78fb      	ldrb	r3, [r7, #3]
 8002a16:	2bef      	cmp	r3, #239	; 0xef
 8002a18:	d908      	bls.n	8002a2c <u8x8_utf8_next+0x70>
    {
      u8x8->utf8_state = 3;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2203      	movs	r2, #3
 8002a1e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
      b &= 7;      
 8002a22:	78fb      	ldrb	r3, [r7, #3]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	70fb      	strb	r3, [r7, #3]
 8002a2a:	e01a      	b.n	8002a62 <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xe0 )
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	2bdf      	cmp	r3, #223	; 0xdf
 8002a30:	d908      	bls.n	8002a44 <u8x8_utf8_next+0x88>
    {
      u8x8->utf8_state = 2;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2202      	movs	r2, #2
 8002a36:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
      b &= 15;
 8002a3a:	78fb      	ldrb	r3, [r7, #3]
 8002a3c:	f003 030f 	and.w	r3, r3, #15
 8002a40:	70fb      	strb	r3, [r7, #3]
 8002a42:	e00e      	b.n	8002a62 <u8x8_utf8_next+0xa6>
    }
    else if ( b >= 0xc0 )
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	2bbf      	cmp	r3, #191	; 0xbf
 8002a48:	d908      	bls.n	8002a5c <u8x8_utf8_next+0xa0>
    {
      u8x8->utf8_state = 1;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
      b &= 0x01f;
 8002a52:	78fb      	ldrb	r3, [r7, #3]
 8002a54:	f003 031f 	and.w	r3, r3, #31
 8002a58:	70fb      	strb	r3, [r7, #3]
 8002a5a:	e002      	b.n	8002a62 <u8x8_utf8_next+0xa6>
    }
    else
    {
      /* do nothing, just use the value as encoding */
      return b;
 8002a5c:	78fb      	ldrb	r3, [r7, #3]
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	e02a      	b.n	8002ab8 <u8x8_utf8_next+0xfc>
    }
    u8x8->encoding = b;
 8002a62:	78fb      	ldrb	r3, [r7, #3]
 8002a64:	b29a      	uxth	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	841a      	strh	r2, [r3, #32]
    return 0x0fffe;
 8002a6a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002a6e:	e023      	b.n	8002ab8 <u8x8_utf8_next+0xfc>
  }
  else
  {
    u8x8->utf8_state--;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002a76:	3b01      	subs	r3, #1
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    /* The case b < 0x080 (an illegal UTF8 encoding) is not checked here. */
    u8x8->encoding<<=6;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	8c1b      	ldrh	r3, [r3, #32]
 8002a84:	019b      	lsls	r3, r3, #6
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	841a      	strh	r2, [r3, #32]
    b &= 0x03f;
 8002a8c:	78fb      	ldrb	r3, [r7, #3]
 8002a8e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a92:	70fb      	strb	r3, [r7, #3]
    u8x8->encoding |= b;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	8c1a      	ldrh	r2, [r3, #32]
 8002a98:	78fb      	ldrb	r3, [r7, #3]
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	b29a      	uxth	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	841a      	strh	r2, [r3, #32]
    if ( u8x8->utf8_state != 0 )
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d002      	beq.n	8002ab4 <u8x8_utf8_next+0xf8>
      return 0x0fffe;	/* nothing to do yet */
 8002aae:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002ab2:	e001      	b.n	8002ab8 <u8x8_utf8_next+0xfc>
  }
  return u8x8->encoding;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	8c1b      	ldrh	r3, [r3, #32]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <u8x8_byte_SendBytes>:
{
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SET_DC, dc, NULL);
}

uint8_t u8x8_byte_SendBytes(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002ac4:	b590      	push	{r4, r7, lr}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	460b      	mov	r3, r1
 8002ace:	607a      	str	r2, [r7, #4]
 8002ad0:	72fb      	strb	r3, [r7, #11]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_SEND, cnt, (void *)data);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	691c      	ldr	r4, [r3, #16]
 8002ad6:	7afa      	ldrb	r2, [r7, #11]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2117      	movs	r1, #23
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	47a0      	blx	r4
 8002ae0:	4603      	mov	r3, r0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd90      	pop	{r4, r7, pc}

08002aea <u8x8_byte_SendByte>:

uint8_t u8x8_byte_SendByte(u8x8_t *u8x8, uint8_t byte)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b082      	sub	sp, #8
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
 8002af2:	460b      	mov	r3, r1
 8002af4:	70fb      	strb	r3, [r7, #3]
  return u8x8_byte_SendBytes(u8x8, 1, &byte);
 8002af6:	1cfb      	adds	r3, r7, #3
 8002af8:	461a      	mov	r2, r3
 8002afa:	2101      	movs	r1, #1
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f7ff ffe1 	bl	8002ac4 <u8x8_byte_SendBytes>
 8002b02:	4603      	mov	r3, r0
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <u8x8_byte_StartTransfer>:

uint8_t u8x8_byte_StartTransfer(u8x8_t *u8x8)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_START_TRANSFER, 0, NULL);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691c      	ldr	r4, [r3, #16]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2118      	movs	r1, #24
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	47a0      	blx	r4
 8002b22:	4603      	mov	r3, r0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd90      	pop	{r4, r7, pc}

08002b2c <u8x8_byte_EndTransfer>:

uint8_t u8x8_byte_EndTransfer(u8x8_t *u8x8)
{
 8002b2c:	b590      	push	{r4, r7, lr}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  return u8x8->byte_cb(u8x8, U8X8_MSG_BYTE_END_TRANSFER, 0, NULL);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	691c      	ldr	r4, [r3, #16]
 8002b38:	2300      	movs	r3, #0
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	2119      	movs	r1, #25
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	47a0      	blx	r4
 8002b42:	4603      	mov	r3, r0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd90      	pop	{r4, r7, pc}

08002b4c <u8x8_cad_SendCmd>:
*/

#include "u8x8.h"

uint8_t u8x8_cad_SendCmd(u8x8_t *u8x8, uint8_t cmd)
{
 8002b4c:	b590      	push	{r4, r7, lr}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_CMD, cmd, NULL);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68dc      	ldr	r4, [r3, #12]
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	2300      	movs	r3, #0
 8002b60:	2115      	movs	r1, #21
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	47a0      	blx	r4
 8002b66:	4603      	mov	r3, r0
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd90      	pop	{r4, r7, pc}

08002b70 <u8x8_cad_SendArg>:

uint8_t u8x8_cad_SendArg(u8x8_t *u8x8, uint8_t arg)
{
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	70fb      	strb	r3, [r7, #3]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_ARG, arg, NULL);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68dc      	ldr	r4, [r3, #12]
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	2300      	movs	r3, #0
 8002b84:	2116      	movs	r1, #22
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	47a0      	blx	r4
 8002b8a:	4603      	mov	r3, r0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd90      	pop	{r4, r7, pc}

08002b94 <u8x8_cad_SendData>:
  }
  return 1;
}

uint8_t u8x8_cad_SendData(u8x8_t *u8x8, uint8_t cnt, uint8_t *data)
{
 8002b94:	b590      	push	{r4, r7, lr}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	72fb      	strb	r3, [r7, #11]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, cnt, data);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	68dc      	ldr	r4, [r3, #12]
 8002ba6:	7afa      	ldrb	r2, [r7, #11]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2117      	movs	r1, #23
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	47a0      	blx	r4
 8002bb0:	4603      	mov	r3, r0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3714      	adds	r7, #20
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd90      	pop	{r4, r7, pc}

08002bba <u8x8_cad_StartTransfer>:

uint8_t u8x8_cad_StartTransfer(u8x8_t *u8x8)
{
 8002bba:	b590      	push	{r4, r7, lr}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_START_TRANSFER, 0, NULL);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	68dc      	ldr	r4, [r3, #12]
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2118      	movs	r1, #24
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	47a0      	blx	r4
 8002bd0:	4603      	mov	r3, r0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	370c      	adds	r7, #12
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd90      	pop	{r4, r7, pc}

08002bda <u8x8_cad_EndTransfer>:

uint8_t u8x8_cad_EndTransfer(u8x8_t *u8x8)
{
 8002bda:	b590      	push	{r4, r7, lr}
 8002bdc:	b083      	sub	sp, #12
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
  return u8x8->cad_cb(u8x8, U8X8_MSG_CAD_END_TRANSFER, 0, NULL);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68dc      	ldr	r4, [r3, #12]
 8002be6:	2300      	movs	r3, #0
 8002be8:	2200      	movs	r2, #0
 8002bea:	2119      	movs	r1, #25
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	47a0      	blx	r4
 8002bf0:	4603      	mov	r3, r0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd90      	pop	{r4, r7, pc}

08002bfa <u8x8_cad_SendSequence>:
  254 milli	delay by milliseconds
  255		end of sequence
*/

void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data)
{
 8002bfa:	b590      	push	{r4, r7, lr}
 8002bfc:	b085      	sub	sp, #20
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
 8002c02:	6039      	str	r1, [r7, #0]
  uint8_t cmd;
  uint8_t v;

  for(;;)
  {
    cmd = *data;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	73fb      	strb	r3, [r7, #15]
    data++;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	603b      	str	r3, [r7, #0]
    switch( cmd )
 8002c10:	7bfb      	ldrb	r3, [r7, #15]
 8002c12:	2bfe      	cmp	r3, #254	; 0xfe
 8002c14:	d031      	beq.n	8002c7a <u8x8_cad_SendSequence+0x80>
 8002c16:	2bfe      	cmp	r3, #254	; 0xfe
 8002c18:	dc3d      	bgt.n	8002c96 <u8x8_cad_SendSequence+0x9c>
 8002c1a:	2b19      	cmp	r3, #25
 8002c1c:	dc3b      	bgt.n	8002c96 <u8x8_cad_SendSequence+0x9c>
 8002c1e:	2b18      	cmp	r3, #24
 8002c20:	da23      	bge.n	8002c6a <u8x8_cad_SendSequence+0x70>
 8002c22:	2b16      	cmp	r3, #22
 8002c24:	dc02      	bgt.n	8002c2c <u8x8_cad_SendSequence+0x32>
 8002c26:	2b15      	cmp	r3, #21
 8002c28:	da03      	bge.n	8002c32 <u8x8_cad_SendSequence+0x38>
	  v = *data;
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
	  data++;
	  break;
      default:
	return;
 8002c2a:	e034      	b.n	8002c96 <u8x8_cad_SendSequence+0x9c>
    switch( cmd )
 8002c2c:	2b17      	cmp	r3, #23
 8002c2e:	d00e      	beq.n	8002c4e <u8x8_cad_SendSequence+0x54>
	return;
 8002c30:	e031      	b.n	8002c96 <u8x8_cad_SendSequence+0x9c>
	  v = *data;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	73bb      	strb	r3, [r7, #14]
	  u8x8->cad_cb(u8x8, cmd, v, NULL);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68dc      	ldr	r4, [r3, #12]
 8002c3c:	7bba      	ldrb	r2, [r7, #14]
 8002c3e:	7bf9      	ldrb	r1, [r7, #15]
 8002c40:	2300      	movs	r3, #0
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	47a0      	blx	r4
	  data++;
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	603b      	str	r3, [r7, #0]
	  break;
 8002c4c:	e022      	b.n	8002c94 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	73bb      	strb	r3, [r7, #14]
	  u8x8_cad_SendData(u8x8, 1, &v);
 8002c54:	f107 030e 	add.w	r3, r7, #14
 8002c58:	461a      	mov	r2, r3
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f7ff ff99 	bl	8002b94 <u8x8_cad_SendData>
	  data++;
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	3301      	adds	r3, #1
 8002c66:	603b      	str	r3, [r7, #0]
	  break;
 8002c68:	e014      	b.n	8002c94 <u8x8_cad_SendSequence+0x9a>
	  u8x8->cad_cb(u8x8, cmd, 0, NULL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68dc      	ldr	r4, [r3, #12]
 8002c6e:	7bf9      	ldrb	r1, [r7, #15]
 8002c70:	2300      	movs	r3, #0
 8002c72:	2200      	movs	r2, #0
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	47a0      	blx	r4
	  break;
 8002c78:	e00c      	b.n	8002c94 <u8x8_cad_SendSequence+0x9a>
	  v = *data;
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	73bb      	strb	r3, [r7, #14]
	  u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, v);	    
 8002c80:	7bbb      	ldrb	r3, [r7, #14]
 8002c82:	461a      	mov	r2, r3
 8002c84:	2129      	movs	r1, #41	; 0x29
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 fa0b 	bl	80030a2 <u8x8_gpio_call>
	  data++;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	603b      	str	r3, [r7, #0]
	  break;
 8002c92:	bf00      	nop
    cmd = *data;
 8002c94:	e7b6      	b.n	8002c04 <u8x8_cad_SendSequence+0xa>
	return;
 8002c96:	bf00      	nop
    }
  }
}
 8002c98:	3714      	adds	r7, #20
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd90      	pop	{r4, r7, pc}

08002c9e <u8x8_i2c_data_transfer>:
/* U8X8_MSG_BYTE_START_TRANSFER starts i2c transfer, U8X8_MSG_BYTE_END_TRANSFER stops transfer */
/* After transfer start, a full byte indicates command or data mode */

static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr) U8X8_NOINLINE;
static void u8x8_i2c_data_transfer(u8x8_t *u8x8, uint8_t arg_int, void *arg_ptr)
{
 8002c9e:	b590      	push	{r4, r7, lr}
 8002ca0:	b085      	sub	sp, #20
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	60f8      	str	r0, [r7, #12]
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	607a      	str	r2, [r7, #4]
 8002caa:	72fb      	strb	r3, [r7, #11]
    u8x8_byte_StartTransfer(u8x8);    
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f7ff ff2d 	bl	8002b0c <u8x8_byte_StartTransfer>
    u8x8_byte_SendByte(u8x8, 0x040);
 8002cb2:	2140      	movs	r1, #64	; 0x40
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f7ff ff18 	bl	8002aea <u8x8_byte_SendByte>
    u8x8->byte_cb(u8x8, U8X8_MSG_CAD_SEND_DATA, arg_int, arg_ptr);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	691c      	ldr	r4, [r3, #16]
 8002cbe:	7afa      	ldrb	r2, [r7, #11]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2117      	movs	r1, #23
 8002cc4:	68f8      	ldr	r0, [r7, #12]
 8002cc6:	47a0      	blx	r4
    u8x8_byte_EndTransfer(u8x8);
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f7ff ff2f 	bl	8002b2c <u8x8_byte_EndTransfer>
}
 8002cce:	bf00      	nop
 8002cd0:	3714      	adds	r7, #20
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd90      	pop	{r4, r7, pc}
	...

08002cd8 <u8x8_cad_ssd13xx_i2c>:

/* classic version: will put a start/stop condition around each command and arg */
uint8_t u8x8_cad_ssd13xx_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b087      	sub	sp, #28
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	607b      	str	r3, [r7, #4]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	72fb      	strb	r3, [r7, #11]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	72bb      	strb	r3, [r7, #10]
  uint8_t *p;
  switch(msg)
 8002cea:	7afb      	ldrb	r3, [r7, #11]
 8002cec:	3b14      	subs	r3, #20
 8002cee:	2b05      	cmp	r3, #5
 8002cf0:	d848      	bhi.n	8002d84 <u8x8_cad_ssd13xx_i2c+0xac>
 8002cf2:	a201      	add	r2, pc, #4	; (adr r2, 8002cf8 <u8x8_cad_ssd13xx_i2c+0x20>)
 8002cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf8:	08002d61 	.word	0x08002d61
 8002cfc:	08002d11 	.word	0x08002d11
 8002d00:	08002d11 	.word	0x08002d11
 8002d04:	08002d31 	.word	0x08002d31
 8002d08:	08002d89 	.word	0x08002d89
 8002d0c:	08002d89 	.word	0x08002d89
  {
    case U8X8_MSG_CAD_SEND_CMD:
    case U8X8_MSG_CAD_SEND_ARG:
      /* 7 Nov 2016: Can this be improved?  */
      //u8x8_byte_SetDC(u8x8, 0);
      u8x8_byte_StartTransfer(u8x8);
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f7ff fefb 	bl	8002b0c <u8x8_byte_StartTransfer>
      //u8x8_byte_SendByte(u8x8, u8x8_GetI2CAddress(u8x8));
      u8x8_byte_SendByte(u8x8, 0x000);
 8002d16:	2100      	movs	r1, #0
 8002d18:	68f8      	ldr	r0, [r7, #12]
 8002d1a:	f7ff fee6 	bl	8002aea <u8x8_byte_SendByte>
      u8x8_byte_SendByte(u8x8, arg_int);
 8002d1e:	7abb      	ldrb	r3, [r7, #10]
 8002d20:	4619      	mov	r1, r3
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f7ff fee1 	bl	8002aea <u8x8_byte_SendByte>
      u8x8_byte_EndTransfer(u8x8);      
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f7ff feff 	bl	8002b2c <u8x8_byte_EndTransfer>
      break;
 8002d2e:	e02c      	b.n	8002d8a <u8x8_cad_ssd13xx_i2c+0xb2>
      /* smaller streams, 32 seems to be the limit... */
      /* I guess this is related to the size of the Wire buffers in Arduino */
      /* Unfortunately, this can not be handled in the byte level drivers, */
      /* so this is done here. Even further, only 24 bytes will be sent, */
      /* because there will be another byte (DC) required during the transfer */
      p = arg_ptr;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8002d34:	e00a      	b.n	8002d4c <u8x8_cad_ssd13xx_i2c+0x74>
      {
	u8x8_i2c_data_transfer(u8x8, 24, p);
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	2118      	movs	r1, #24
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f7ff ffaf 	bl	8002c9e <u8x8_i2c_data_transfer>
	arg_int-=24;
 8002d40:	7abb      	ldrb	r3, [r7, #10]
 8002d42:	3b18      	subs	r3, #24
 8002d44:	72bb      	strb	r3, [r7, #10]
	p+=24;
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	3318      	adds	r3, #24
 8002d4a:	617b      	str	r3, [r7, #20]
       while( arg_int > 24 )
 8002d4c:	7abb      	ldrb	r3, [r7, #10]
 8002d4e:	2b18      	cmp	r3, #24
 8002d50:	d8f1      	bhi.n	8002d36 <u8x8_cad_ssd13xx_i2c+0x5e>
      }
      u8x8_i2c_data_transfer(u8x8, arg_int, p);
 8002d52:	7abb      	ldrb	r3, [r7, #10]
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	4619      	mov	r1, r3
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f7ff ffa0 	bl	8002c9e <u8x8_i2c_data_transfer>
      break;
 8002d5e:	e014      	b.n	8002d8a <u8x8_cad_ssd13xx_i2c+0xb2>
    case U8X8_MSG_CAD_INIT:
      /* apply default i2c adr if required so that the start transfer msg can use this */
      if ( u8x8->i2c_address == 255 )
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d66:	2bff      	cmp	r3, #255	; 0xff
 8002d68:	d103      	bne.n	8002d72 <u8x8_cad_ssd13xx_i2c+0x9a>
	u8x8->i2c_address = 0x078;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2278      	movs	r2, #120	; 0x78
 8002d6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      return u8x8->byte_cb(u8x8, msg, arg_int, arg_ptr);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	691c      	ldr	r4, [r3, #16]
 8002d76:	7aba      	ldrb	r2, [r7, #10]
 8002d78:	7af9      	ldrb	r1, [r7, #11]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	47a0      	blx	r4
 8002d80:	4603      	mov	r3, r0
 8002d82:	e003      	b.n	8002d8c <u8x8_cad_ssd13xx_i2c+0xb4>
    case U8X8_MSG_CAD_START_TRANSFER:
    case U8X8_MSG_CAD_END_TRANSFER:
      /* cad transfer commands are ignored */
      break;
    default:
      return 0;
 8002d84:	2300      	movs	r3, #0
 8002d86:	e001      	b.n	8002d8c <u8x8_cad_ssd13xx_i2c+0xb4>
      break;
 8002d88:	bf00      	nop
  }
  return 1;
 8002d8a:	2301      	movs	r3, #1
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	371c      	adds	r7, #28
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd90      	pop	{r4, r7, pc}

08002d94 <u8x8_d_ssd1305_generic>:
};



static uint8_t u8x8_d_ssd1305_generic(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	607b      	str	r3, [r7, #4]
 8002d9e:	460b      	mov	r3, r1
 8002da0:	72fb      	strb	r3, [r7, #11]
 8002da2:	4613      	mov	r3, r2
 8002da4:	72bb      	strb	r3, [r7, #10]
  uint8_t x, c;
  uint8_t *ptr;
  switch(msg)
 8002da6:	7afb      	ldrb	r3, [r7, #11]
 8002da8:	2b0f      	cmp	r3, #15
 8002daa:	d006      	beq.n	8002dba <u8x8_d_ssd1305_generic+0x26>
 8002dac:	2b0f      	cmp	r3, #15
 8002dae:	dc67      	bgt.n	8002e80 <u8x8_d_ssd1305_generic+0xec>
 8002db0:	2b0b      	cmp	r3, #11
 8002db2:	d048      	beq.n	8002e46 <u8x8_d_ssd1305_generic+0xb2>
 8002db4:	2b0e      	cmp	r3, #14
 8002db6:	d053      	beq.n	8002e60 <u8x8_d_ssd1305_generic+0xcc>
 8002db8:	e062      	b.n	8002e80 <u8x8_d_ssd1305_generic+0xec>
  {
    case U8X8_MSG_DISPLAY_DRAW_TILE:
      u8x8_cad_StartTransfer(u8x8);
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f7ff fefd 	bl	8002bba <u8x8_cad_StartTransfer>
      x = ((u8x8_tile_t *)arg_ptr)->x_pos;    
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	795b      	ldrb	r3, [r3, #5]
 8002dc4:	75fb      	strb	r3, [r7, #23]
      x *= 8;
 8002dc6:	7dfb      	ldrb	r3, [r7, #23]
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	75fb      	strb	r3, [r7, #23]
      x += u8x8->x_offset;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002dd2:	7dfb      	ldrb	r3, [r7, #23]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	75fb      	strb	r3, [r7, #23]
    
      u8x8_cad_SendCmd(u8x8, 0x040 );	/* set line offset to 0 */
 8002dd8:	2140      	movs	r1, #64	; 0x40
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f7ff feb6 	bl	8002b4c <u8x8_cad_SendCmd>
    
      u8x8_cad_SendCmd(u8x8, 0x010 | (x>>4) );
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
 8002de2:	091b      	lsrs	r3, r3, #4
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	f043 0310 	orr.w	r3, r3, #16
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	4619      	mov	r1, r3
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f7ff feac 	bl	8002b4c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, 0x000 | ((x&15)));
 8002df4:	7dfb      	ldrb	r3, [r7, #23]
 8002df6:	f003 030f 	and.w	r3, r3, #15
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f7ff feb6 	bl	8002b70 <u8x8_cad_SendArg>
      u8x8_cad_SendArg(u8x8, 0x0b0 | (((u8x8_tile_t *)arg_ptr)->y_pos)   );
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	799b      	ldrb	r3, [r3, #6]
 8002e08:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	4619      	mov	r1, r3
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f7ff fead 	bl	8002b70 <u8x8_cad_SendArg>

    
      do
      {
	c = ((u8x8_tile_t *)arg_ptr)->cnt;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	791b      	ldrb	r3, [r3, #4]
 8002e1a:	75bb      	strb	r3, [r7, #22]
	ptr = ((u8x8_tile_t *)arg_ptr)->tile_ptr;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	613b      	str	r3, [r7, #16]
	u8x8_cad_SendData(u8x8, c*8, ptr); 	/* note: SendData can not handle more than 255 bytes */
 8002e22:	7dbb      	ldrb	r3, [r7, #22]
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f7ff feb1 	bl	8002b94 <u8x8_cad_SendData>
	  u8x8_cad_SendData(u8x8, 8, ptr);
	  ptr += 8;
	  c--;
	} while( c > 0 );
	*/
	arg_int--;
 8002e32:	7abb      	ldrb	r3, [r7, #10]
 8002e34:	3b01      	subs	r3, #1
 8002e36:	72bb      	strb	r3, [r7, #10]
      } while( arg_int > 0 );
 8002e38:	7abb      	ldrb	r3, [r7, #10]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1eb      	bne.n	8002e16 <u8x8_d_ssd1305_generic+0x82>
      
      u8x8_cad_EndTransfer(u8x8);
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f7ff fecb 	bl	8002bda <u8x8_cad_EndTransfer>
      break;
 8002e44:	e01e      	b.n	8002e84 <u8x8_d_ssd1305_generic+0xf0>
    case U8X8_MSG_DISPLAY_SET_POWER_SAVE:
      if ( arg_int == 0 )
 8002e46:	7abb      	ldrb	r3, [r7, #10]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d104      	bne.n	8002e56 <u8x8_d_ssd1305_generic+0xc2>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave0_seq);
 8002e4c:	4910      	ldr	r1, [pc, #64]	; (8002e90 <u8x8_d_ssd1305_generic+0xfc>)
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f7ff fed3 	bl	8002bfa <u8x8_cad_SendSequence>
      else
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave1_seq);
      break;
 8002e54:	e016      	b.n	8002e84 <u8x8_d_ssd1305_generic+0xf0>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_powersave1_seq);
 8002e56:	490f      	ldr	r1, [pc, #60]	; (8002e94 <u8x8_d_ssd1305_generic+0x100>)
 8002e58:	68f8      	ldr	r0, [r7, #12]
 8002e5a:	f7ff fece 	bl	8002bfa <u8x8_cad_SendSequence>
      break;
 8002e5e:	e011      	b.n	8002e84 <u8x8_d_ssd1305_generic+0xf0>
#ifdef U8X8_WITH_SET_CONTRAST
    case U8X8_MSG_DISPLAY_SET_CONTRAST:
      u8x8_cad_StartTransfer(u8x8);
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f7ff feaa 	bl	8002bba <u8x8_cad_StartTransfer>
      u8x8_cad_SendCmd(u8x8, 0x081 );
 8002e66:	2181      	movs	r1, #129	; 0x81
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f7ff fe6f 	bl	8002b4c <u8x8_cad_SendCmd>
      u8x8_cad_SendArg(u8x8, arg_int );	/* ssd1305 has range from 0 to 255 */
 8002e6e:	7abb      	ldrb	r3, [r7, #10]
 8002e70:	4619      	mov	r1, r3
 8002e72:	68f8      	ldr	r0, [r7, #12]
 8002e74:	f7ff fe7c 	bl	8002b70 <u8x8_cad_SendArg>
      u8x8_cad_EndTransfer(u8x8);
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f7ff feae 	bl	8002bda <u8x8_cad_EndTransfer>
      break;
 8002e7e:	e001      	b.n	8002e84 <u8x8_d_ssd1305_generic+0xf0>
#endif
    default:
      return 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	e000      	b.n	8002e86 <u8x8_d_ssd1305_generic+0xf2>
  }
  return 1;
 8002e84:	2301      	movs	r3, #1
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	0801097c 	.word	0x0801097c
 8002e94:	08010984 	.word	0x08010984

08002e98 <u8x8_d_ssd1305_128x32_noname>:
  U8X8_END()             			/* end of sequence */
};


uint8_t u8x8_d_ssd1305_128x32_noname(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	607b      	str	r3, [r7, #4]
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	72fb      	strb	r3, [r7, #11]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	72bb      	strb	r3, [r7, #10]
    
  if ( u8x8_d_ssd1305_generic(u8x8, msg, arg_int, arg_ptr) != 0 )
 8002eaa:	7aba      	ldrb	r2, [r7, #10]
 8002eac:	7af9      	ldrb	r1, [r7, #11]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f7ff ff6f 	bl	8002d94 <u8x8_d_ssd1305_generic>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <u8x8_d_ssd1305_128x32_noname+0x28>
    return 1;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e032      	b.n	8002f26 <u8x8_d_ssd1305_128x32_noname+0x8e>
  
  switch(msg)
 8002ec0:	7afb      	ldrb	r3, [r7, #11]
 8002ec2:	2b0d      	cmp	r3, #13
 8002ec4:	d006      	beq.n	8002ed4 <u8x8_d_ssd1305_128x32_noname+0x3c>
 8002ec6:	2b0d      	cmp	r3, #13
 8002ec8:	dc2a      	bgt.n	8002f20 <u8x8_d_ssd1305_128x32_noname+0x88>
 8002eca:	2b09      	cmp	r3, #9
 8002ecc:	d023      	beq.n	8002f16 <u8x8_d_ssd1305_128x32_noname+0x7e>
 8002ece:	2b0a      	cmp	r3, #10
 8002ed0:	d019      	beq.n	8002f06 <u8x8_d_ssd1305_128x32_noname+0x6e>
 8002ed2:	e025      	b.n	8002f20 <u8x8_d_ssd1305_128x32_noname+0x88>
  {
    case U8X8_MSG_DISPLAY_SET_FLIP_MODE:
      if ( arg_int == 0 )
 8002ed4:	7abb      	ldrb	r3, [r7, #10]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10a      	bne.n	8002ef0 <u8x8_d_ssd1305_128x32_noname+0x58>
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip0_seq);
 8002eda:	4915      	ldr	r1, [pc, #84]	; (8002f30 <u8x8_d_ssd1305_128x32_noname+0x98>)
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f7ff fe8c 	bl	8002bfa <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	7c9a      	ldrb	r2, [r3, #18]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      else
      {
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip1_seq);
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
      }
      break;
 8002eee:	e019      	b.n	8002f24 <u8x8_d_ssd1305_128x32_noname+0x8c>
	u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_flip1_seq);
 8002ef0:	4910      	ldr	r1, [pc, #64]	; (8002f34 <u8x8_d_ssd1305_128x32_noname+0x9c>)
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f7ff fe81 	bl	8002bfa <u8x8_cad_SendSequence>
	u8x8->x_offset = u8x8->display_info->flipmode_x_offset;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	7cda      	ldrb	r2, [r3, #19]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      break;
 8002f04:	e00e      	b.n	8002f24 <u8x8_d_ssd1305_128x32_noname+0x8c>
    case U8X8_MSG_DISPLAY_INIT:
      u8x8_d_helper_display_init(u8x8);
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	f000 f82e 	bl	8002f68 <u8x8_d_helper_display_init>
      u8x8_cad_SendSequence(u8x8, u8x8_d_ssd1305_128x32_noname_init_seq);    
 8002f0c:	490a      	ldr	r1, [pc, #40]	; (8002f38 <u8x8_d_ssd1305_128x32_noname+0xa0>)
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f7ff fe73 	bl	8002bfa <u8x8_cad_SendSequence>
      break;
 8002f14:	e006      	b.n	8002f24 <u8x8_d_ssd1305_128x32_noname+0x8c>
    case U8X8_MSG_DISPLAY_SETUP_MEMORY:
      u8x8_d_helper_display_setup_memory(u8x8, &u8x8_ssd1305_128x32_noname_display_info);
 8002f16:	4909      	ldr	r1, [pc, #36]	; (8002f3c <u8x8_d_ssd1305_128x32_noname+0xa4>)
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 f811 	bl	8002f40 <u8x8_d_helper_display_setup_memory>
      break;
 8002f1e:	e001      	b.n	8002f24 <u8x8_d_ssd1305_128x32_noname+0x8c>
    default:
      return 0;
 8002f20:	2300      	movs	r3, #0
 8002f22:	e000      	b.n	8002f26 <u8x8_d_ssd1305_128x32_noname+0x8e>
  }
  return 1;
 8002f24:	2301      	movs	r3, #1
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	0801098c 	.word	0x0801098c
 8002f34:	08010998 	.word	0x08010998
 8002f38:	080109bc 	.word	0x080109bc
 8002f3c:	080109a4 	.word	0x080109a4

08002f40 <u8x8_d_helper_display_setup_memory>:
  this is a helper function for the U8X8_MSG_DISPLAY_SETUP_MEMORY function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_setup_memory(u8x8_t *u8x8, const u8x8_display_info_t *display_info)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
      /* 1) set display info struct */
      u8x8->display_info = display_info;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	601a      	str	r2, [r3, #0]
      u8x8->x_offset = u8x8->display_info->default_x_offset;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	7c9a      	ldrb	r2, [r3, #18]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <u8x8_d_helper_display_init>:
  this is a helper function for the U8X8_MSG_DISPLAY_INIT function.
  It can be called within the display callback function to carry out the usual standard tasks.
  
*/
void u8x8_d_helper_display_init(u8x8_t *u8x8)
{
 8002f68:	b590      	push	{r4, r7, lr}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
      /* 2) apply port directions to the GPIO lines and apply default values for the IO lines*/
      u8x8_gpio_Init(u8x8);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	695c      	ldr	r4, [r3, #20]
 8002f74:	2300      	movs	r3, #0
 8002f76:	2200      	movs	r2, #0
 8002f78:	2128      	movs	r1, #40	; 0x28
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	47a0      	blx	r4
      u8x8_cad_Init(u8x8);              /* this will also call U8X8_MSG_BYTE_INIT, byte init will NOT call GPIO_INIT */
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68dc      	ldr	r4, [r3, #12]
 8002f82:	2300      	movs	r3, #0
 8002f84:	2200      	movs	r2, #0
 8002f86:	2114      	movs	r1, #20
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	47a0      	blx	r4

      /* 3) do reset */
      u8x8_gpio_SetReset(u8x8, 1);
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	214b      	movs	r1, #75	; 0x4b
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f886 	bl	80030a2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	791b      	ldrb	r3, [r3, #4]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	2129      	movs	r1, #41	; 0x29
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f000 f87e 	bl	80030a2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 0);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	214b      	movs	r1, #75	; 0x4b
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f879 	bl	80030a2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->reset_pulse_width_ms);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	791b      	ldrb	r3, [r3, #4]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	2129      	movs	r1, #41	; 0x29
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f871 	bl	80030a2 <u8x8_gpio_call>
      u8x8_gpio_SetReset(u8x8, 1);
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	214b      	movs	r1, #75	; 0x4b
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 f86c 	bl	80030a2 <u8x8_gpio_call>
      u8x8_gpio_Delay(u8x8, U8X8_MSG_DELAY_MILLI, u8x8->display_info->post_reset_wait_ms);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	795b      	ldrb	r3, [r3, #5]
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	2129      	movs	r1, #41	; 0x29
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f000 f864 	bl	80030a2 <u8x8_gpio_call>
}    
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd90      	pop	{r4, r7, pc}

08002fe2 <u8x8_DrawTile>:

/*==========================================*/
/* official functions */

uint8_t u8x8_DrawTile(u8x8_t *u8x8, uint8_t x, uint8_t y, uint8_t cnt, uint8_t *tile_ptr)
{
 8002fe2:	b590      	push	{r4, r7, lr}
 8002fe4:	b085      	sub	sp, #20
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
 8002fea:	4608      	mov	r0, r1
 8002fec:	4611      	mov	r1, r2
 8002fee:	461a      	mov	r2, r3
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	70fb      	strb	r3, [r7, #3]
 8002ff4:	460b      	mov	r3, r1
 8002ff6:	70bb      	strb	r3, [r7, #2]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	707b      	strb	r3, [r7, #1]
  u8x8_tile_t tile;
  tile.x_pos = x;
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	737b      	strb	r3, [r7, #13]
  tile.y_pos = y;
 8003000:	78bb      	ldrb	r3, [r7, #2]
 8003002:	73bb      	strb	r3, [r7, #14]
  tile.cnt = cnt;
 8003004:	787b      	ldrb	r3, [r7, #1]
 8003006:	733b      	strb	r3, [r7, #12]
  tile.tile_ptr = tile_ptr;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	60bb      	str	r3, [r7, #8]
  return u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_DRAW_TILE, 1, (void *)&tile);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689c      	ldr	r4, [r3, #8]
 8003010:	f107 0308 	add.w	r3, r7, #8
 8003014:	2201      	movs	r2, #1
 8003016:	210f      	movs	r1, #15
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	47a0      	blx	r4
 800301c:	4603      	mov	r3, r0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3714      	adds	r7, #20
 8003022:	46bd      	mov	sp, r7
 8003024:	bd90      	pop	{r4, r7, pc}

08003026 <u8x8_SetupMemory>:

/* should be implemented as macro */
void u8x8_SetupMemory(u8x8_t *u8x8)
{
 8003026:	b590      	push	{r4, r7, lr}
 8003028:	b083      	sub	sp, #12
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SETUP_MEMORY, 0, NULL);  
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689c      	ldr	r4, [r3, #8]
 8003032:	2300      	movs	r3, #0
 8003034:	2200      	movs	r2, #0
 8003036:	2109      	movs	r1, #9
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	47a0      	blx	r4
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	bd90      	pop	{r4, r7, pc}

08003044 <u8x8_InitDisplay>:
  In some cases it is not required to init the display (for example if the display is already running, but the controller comes out of deep sleep mode).
  Then InitDisplay can be skipped, but u8x8_InitInterface()  (== u8x8_gpio_Init() and u8x8_cad_Init()) need to be executed.

*/
void u8x8_InitDisplay(u8x8_t *u8x8)
{
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_INIT, 0, NULL);       /* this will call u8x8_d_helper_display_init() and send the init seqence to the display */
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689c      	ldr	r4, [r3, #8]
 8003050:	2300      	movs	r3, #0
 8003052:	2200      	movs	r2, #0
 8003054:	210a      	movs	r1, #10
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	47a0      	blx	r4
  /* u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_FLIP_MODE, 0, NULL);  */ /* It would make sense to call flip mode 0 here after U8X8_MSG_DISPLAY_INIT */
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	bd90      	pop	{r4, r7, pc}

08003062 <u8x8_SetPowerSave>:

void u8x8_SetPowerSave(u8x8_t *u8x8, uint8_t is_enable)
{
 8003062:	b590      	push	{r4, r7, lr}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	460b      	mov	r3, r1
 800306c:	70fb      	strb	r3, [r7, #3]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_POWER_SAVE, is_enable, NULL);  
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689c      	ldr	r4, [r3, #8]
 8003072:	78fa      	ldrb	r2, [r7, #3]
 8003074:	2300      	movs	r3, #0
 8003076:	210b      	movs	r1, #11
 8003078:	6878      	ldr	r0, [r7, #4]
 800307a:	47a0      	blx	r4
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	bd90      	pop	{r4, r7, pc}

08003084 <u8x8_RefreshDisplay>:
{
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_SET_CONTRAST, value, NULL);  
}

void u8x8_RefreshDisplay(u8x8_t *u8x8)
{
 8003084:	b590      	push	{r4, r7, lr}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  u8x8->display_cb(u8x8, U8X8_MSG_DISPLAY_REFRESH, 0, NULL);  
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689c      	ldr	r4, [r3, #8]
 8003090:	2300      	movs	r3, #0
 8003092:	2200      	movs	r2, #0
 8003094:	2110      	movs	r1, #16
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	47a0      	blx	r4
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd90      	pop	{r4, r7, pc}

080030a2 <u8x8_gpio_call>:

#include "u8x8.h"


void u8x8_gpio_call(u8x8_t *u8x8, uint8_t msg, uint8_t arg)
{
 80030a2:	b590      	push	{r4, r7, lr}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
 80030aa:	460b      	mov	r3, r1
 80030ac:	70fb      	strb	r3, [r7, #3]
 80030ae:	4613      	mov	r3, r2
 80030b0:	70bb      	strb	r3, [r7, #2]
  u8x8->gpio_and_delay_cb(u8x8, msg, arg, NULL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	695c      	ldr	r4, [r3, #20]
 80030b6:	78ba      	ldrb	r2, [r7, #2]
 80030b8:	78f9      	ldrb	r1, [r7, #3]
 80030ba:	2300      	movs	r3, #0
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	47a0      	blx	r4
}
 80030c0:	bf00      	nop
 80030c2:	370c      	adds	r7, #12
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd90      	pop	{r4, r7, pc}

080030c8 <u8x8_dummy_cb>:

#include "u8x8.h"

/* universal dummy callback, which will be default for all callbacks */
uint8_t u8x8_dummy_cb(U8X8_UNUSED u8x8_t *u8x8, U8X8_UNUSED uint8_t msg, U8X8_UNUSED uint8_t arg_int, U8X8_UNUSED void *arg_ptr)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	607b      	str	r3, [r7, #4]
 80030d2:	460b      	mov	r3, r1
 80030d4:	72fb      	strb	r3, [r7, #11]
 80030d6:	4613      	mov	r3, r2
 80030d8:	72bb      	strb	r3, [r7, #10]
  /* the dummy callback will not handle any message and will fail for all messages */
  return 0;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3714      	adds	r7, #20
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <u8x8_SetupDefaults>:
    Setup u8x8
  Args:
    u8x8	An empty u8x8 structure
*/
void u8x8_SetupDefaults(u8x8_t *u8x8)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
    u8x8->display_info = NULL;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	601a      	str	r2, [r3, #0]
    u8x8->display_cb = u8x8_dummy_cb;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a11      	ldr	r2, [pc, #68]	; (8003140 <u8x8_SetupDefaults+0x58>)
 80030fa:	609a      	str	r2, [r3, #8]
    u8x8->cad_cb = u8x8_dummy_cb;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	4a10      	ldr	r2, [pc, #64]	; (8003140 <u8x8_SetupDefaults+0x58>)
 8003100:	60da      	str	r2, [r3, #12]
    u8x8->byte_cb = u8x8_dummy_cb;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a0e      	ldr	r2, [pc, #56]	; (8003140 <u8x8_SetupDefaults+0x58>)
 8003106:	611a      	str	r2, [r3, #16]
    u8x8->gpio_and_delay_cb = u8x8_dummy_cb;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a0d      	ldr	r2, [pc, #52]	; (8003140 <u8x8_SetupDefaults+0x58>)
 800310c:	615a      	str	r2, [r3, #20]
    u8x8->is_font_inverse_mode = 0;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    //u8x8->device_address = 0;
    u8x8->utf8_state = 0;		/* also reset by u8x8_utf8_init */
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    u8x8->bus_clock = 0;		/* issue 769 */
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	619a      	str	r2, [r3, #24]
    u8x8->i2c_address = 255;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	22ff      	movs	r2, #255	; 0xff
 8003128:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    u8x8->debounce_default_pin_state = 255;	/* assume all low active buttons */
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	22ff      	movs	r2, #255	; 0xff
 8003130:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    uint8_t i;
    for( i = 0; i < U8X8_PIN_CNT; i++ )
      u8x8->pins[i] = U8X8_PIN_NONE;
  }
#endif
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr
 8003140:	080030c9 	.word	0x080030c9

08003144 <u8x8_Setup>:
    byte_cb			Display controller/communication specific callback funtion
    gpio_and_delay_cb	Environment specific callback function

*/
void u8x8_Setup(u8x8_t *u8x8, u8x8_msg_cb display_cb, u8x8_msg_cb cad_cb, u8x8_msg_cb byte_cb, u8x8_msg_cb gpio_and_delay_cb)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	603b      	str	r3, [r7, #0]
  /* setup defaults and reset pins to U8X8_PIN_NONE */
  u8x8_SetupDefaults(u8x8);
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f7ff ffc8 	bl	80030e8 <u8x8_SetupDefaults>

  /* setup specific callbacks */
  u8x8->display_cb = display_cb;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	609a      	str	r2, [r3, #8]
  u8x8->cad_cb = cad_cb;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	60da      	str	r2, [r3, #12]
  u8x8->byte_cb = byte_cb;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	611a      	str	r2, [r3, #16]
  u8x8->gpio_and_delay_cb = gpio_and_delay_cb;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	615a      	str	r2, [r3, #20]

  /* setup display info */
  u8x8_SetupMemory(u8x8);
 8003170:	68f8      	ldr	r0, [r7, #12]
 8003172:	f7ff ff58 	bl	8003026 <u8x8_SetupMemory>
}
 8003176:	bf00      	nop
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
	...

08003180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b08a      	sub	sp, #40	; 0x28
 8003184:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003186:	f001 ff6a 	bl	800505e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800318a:	f000 f91d 	bl	80033c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800318e:	f000 fba5 	bl	80038dc <MX_GPIO_Init>
  MX_DMA_Init();
 8003192:	f000 fb85 	bl	80038a0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003196:	f000 fb53 	bl	8003840 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 800319a:	f000 f9db 	bl	8003554 <MX_CAN1_Init>
  MX_I2C1_Init();
 800319e:	f000 fa51 	bl	8003644 <MX_I2C1_Init>
  MX_ADC1_Init();
 80031a2:	f000 f973 	bl	800348c <MX_ADC1_Init>
  MX_DAC1_Init();
 80031a6:	f000 fa0d 	bl	80035c4 <MX_DAC1_Init>
  MX_TIM6_Init();
 80031aa:	f000 fadd 	bl	8003768 <MX_TIM6_Init>
  MX_TIM7_Init();
 80031ae:	f000 fb11 	bl	80037d4 <MX_TIM7_Init>
  MX_TIM2_Init();
 80031b2:	f000 fa8b 	bl	80036cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start(&htim2);
 80031b6:	4861      	ldr	r0, [pc, #388]	; (800333c <main+0x1bc>)
 80031b8:	f006 fac8 	bl	800974c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim7);
 80031bc:	4860      	ldr	r0, [pc, #384]	; (8003340 <main+0x1c0>)
 80031be:	f006 fac5 	bl	800974c <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim6);
 80031c2:	4860      	ldr	r0, [pc, #384]	; (8003344 <main+0x1c4>)
 80031c4:	f006 fb0e 	bl	80097e4 <HAL_TIM_Base_Start_IT>

	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)output_LUT, OUTPUT_SAMPLES, DAC_ALIGN_12B_R);
 80031c8:	2300      	movs	r3, #0
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	f240 1351 	movw	r3, #337	; 0x151
 80031d0:	4a5d      	ldr	r2, [pc, #372]	; (8003348 <main+0x1c8>)
 80031d2:	2100      	movs	r1, #0
 80031d4:	485d      	ldr	r0, [pc, #372]	; (800334c <main+0x1cc>)
 80031d6:	f003 fdd7 	bl	8006d88 <HAL_DAC_Start_DMA>
//	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
//	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);

	setOutMuxBit(DRST_BIT, GPIO_PIN_RESET);
 80031da:	2304      	movs	r3, #4
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2100      	movs	r1, #0
 80031e0:	4618      	mov	r0, r3
 80031e2:	f000 fd51 	bl	8003c88 <setOutMuxBit>
	delayMicro(2);
 80031e6:	2002      	movs	r0, #2
 80031e8:	f000 fc04 	bl	80039f4 <delayMicro>
	setOutMuxBit(DRST_BIT, GPIO_PIN_SET);
 80031ec:	2304      	movs	r3, #4
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2101      	movs	r1, #1
 80031f2:	4618      	mov	r0, r3
 80031f4:	f000 fd48 	bl	8003c88 <setOutMuxBit>
	u8g2_Setup_ssd1305_i2c_128x32_noname_f(&u8g2, U8G2_R0, u8x8_byte_i2c,
 80031f8:	4b55      	ldr	r3, [pc, #340]	; (8003350 <main+0x1d0>)
 80031fa:	4a56      	ldr	r2, [pc, #344]	; (8003354 <main+0x1d4>)
 80031fc:	4956      	ldr	r1, [pc, #344]	; (8003358 <main+0x1d8>)
 80031fe:	4857      	ldr	r0, [pc, #348]	; (800335c <main+0x1dc>)
 8003200:	f7fe f968 	bl	80014d4 <u8g2_Setup_ssd1305_i2c_128x32_noname_f>
			u8x8_gpio_and_delay);
	u8g2_InitDisplay(&u8g2);
 8003204:	4855      	ldr	r0, [pc, #340]	; (800335c <main+0x1dc>)
 8003206:	f7ff ff1d 	bl	8003044 <u8x8_InitDisplay>
	u8g2_ClearDisplay(&u8g2);
 800320a:	4854      	ldr	r0, [pc, #336]	; (800335c <main+0x1dc>)
 800320c:	f7fe f93c 	bl	8001488 <u8g2_ClearDisplay>
	u8g2_SetPowerSave(&u8g2, 0);
 8003210:	2100      	movs	r1, #0
 8003212:	4852      	ldr	r0, [pc, #328]	; (800335c <main+0x1dc>)
 8003214:	f7ff ff25 	bl	8003062 <u8x8_SetPowerSave>
	setOutMuxBit(DEN_BIT, GPIO_PIN_SET);
 8003218:	2303      	movs	r3, #3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2101      	movs	r1, #1
 800321e:	4618      	mov	r0, r3
 8003220:	f000 fd32 	bl	8003c88 <setOutMuxBit>

	setCANFilter(IDin, 0x7ff, 0);
 8003224:	f240 1323 	movw	r3, #291	; 0x123
 8003228:	2200      	movs	r2, #0
 800322a:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800322e:	4618      	mov	r0, r3
 8003230:	f000 fca4 	bl	8003b7c <setCANFilter>
	HAL_CAN_Start(&hcan1);
 8003234:	484a      	ldr	r0, [pc, #296]	; (8003360 <main+0x1e0>)
 8003236:	f002 ffe8 	bl	800620a <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800323a:	2102      	movs	r1, #2
 800323c:	4848      	ldr	r0, [pc, #288]	; (8003360 <main+0x1e0>)
 800323e:	f003 fa67 	bl	8006710 <HAL_CAN_ActivateNotification>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY);
 8003242:	2101      	movs	r1, #1
 8003244:	4846      	ldr	r0, [pc, #280]	; (8003360 <main+0x1e0>)
 8003246:	f003 fa63 	bl	8006710 <HAL_CAN_ActivateNotification>

	serialPrintln("charIOT-Key-C");
 800324a:	4846      	ldr	r0, [pc, #280]	; (8003364 <main+0x1e4>)
 800324c:	f000 fbb4 	bl	80039b8 <serialPrintln>

        //Generate wave tables

        char buf [20];
        for (int t = 0; t < 12; t++) {
 8003250:	2300      	movs	r3, #0
 8003252:	61fb      	str	r3, [r7, #28]
 8003254:	e012      	b.n	800327c <main+0xfc>

            uint32_t samples =  wavetable_sizes[t];
 8003256:	4a44      	ldr	r2, [pc, #272]	; (8003368 <main+0x1e8>)
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800325e:	61bb      	str	r3, [r7, #24]

            sprintf(buf, "\n\n Lut: %i------", t);
 8003260:	1d3b      	adds	r3, r7, #4
 8003262:	69fa      	ldr	r2, [r7, #28]
 8003264:	4941      	ldr	r1, [pc, #260]	; (800336c <main+0x1ec>)
 8003266:	4618      	mov	r0, r3
 8003268:	f00b fb30 	bl	800e8cc <siprintf>
            //serialPrintln(buf);

            choose_wave_gen(1, t, samples); // 0 - sawtooth; 1 - sine; 2 - square; 3 - triangle; 4 - special; other/default - sawtooth
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	69f9      	ldr	r1, [r7, #28]
 8003270:	2001      	movs	r0, #1
 8003272:	f000 ff49 	bl	8004108 <choose_wave_gen>
        for (int t = 0; t < 12; t++) {
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	3301      	adds	r3, #1
 800327a:	61fb      	str	r3, [r7, #28]
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	2b0b      	cmp	r3, #11
 8003280:	dde9      	ble.n	8003256 <main+0xd6>
        }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003282:	f007 fb97 	bl	800a9b4 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of keysMutex */
  keysMutexHandle = osMutexNew(&keysMutex_attributes);
 8003286:	483a      	ldr	r0, [pc, #232]	; (8003370 <main+0x1f0>)
 8003288:	f007 fc8b 	bl	800aba2 <osMutexNew>
 800328c:	4603      	mov	r3, r0
 800328e:	4a39      	ldr	r2, [pc, #228]	; (8003374 <main+0x1f4>)
 8003290:	6013      	str	r3, [r2, #0]

  /* creation of knobsMutex */
  knobsMutexHandle = osMutexNew(&knobsMutex_attributes);
 8003292:	4839      	ldr	r0, [pc, #228]	; (8003378 <main+0x1f8>)
 8003294:	f007 fc85 	bl	800aba2 <osMutexNew>
 8003298:	4603      	mov	r3, r0
 800329a:	4a38      	ldr	r2, [pc, #224]	; (800337c <main+0x1fc>)
 800329c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
	/* add mutexes, ... */
	osMutexRelease(keysMutexHandle);
 800329e:	4b35      	ldr	r3, [pc, #212]	; (8003374 <main+0x1f4>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f007 fd4e 	bl	800ad44 <osMutexRelease>
	osMutexRelease(knobsMutexHandle);
 80032a8:	4b34      	ldr	r3, [pc, #208]	; (800337c <main+0x1fc>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f007 fd49 	bl	800ad44 <osMutexRelease>
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of CAN_TX_Semaphore */
  CAN_TX_SemaphoreHandle = osSemaphoreNew(3, 3, &CAN_TX_Semaphore_attributes);
 80032b2:	4a33      	ldr	r2, [pc, #204]	; (8003380 <main+0x200>)
 80032b4:	2103      	movs	r1, #3
 80032b6:	2003      	movs	r0, #3
 80032b8:	f007 fd81 	bl	800adbe <osSemaphoreNew>
 80032bc:	4603      	mov	r3, r0
 80032be:	4a31      	ldr	r2, [pc, #196]	; (8003384 <main+0x204>)
 80032c0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
	/* add semaphores, ... */
	osSemaphoreRelease(CAN_TX_SemaphoreHandle);
 80032c2:	4b30      	ldr	r3, [pc, #192]	; (8003384 <main+0x204>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f007 fe54 	bl	800af74 <osSemaphoreRelease>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of msgInQ */
  msgInQHandle = osMessageQueueNew (36, sizeof(CAN_MSG_t), &msgInQ_attributes);
 80032cc:	4a2e      	ldr	r2, [pc, #184]	; (8003388 <main+0x208>)
 80032ce:	210c      	movs	r1, #12
 80032d0:	2024      	movs	r0, #36	; 0x24
 80032d2:	f007 fe93 	bl	800affc <osMessageQueueNew>
 80032d6:	4603      	mov	r3, r0
 80032d8:	4a2c      	ldr	r2, [pc, #176]	; (800338c <main+0x20c>)
 80032da:	6013      	str	r3, [r2, #0]

  /* creation of msgOutQ */
  msgOutQHandle = osMessageQueueNew (36, sizeof(CAN_MSG_t), &msgOutQ_attributes);
 80032dc:	4a2c      	ldr	r2, [pc, #176]	; (8003390 <main+0x210>)
 80032de:	210c      	movs	r1, #12
 80032e0:	2024      	movs	r0, #36	; 0x24
 80032e2:	f007 fe8b 	bl	800affc <osMessageQueueNew>
 80032e6:	4603      	mov	r3, r0
 80032e8:	4a2a      	ldr	r2, [pc, #168]	; (8003394 <main+0x214>)
 80032ea:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80032ec:	4a2a      	ldr	r2, [pc, #168]	; (8003398 <main+0x218>)
 80032ee:	2100      	movs	r1, #0
 80032f0:	482a      	ldr	r0, [pc, #168]	; (800339c <main+0x21c>)
 80032f2:	f007 fba9 	bl	800aa48 <osThreadNew>
 80032f6:	4603      	mov	r3, r0
 80032f8:	4a29      	ldr	r2, [pc, #164]	; (80033a0 <main+0x220>)
 80032fa:	6013      	str	r3, [r2, #0]

  /* creation of scanKeys */
  scanKeysHandle = osThreadNew(scanKeysTask, NULL, &scanKeys_attributes);
 80032fc:	4a29      	ldr	r2, [pc, #164]	; (80033a4 <main+0x224>)
 80032fe:	2100      	movs	r1, #0
 8003300:	4829      	ldr	r0, [pc, #164]	; (80033a8 <main+0x228>)
 8003302:	f007 fba1 	bl	800aa48 <osThreadNew>
 8003306:	4603      	mov	r3, r0
 8003308:	4a28      	ldr	r2, [pc, #160]	; (80033ac <main+0x22c>)
 800330a:	6013      	str	r3, [r2, #0]

  /* creation of displayUpdate */
  displayUpdateHandle = osThreadNew(displayUpdateTask, NULL, &displayUpdate_attributes);
 800330c:	4a28      	ldr	r2, [pc, #160]	; (80033b0 <main+0x230>)
 800330e:	2100      	movs	r1, #0
 8003310:	4828      	ldr	r0, [pc, #160]	; (80033b4 <main+0x234>)
 8003312:	f007 fb99 	bl	800aa48 <osThreadNew>
 8003316:	4603      	mov	r3, r0
 8003318:	4a27      	ldr	r2, [pc, #156]	; (80033b8 <main+0x238>)
 800331a:	6013      	str	r3, [r2, #0]

  /* creation of decodeTask */
//  decodeTaskHandle = osThreadNew(decode, NULL, &decodeTask_attributes);

  /* creation of CAN_TX_TaskName */
  CAN_TX_TaskNameHandle = osThreadNew(CAN_Transmit, NULL, &CAN_TX_TaskName_attributes);
 800331c:	4a27      	ldr	r2, [pc, #156]	; (80033bc <main+0x23c>)
 800331e:	2100      	movs	r1, #0
 8003320:	4827      	ldr	r0, [pc, #156]	; (80033c0 <main+0x240>)
 8003322:	f007 fb91 	bl	800aa48 <osThreadNew>
 8003326:	4603      	mov	r3, r0
 8003328:	4a26      	ldr	r2, [pc, #152]	; (80033c4 <main+0x244>)
 800332a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800332c:	f007 fb66 	bl	800a9fc <osKernelStart>
 8003330:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8003332:	4618      	mov	r0, r3
 8003334:	3720      	adds	r7, #32
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	20000404 	.word	0x20000404
 8003340:	2000049c 	.word	0x2000049c
 8003344:	20000450 	.word	0x20000450
 8003348:	20000590 	.word	0x20000590
 800334c:	20000354 	.word	0x20000354
 8003350:	08003d11 	.word	0x08003d11
 8003354:	08003d31 	.word	0x08003d31
 8003358:	08010970 	.word	0x08010970
 800335c:	20001fb0 	.word	0x20001fb0
 8003360:	2000032c 	.word	0x2000032c
 8003364:	08010170 	.word	0x08010170
 8003368:	08010ae0 	.word	0x08010ae0
 800336c:	08010180 	.word	0x08010180
 8003370:	08010ab0 	.word	0x08010ab0
 8003374:	20000584 	.word	0x20000584
 8003378:	08010ac0 	.word	0x08010ac0
 800337c:	20000588 	.word	0x20000588
 8003380:	08010ad0 	.word	0x08010ad0
 8003384:	2000058c 	.word	0x2000058c
 8003388:	08010a80 	.word	0x08010a80
 800338c:	2000057c 	.word	0x2000057c
 8003390:	08010a98 	.word	0x08010a98
 8003394:	20000580 	.word	0x20000580
 8003398:	080109f0 	.word	0x080109f0
 800339c:	080046ed 	.word	0x080046ed
 80033a0:	2000056c 	.word	0x2000056c
 80033a4:	08010a14 	.word	0x08010a14
 80033a8:	080046fd 	.word	0x080046fd
 80033ac:	20000570 	.word	0x20000570
 80033b0:	08010a38 	.word	0x08010a38
 80033b4:	08004769 	.word	0x08004769
 80033b8:	20000574 	.word	0x20000574
 80033bc:	08010a5c 	.word	0x08010a5c
 80033c0:	080048ad 	.word	0x080048ad
 80033c4:	20000578 	.word	0x20000578

080033c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b096      	sub	sp, #88	; 0x58
 80033cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033ce:	f107 0314 	add.w	r3, r7, #20
 80033d2:	2244      	movs	r2, #68	; 0x44
 80033d4:	2100      	movs	r1, #0
 80033d6:	4618      	mov	r0, r3
 80033d8:	f00b f962 	bl	800e6a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033dc:	463b      	mov	r3, r7
 80033de:	2200      	movs	r2, #0
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	605a      	str	r2, [r3, #4]
 80033e4:	609a      	str	r2, [r3, #8]
 80033e6:	60da      	str	r2, [r3, #12]
 80033e8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80033ea:	f44f 7000 	mov.w	r0, #512	; 0x200
 80033ee:	f004 ff9d 	bl	800832c <HAL_PWREx_ControlVoltageScaling>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80033f8:	f001 fa8a 	bl	8004910 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80033fc:	f004 ff78 	bl	80082f0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003400:	4b21      	ldr	r3, [pc, #132]	; (8003488 <SystemClock_Config+0xc0>)
 8003402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003406:	4a20      	ldr	r2, [pc, #128]	; (8003488 <SystemClock_Config+0xc0>)
 8003408:	f023 0318 	bic.w	r3, r3, #24
 800340c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003410:	2314      	movs	r3, #20
 8003412:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003414:	2301      	movs	r3, #1
 8003416:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003418:	2301      	movs	r3, #1
 800341a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003420:	2360      	movs	r3, #96	; 0x60
 8003422:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003424:	2302      	movs	r3, #2
 8003426:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003428:	2301      	movs	r3, #1
 800342a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800342c:	2301      	movs	r3, #1
 800342e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003430:	2328      	movs	r3, #40	; 0x28
 8003432:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003434:	2307      	movs	r3, #7
 8003436:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003438:	2302      	movs	r3, #2
 800343a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800343c:	2302      	movs	r3, #2
 800343e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003440:	f107 0314 	add.w	r3, r7, #20
 8003444:	4618      	mov	r0, r3
 8003446:	f004 ffc7 	bl	80083d8 <HAL_RCC_OscConfig>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003450:	f001 fa5e 	bl	8004910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003454:	230f      	movs	r3, #15
 8003456:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003458:	2303      	movs	r3, #3
 800345a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800345c:	2300      	movs	r3, #0
 800345e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003460:	2300      	movs	r3, #0
 8003462:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003464:	2300      	movs	r3, #0
 8003466:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003468:	463b      	mov	r3, r7
 800346a:	2104      	movs	r1, #4
 800346c:	4618      	mov	r0, r3
 800346e:	f005 fbc7 	bl	8008c00 <HAL_RCC_ClockConfig>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003478:	f001 fa4a 	bl	8004910 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800347c:	f006 f80c 	bl	8009498 <HAL_RCCEx_EnableMSIPLLMode>
}
 8003480:	bf00      	nop
 8003482:	3758      	adds	r7, #88	; 0x58
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40021000 	.word	0x40021000

0800348c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003492:	463b      	mov	r3, r7
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	609a      	str	r2, [r3, #8]
 800349c:	60da      	str	r2, [r3, #12]
 800349e:	611a      	str	r2, [r3, #16]
 80034a0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80034a2:	4b29      	ldr	r3, [pc, #164]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034a4:	4a29      	ldr	r2, [pc, #164]	; (800354c <MX_ADC1_Init+0xc0>)
 80034a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80034a8:	4b27      	ldr	r3, [pc, #156]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80034ae:	4b26      	ldr	r3, [pc, #152]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80034b4:	4b24      	ldr	r3, [pc, #144]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80034ba:	4b23      	ldr	r3, [pc, #140]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034bc:	2200      	movs	r2, #0
 80034be:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80034c0:	4b21      	ldr	r3, [pc, #132]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034c2:	2204      	movs	r2, #4
 80034c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80034c6:	4b20      	ldr	r3, [pc, #128]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80034cc:	4b1e      	ldr	r3, [pc, #120]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80034d2:	4b1d      	ldr	r3, [pc, #116]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034d4:	2201      	movs	r2, #1
 80034d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80034d8:	4b1b      	ldr	r3, [pc, #108]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80034e0:	4b19      	ldr	r3, [pc, #100]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80034e6:	4b18      	ldr	r3, [pc, #96]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80034ec:	4b16      	ldr	r3, [pc, #88]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80034f4:	4b14      	ldr	r3, [pc, #80]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034f6:	2200      	movs	r2, #0
 80034f8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80034fa:	4b13      	ldr	r3, [pc, #76]	; (8003548 <MX_ADC1_Init+0xbc>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003502:	4811      	ldr	r0, [pc, #68]	; (8003548 <MX_ADC1_Init+0xbc>)
 8003504:	f001 ff94 	bl	8005430 <HAL_ADC_Init>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800350e:	f001 f9ff 	bl	8004910 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003512:	4b0f      	ldr	r3, [pc, #60]	; (8003550 <MX_ADC1_Init+0xc4>)
 8003514:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003516:	2306      	movs	r3, #6
 8003518:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800351a:	2300      	movs	r3, #0
 800351c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800351e:	237f      	movs	r3, #127	; 0x7f
 8003520:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003522:	2304      	movs	r3, #4
 8003524:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003526:	2300      	movs	r3, #0
 8003528:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800352a:	463b      	mov	r3, r7
 800352c:	4619      	mov	r1, r3
 800352e:	4806      	ldr	r0, [pc, #24]	; (8003548 <MX_ADC1_Init+0xbc>)
 8003530:	f002 f8c6 	bl	80056c0 <HAL_ADC_ConfigChannel>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800353a:	f001 f9e9 	bl	8004910 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800353e:	bf00      	nop
 8003540:	3718      	adds	r7, #24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	200002c8 	.word	0x200002c8
 800354c:	50040000 	.word	0x50040000
 8003550:	14f00020 	.word	0x14f00020

08003554 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003558:	4b18      	ldr	r3, [pc, #96]	; (80035bc <MX_CAN1_Init+0x68>)
 800355a:	4a19      	ldr	r2, [pc, #100]	; (80035c0 <MX_CAN1_Init+0x6c>)
 800355c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 800355e:	4b17      	ldr	r3, [pc, #92]	; (80035bc <MX_CAN1_Init+0x68>)
 8003560:	2228      	movs	r2, #40	; 0x28
 8003562:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8003564:	4b15      	ldr	r3, [pc, #84]	; (80035bc <MX_CAN1_Init+0x68>)
 8003566:	2200      	movs	r2, #0
 8003568:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800356a:	4b14      	ldr	r3, [pc, #80]	; (80035bc <MX_CAN1_Init+0x68>)
 800356c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003570:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003572:	4b12      	ldr	r3, [pc, #72]	; (80035bc <MX_CAN1_Init+0x68>)
 8003574:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8003578:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800357a:	4b10      	ldr	r3, [pc, #64]	; (80035bc <MX_CAN1_Init+0x68>)
 800357c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003580:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8003582:	4b0e      	ldr	r3, [pc, #56]	; (80035bc <MX_CAN1_Init+0x68>)
 8003584:	2200      	movs	r2, #0
 8003586:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8003588:	4b0c      	ldr	r3, [pc, #48]	; (80035bc <MX_CAN1_Init+0x68>)
 800358a:	2200      	movs	r2, #0
 800358c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 800358e:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <MX_CAN1_Init+0x68>)
 8003590:	2201      	movs	r2, #1
 8003592:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8003594:	4b09      	ldr	r3, [pc, #36]	; (80035bc <MX_CAN1_Init+0x68>)
 8003596:	2201      	movs	r2, #1
 8003598:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800359a:	4b08      	ldr	r3, [pc, #32]	; (80035bc <MX_CAN1_Init+0x68>)
 800359c:	2200      	movs	r2, #0
 800359e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80035a0:	4b06      	ldr	r3, [pc, #24]	; (80035bc <MX_CAN1_Init+0x68>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80035a6:	4805      	ldr	r0, [pc, #20]	; (80035bc <MX_CAN1_Init+0x68>)
 80035a8:	f002 fc6a 	bl	8005e80 <HAL_CAN_Init>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80035b2:	f001 f9ad 	bl	8004910 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80035b6:	bf00      	nop
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	2000032c 	.word	0x2000032c
 80035c0:	40006400 	.word	0x40006400

080035c4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08a      	sub	sp, #40	; 0x28
 80035c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	2224      	movs	r2, #36	; 0x24
 80035ce:	2100      	movs	r1, #0
 80035d0:	4618      	mov	r0, r3
 80035d2:	f00b f865 	bl	800e6a0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80035d6:	4b19      	ldr	r3, [pc, #100]	; (800363c <MX_DAC1_Init+0x78>)
 80035d8:	4a19      	ldr	r2, [pc, #100]	; (8003640 <MX_DAC1_Init+0x7c>)
 80035da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80035dc:	4817      	ldr	r0, [pc, #92]	; (800363c <MX_DAC1_Init+0x78>)
 80035de:	f003 fbb1 	bl	8006d44 <HAL_DAC_Init>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80035e8:	f001 f992 	bl	8004910 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80035ec:	2300      	movs	r3, #0
 80035ee:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80035f0:	2324      	movs	r3, #36	; 0x24
 80035f2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80035f8:	2300      	movs	r3, #0
 80035fa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003600:	1d3b      	adds	r3, r7, #4
 8003602:	2200      	movs	r2, #0
 8003604:	4619      	mov	r1, r3
 8003606:	480d      	ldr	r0, [pc, #52]	; (800363c <MX_DAC1_Init+0x78>)
 8003608:	f003 fcf8 	bl	8006ffc <HAL_DAC_ConfigChannel>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8003612:	f001 f97d 	bl	8004910 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8003616:	2304      	movs	r3, #4
 8003618:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 800361a:	2301      	movs	r3, #1
 800361c:	613b      	str	r3, [r7, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800361e:	1d3b      	adds	r3, r7, #4
 8003620:	2210      	movs	r2, #16
 8003622:	4619      	mov	r1, r3
 8003624:	4805      	ldr	r0, [pc, #20]	; (800363c <MX_DAC1_Init+0x78>)
 8003626:	f003 fce9 	bl	8006ffc <HAL_DAC_ConfigChannel>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <MX_DAC1_Init+0x70>
  {
    Error_Handler();
 8003630:	f001 f96e 	bl	8004910 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003634:	bf00      	nop
 8003636:	3728      	adds	r7, #40	; 0x28
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	20000354 	.word	0x20000354
 8003640:	40007400 	.word	0x40007400

08003644 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003648:	4b1d      	ldr	r3, [pc, #116]	; (80036c0 <MX_I2C1_Init+0x7c>)
 800364a:	4a1e      	ldr	r2, [pc, #120]	; (80036c4 <MX_I2C1_Init+0x80>)
 800364c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F33;
 800364e:	4b1c      	ldr	r3, [pc, #112]	; (80036c0 <MX_I2C1_Init+0x7c>)
 8003650:	4a1d      	ldr	r2, [pc, #116]	; (80036c8 <MX_I2C1_Init+0x84>)
 8003652:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003654:	4b1a      	ldr	r3, [pc, #104]	; (80036c0 <MX_I2C1_Init+0x7c>)
 8003656:	2200      	movs	r2, #0
 8003658:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800365a:	4b19      	ldr	r3, [pc, #100]	; (80036c0 <MX_I2C1_Init+0x7c>)
 800365c:	2201      	movs	r2, #1
 800365e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003660:	4b17      	ldr	r3, [pc, #92]	; (80036c0 <MX_I2C1_Init+0x7c>)
 8003662:	2200      	movs	r2, #0
 8003664:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003666:	4b16      	ldr	r3, [pc, #88]	; (80036c0 <MX_I2C1_Init+0x7c>)
 8003668:	2200      	movs	r2, #0
 800366a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800366c:	4b14      	ldr	r3, [pc, #80]	; (80036c0 <MX_I2C1_Init+0x7c>)
 800366e:	2200      	movs	r2, #0
 8003670:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003672:	4b13      	ldr	r3, [pc, #76]	; (80036c0 <MX_I2C1_Init+0x7c>)
 8003674:	2200      	movs	r2, #0
 8003676:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003678:	4b11      	ldr	r3, [pc, #68]	; (80036c0 <MX_I2C1_Init+0x7c>)
 800367a:	2200      	movs	r2, #0
 800367c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800367e:	4810      	ldr	r0, [pc, #64]	; (80036c0 <MX_I2C1_Init+0x7c>)
 8003680:	f004 f9fc 	bl	8007a7c <HAL_I2C_Init>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800368a:	f001 f941 	bl	8004910 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800368e:	2100      	movs	r1, #0
 8003690:	480b      	ldr	r0, [pc, #44]	; (80036c0 <MX_I2C1_Init+0x7c>)
 8003692:	f004 fd75 	bl	8008180 <HAL_I2CEx_ConfigAnalogFilter>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800369c:	f001 f938 	bl	8004910 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80036a0:	2100      	movs	r1, #0
 80036a2:	4807      	ldr	r0, [pc, #28]	; (80036c0 <MX_I2C1_Init+0x7c>)
 80036a4:	f004 fdb7 	bl	8008216 <HAL_I2CEx_ConfigDigitalFilter>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80036ae:	f001 f92f 	bl	8004910 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 80036b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80036b6:	f004 fdfb 	bl	80082b0 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	200003b0 	.word	0x200003b0
 80036c4:	40005400 	.word	0x40005400
 80036c8:	00300f33 	.word	0x00300f33

080036cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b088      	sub	sp, #32
 80036d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036d2:	f107 0310 	add.w	r3, r7, #16
 80036d6:	2200      	movs	r2, #0
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	605a      	str	r2, [r3, #4]
 80036dc:	609a      	str	r2, [r3, #8]
 80036de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036e0:	1d3b      	adds	r3, r7, #4
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	605a      	str	r2, [r3, #4]
 80036e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80036ea:	4b1e      	ldr	r3, [pc, #120]	; (8003764 <MX_TIM2_Init+0x98>)
 80036ec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80036f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80036f2:	4b1c      	ldr	r3, [pc, #112]	; (8003764 <MX_TIM2_Init+0x98>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036f8:	4b1a      	ldr	r3, [pc, #104]	; (8003764 <MX_TIM2_Init+0x98>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1814;
 80036fe:	4b19      	ldr	r3, [pc, #100]	; (8003764 <MX_TIM2_Init+0x98>)
 8003700:	f240 7216 	movw	r2, #1814	; 0x716
 8003704:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003706:	4b17      	ldr	r3, [pc, #92]	; (8003764 <MX_TIM2_Init+0x98>)
 8003708:	2200      	movs	r2, #0
 800370a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800370c:	4b15      	ldr	r3, [pc, #84]	; (8003764 <MX_TIM2_Init+0x98>)
 800370e:	2200      	movs	r2, #0
 8003710:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003712:	4814      	ldr	r0, [pc, #80]	; (8003764 <MX_TIM2_Init+0x98>)
 8003714:	f005 ffc2 	bl	800969c <HAL_TIM_Base_Init>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800371e:	f001 f8f7 	bl	8004910 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003726:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003728:	f107 0310 	add.w	r3, r7, #16
 800372c:	4619      	mov	r1, r3
 800372e:	480d      	ldr	r0, [pc, #52]	; (8003764 <MX_TIM2_Init+0x98>)
 8003730:	f006 f9cb 	bl	8009aca <HAL_TIM_ConfigClockSource>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800373a:	f001 f8e9 	bl	8004910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800373e:	2320      	movs	r3, #32
 8003740:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003742:	2300      	movs	r3, #0
 8003744:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003746:	1d3b      	adds	r3, r7, #4
 8003748:	4619      	mov	r1, r3
 800374a:	4806      	ldr	r0, [pc, #24]	; (8003764 <MX_TIM2_Init+0x98>)
 800374c:	f006 fbac 	bl	8009ea8 <HAL_TIMEx_MasterConfigSynchronization>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d001      	beq.n	800375a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003756:	f001 f8db 	bl	8004910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800375a:	bf00      	nop
 800375c:	3720      	adds	r7, #32
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	20000404 	.word	0x20000404

08003768 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800376e:	1d3b      	adds	r3, r7, #4
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]
 8003774:	605a      	str	r2, [r3, #4]
 8003776:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003778:	4b14      	ldr	r3, [pc, #80]	; (80037cc <MX_TIM6_Init+0x64>)
 800377a:	4a15      	ldr	r2, [pc, #84]	; (80037d0 <MX_TIM6_Init+0x68>)
 800377c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800377e:	4b13      	ldr	r3, [pc, #76]	; (80037cc <MX_TIM6_Init+0x64>)
 8003780:	2200      	movs	r2, #0
 8003782:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003784:	4b11      	ldr	r3, [pc, #68]	; (80037cc <MX_TIM6_Init+0x64>)
 8003786:	2200      	movs	r2, #0
 8003788:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 3636-1;
 800378a:	4b10      	ldr	r3, [pc, #64]	; (80037cc <MX_TIM6_Init+0x64>)
 800378c:	f640 6233 	movw	r2, #3635	; 0xe33
 8003790:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003792:	4b0e      	ldr	r3, [pc, #56]	; (80037cc <MX_TIM6_Init+0x64>)
 8003794:	2200      	movs	r2, #0
 8003796:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003798:	480c      	ldr	r0, [pc, #48]	; (80037cc <MX_TIM6_Init+0x64>)
 800379a:	f005 ff7f 	bl	800969c <HAL_TIM_Base_Init>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80037a4:	f001 f8b4 	bl	8004910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80037a8:	2320      	movs	r3, #32
 80037aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037ac:	2300      	movs	r3, #0
 80037ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80037b0:	1d3b      	adds	r3, r7, #4
 80037b2:	4619      	mov	r1, r3
 80037b4:	4805      	ldr	r0, [pc, #20]	; (80037cc <MX_TIM6_Init+0x64>)
 80037b6:	f006 fb77 	bl	8009ea8 <HAL_TIMEx_MasterConfigSynchronization>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80037c0:	f001 f8a6 	bl	8004910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80037c4:	bf00      	nop
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	20000450 	.word	0x20000450
 80037d0:	40001000 	.word	0x40001000

080037d4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037da:	1d3b      	adds	r3, r7, #4
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]
 80037e0:	605a      	str	r2, [r3, #4]
 80037e2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80037e4:	4b14      	ldr	r3, [pc, #80]	; (8003838 <MX_TIM7_Init+0x64>)
 80037e6:	4a15      	ldr	r2, [pc, #84]	; (800383c <MX_TIM7_Init+0x68>)
 80037e8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 80-1;
 80037ea:	4b13      	ldr	r3, [pc, #76]	; (8003838 <MX_TIM7_Init+0x64>)
 80037ec:	224f      	movs	r2, #79	; 0x4f
 80037ee:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037f0:	4b11      	ldr	r3, [pc, #68]	; (8003838 <MX_TIM7_Init+0x64>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80037f6:	4b10      	ldr	r3, [pc, #64]	; (8003838 <MX_TIM7_Init+0x64>)
 80037f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80037fc:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037fe:	4b0e      	ldr	r3, [pc, #56]	; (8003838 <MX_TIM7_Init+0x64>)
 8003800:	2200      	movs	r2, #0
 8003802:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003804:	480c      	ldr	r0, [pc, #48]	; (8003838 <MX_TIM7_Init+0x64>)
 8003806:	f005 ff49 	bl	800969c <HAL_TIM_Base_Init>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d001      	beq.n	8003814 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003810:	f001 f87e 	bl	8004910 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003814:	2300      	movs	r3, #0
 8003816:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003818:	2300      	movs	r3, #0
 800381a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800381c:	1d3b      	adds	r3, r7, #4
 800381e:	4619      	mov	r1, r3
 8003820:	4805      	ldr	r0, [pc, #20]	; (8003838 <MX_TIM7_Init+0x64>)
 8003822:	f006 fb41 	bl	8009ea8 <HAL_TIMEx_MasterConfigSynchronization>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800382c:	f001 f870 	bl	8004910 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003830:	bf00      	nop
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	2000049c 	.word	0x2000049c
 800383c:	40001400 	.word	0x40001400

08003840 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003844:	4b14      	ldr	r3, [pc, #80]	; (8003898 <MX_USART2_UART_Init+0x58>)
 8003846:	4a15      	ldr	r2, [pc, #84]	; (800389c <MX_USART2_UART_Init+0x5c>)
 8003848:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800384a:	4b13      	ldr	r3, [pc, #76]	; (8003898 <MX_USART2_UART_Init+0x58>)
 800384c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003850:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003852:	4b11      	ldr	r3, [pc, #68]	; (8003898 <MX_USART2_UART_Init+0x58>)
 8003854:	2200      	movs	r2, #0
 8003856:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003858:	4b0f      	ldr	r3, [pc, #60]	; (8003898 <MX_USART2_UART_Init+0x58>)
 800385a:	2200      	movs	r2, #0
 800385c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800385e:	4b0e      	ldr	r3, [pc, #56]	; (8003898 <MX_USART2_UART_Init+0x58>)
 8003860:	2200      	movs	r2, #0
 8003862:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003864:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <MX_USART2_UART_Init+0x58>)
 8003866:	220c      	movs	r2, #12
 8003868:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800386a:	4b0b      	ldr	r3, [pc, #44]	; (8003898 <MX_USART2_UART_Init+0x58>)
 800386c:	2200      	movs	r2, #0
 800386e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003870:	4b09      	ldr	r3, [pc, #36]	; (8003898 <MX_USART2_UART_Init+0x58>)
 8003872:	2200      	movs	r2, #0
 8003874:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003876:	4b08      	ldr	r3, [pc, #32]	; (8003898 <MX_USART2_UART_Init+0x58>)
 8003878:	2200      	movs	r2, #0
 800387a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800387c:	4b06      	ldr	r3, [pc, #24]	; (8003898 <MX_USART2_UART_Init+0x58>)
 800387e:	2200      	movs	r2, #0
 8003880:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003882:	4805      	ldr	r0, [pc, #20]	; (8003898 <MX_USART2_UART_Init+0x58>)
 8003884:	f006 fb94 	bl	8009fb0 <HAL_UART_Init>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800388e:	f001 f83f 	bl	8004910 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003892:	bf00      	nop
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	200004e8 	.word	0x200004e8
 800389c:	40004400 	.word	0x40004400

080038a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038a6:	4b0c      	ldr	r3, [pc, #48]	; (80038d8 <MX_DMA_Init+0x38>)
 80038a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038aa:	4a0b      	ldr	r2, [pc, #44]	; (80038d8 <MX_DMA_Init+0x38>)
 80038ac:	f043 0301 	orr.w	r3, r3, #1
 80038b0:	6493      	str	r3, [r2, #72]	; 0x48
 80038b2:	4b09      	ldr	r3, [pc, #36]	; (80038d8 <MX_DMA_Init+0x38>)
 80038b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	607b      	str	r3, [r7, #4]
 80038bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80038be:	2200      	movs	r2, #0
 80038c0:	2105      	movs	r1, #5
 80038c2:	200d      	movs	r0, #13
 80038c4:	f003 fa14 	bl	8006cf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80038c8:	200d      	movs	r0, #13
 80038ca:	f003 fa2d 	bl	8006d28 <HAL_NVIC_EnableIRQ>

}
 80038ce:	bf00      	nop
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40021000 	.word	0x40021000

080038dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e2:	f107 030c 	add.w	r3, r7, #12
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	605a      	str	r2, [r3, #4]
 80038ec:	609a      	str	r2, [r3, #8]
 80038ee:	60da      	str	r2, [r3, #12]
 80038f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038f2:	4b2f      	ldr	r3, [pc, #188]	; (80039b0 <MX_GPIO_Init+0xd4>)
 80038f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f6:	4a2e      	ldr	r2, [pc, #184]	; (80039b0 <MX_GPIO_Init+0xd4>)
 80038f8:	f043 0304 	orr.w	r3, r3, #4
 80038fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038fe:	4b2c      	ldr	r3, [pc, #176]	; (80039b0 <MX_GPIO_Init+0xd4>)
 8003900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800390a:	4b29      	ldr	r3, [pc, #164]	; (80039b0 <MX_GPIO_Init+0xd4>)
 800390c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390e:	4a28      	ldr	r2, [pc, #160]	; (80039b0 <MX_GPIO_Init+0xd4>)
 8003910:	f043 0301 	orr.w	r3, r3, #1
 8003914:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003916:	4b26      	ldr	r3, [pc, #152]	; (80039b0 <MX_GPIO_Init+0xd4>)
 8003918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	607b      	str	r3, [r7, #4]
 8003920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003922:	4b23      	ldr	r3, [pc, #140]	; (80039b0 <MX_GPIO_Init+0xd4>)
 8003924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003926:	4a22      	ldr	r2, [pc, #136]	; (80039b0 <MX_GPIO_Init+0xd4>)
 8003928:	f043 0302 	orr.w	r3, r3, #2
 800392c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800392e:	4b20      	ldr	r3, [pc, #128]	; (80039b0 <MX_GPIO_Init+0xd4>)
 8003930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	603b      	str	r3, [r7, #0]
 8003938:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 800393a:	2200      	movs	r2, #0
 800393c:	2140      	movs	r1, #64	; 0x40
 800393e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003942:	f004 f883 	bl	8007a4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 8003946:	2200      	movs	r2, #0
 8003948:	213b      	movs	r1, #59	; 0x3b
 800394a:	481a      	ldr	r0, [pc, #104]	; (80039b4 <MX_GPIO_Init+0xd8>)
 800394c:	f004 f87e 	bl	8007a4c <HAL_GPIO_WritePin>
                          |OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : C0_Pin C2_Pin C1_Pin C3_Pin */
  GPIO_InitStruct.Pin = C0_Pin|C2_Pin|C1_Pin|C3_Pin;
 8003950:	f44f 7362 	mov.w	r3, #904	; 0x388
 8003954:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003956:	2300      	movs	r3, #0
 8003958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800395e:	f107 030c 	add.w	r3, r7, #12
 8003962:	4619      	mov	r1, r3
 8003964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003968:	f003 feee 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pin : REN_Pin */
  GPIO_InitStruct.Pin = REN_Pin;
 800396c:	2340      	movs	r3, #64	; 0x40
 800396e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003970:	2301      	movs	r3, #1
 8003972:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003978:	2300      	movs	r3, #0
 800397a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(REN_GPIO_Port, &GPIO_InitStruct);
 800397c:	f107 030c 	add.w	r3, r7, #12
 8003980:	4619      	mov	r1, r3
 8003982:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003986:	f003 fedf 	bl	8007748 <HAL_GPIO_Init>

  /*Configure GPIO pins : RA0_Pin RA1_Pin LED_BUILTIN_Pin RA2_Pin
                           OUT_Pin */
  GPIO_InitStruct.Pin = RA0_Pin|RA1_Pin|LED_BUILTIN_Pin|RA2_Pin
 800398a:	233b      	movs	r3, #59	; 0x3b
 800398c:	60fb      	str	r3, [r7, #12]
                          |OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800398e:	2301      	movs	r3, #1
 8003990:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003996:	2300      	movs	r3, #0
 8003998:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800399a:	f107 030c 	add.w	r3, r7, #12
 800399e:	4619      	mov	r1, r3
 80039a0:	4804      	ldr	r0, [pc, #16]	; (80039b4 <MX_GPIO_Init+0xd8>)
 80039a2:	f003 fed1 	bl	8007748 <HAL_GPIO_Init>

}
 80039a6:	bf00      	nop
 80039a8:	3720      	adds	r7, #32
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40021000 	.word	0x40021000
 80039b4:	48000400 	.word	0x48000400

080039b8 <serialPrintln>:

	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);

}

void serialPrintln(char val[]) {
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]

	HAL_UART_Transmit(&huart2, (uint8_t*) val, strlen(val), 10);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f7fc fc05 	bl	80001d0 <strlen>
 80039c6:	4603      	mov	r3, r0
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	230a      	movs	r3, #10
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4808      	ldr	r0, [pc, #32]	; (80039f0 <serialPrintln+0x38>)
 80039d0:	f006 fb3c 	bl	800a04c <HAL_UART_Transmit>
	char rn[2] = "\r\n";
 80039d4:	f640 230d 	movw	r3, #2573	; 0xa0d
 80039d8:	81bb      	strh	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, (uint8_t*) rn, 2, 10);
 80039da:	f107 010c 	add.w	r1, r7, #12
 80039de:	230a      	movs	r3, #10
 80039e0:	2202      	movs	r2, #2
 80039e2:	4803      	ldr	r0, [pc, #12]	; (80039f0 <serialPrintln+0x38>)
 80039e4:	f006 fb32 	bl	800a04c <HAL_UART_Transmit>

}
 80039e8:	bf00      	nop
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	200004e8 	.word	0x200004e8

080039f4 <delayMicro>:

void delayMicro(uint16_t us) {
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	80fb      	strh	r3, [r7, #6]

	htim7.Instance->CNT = 0;
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <delayMicro+0x30>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2200      	movs	r2, #0
 8003a04:	625a      	str	r2, [r3, #36]	; 0x24
	while (htim7.Instance->CNT < us)
 8003a06:	bf00      	nop
 8003a08:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <delayMicro+0x30>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d3f9      	bcc.n	8003a08 <delayMicro+0x14>
		;

}
 8003a14:	bf00      	nop
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	2000049c 	.word	0x2000049c

08003a28 <synthesize_waves>:

inline void synthesize_waves(int index){
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b086      	sub	sp, #24
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]

    int32_t out = 0;
 8003a30:	2300      	movs	r3, #0
 8003a32:	617b      	str	r3, [r7, #20]
    uint8_t keys_pressed = 0;
 8003a34:	2300      	movs	r3, #0
 8003a36:	74fb      	strb	r3, [r7, #19]

    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8003a38:	2201      	movs	r2, #1
 8003a3a:	2108      	movs	r1, #8
 8003a3c:	482d      	ldr	r0, [pc, #180]	; (8003af4 <synthesize_waves+0xcc>)
 8003a3e:	f004 f805 	bl	8007a4c <HAL_GPIO_WritePin>
    
    for (int t = 0; t < 12; t++){
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	e039      	b.n	8003abc <synthesize_waves+0x94>
        bool pressed = ~DMAkeys & ( 1 << (t));
 8003a48:	4b2b      	ldr	r3, [pc, #172]	; (8003af8 <synthesize_waves+0xd0>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	2101      	movs	r1, #1
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	fa01 f202 	lsl.w	r2, r1, r2
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	bf14      	ite	ne
 8003a5c:	2301      	movne	r3, #1
 8003a5e:	2300      	moveq	r3, #0
 8003a60:	72fb      	strb	r3, [r7, #11]

        if (pressed) {
 8003a62:	7afb      	ldrb	r3, [r7, #11]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d026      	beq.n	8003ab6 <synthesize_waves+0x8e>
            lookup_indices[t] = (lookup_indices[t] + (2)) % wavetable_sizes[t];
 8003a68:	4a24      	ldr	r2, [pc, #144]	; (8003afc <synthesize_waves+0xd4>)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a70:	3302      	adds	r3, #2
 8003a72:	461a      	mov	r2, r3
 8003a74:	4922      	ldr	r1, [pc, #136]	; (8003b00 <synthesize_waves+0xd8>)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003a7c:	fbb2 f1f3 	udiv	r1, r2, r3
 8003a80:	fb01 f303 	mul.w	r3, r1, r3
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	b299      	uxth	r1, r3
 8003a88:	4a1c      	ldr	r2, [pc, #112]	; (8003afc <synthesize_waves+0xd4>)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            keys_pressed += 1;
 8003a90:	7cfb      	ldrb	r3, [r7, #19]
 8003a92:	3301      	adds	r3, #1
 8003a94:	74fb      	strb	r3, [r7, #19]
            out += lookup_tables[t][lookup_indices[t]];
 8003a96:	4a1b      	ldr	r2, [pc, #108]	; (8003b04 <synthesize_waves+0xdc>)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003a9e:	4917      	ldr	r1, [pc, #92]	; (8003afc <synthesize_waves+0xd4>)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	4413      	add	r3, r2
 8003aaa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003aae:	461a      	mov	r2, r3
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]
    for (int t = 0; t < 12; t++){
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	60fb      	str	r3, [r7, #12]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2b0b      	cmp	r3, #11
 8003ac0:	ddc2      	ble.n	8003a48 <synthesize_waves+0x20>
//            keys_pressed += 1;
//            out += lookup_tables[t][lookup_indices[t]];
//        }
//    }

    output_LUT[index] = ((uint16_t)(out >> (12 - volume))) + 2048; // VOLUME to be added here
 8003ac2:	4b11      	ldr	r3, [pc, #68]	; (8003b08 <synthesize_waves+0xe0>)
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	f1c3 030c 	rsb	r3, r3, #12
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	fa42 f303 	asr.w	r3, r2, r3
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ad6:	b299      	uxth	r1, r3
 8003ad8:	4a0c      	ldr	r2, [pc, #48]	; (8003b0c <synthesize_waves+0xe4>)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	2108      	movs	r1, #8
 8003ae4:	4803      	ldr	r0, [pc, #12]	; (8003af4 <synthesize_waves+0xcc>)
 8003ae6:	f003 ffb1 	bl	8007a4c <HAL_GPIO_WritePin>
}
 8003aea:	bf00      	nop
 8003aec:	3718      	adds	r7, #24
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	48000400 	.word	0x48000400
 8003af8:	20001fac 	.word	0x20001fac
 8003afc:	20001f94 	.word	0x20001f94
 8003b00:	08010ae0 	.word	0x08010ae0
 8003b04:	20000000 	.word	0x20000000
 8003b08:	20000036 	.word	0x20000036
 8003b0c:	20000590 	.word	0x20000590

08003b10 <HAL_DAC_ConvHalfCpltCallbackCh1>:


void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac){
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]

    //serialPrintln("half");
    DMAkeys = __atomic_load_n(&keys, __ATOMIC_RELAXED);
 8003b18:	4b0b      	ldr	r3, [pc, #44]	; (8003b48 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>)
 8003b1a:	881b      	ldrh	r3, [r3, #0]
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	461a      	mov	r2, r3
 8003b20:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <HAL_DAC_ConvHalfCpltCallbackCh1+0x3c>)
 8003b22:	601a      	str	r2, [r3, #0]
    

    for (int i = 0; i < OUTPUT_SAMPLES/2; i++) {
 8003b24:	2300      	movs	r3, #0
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	e005      	b.n	8003b36 <HAL_DAC_ConvHalfCpltCallbackCh1+0x26>
        synthesize_waves(i);
 8003b2a:	68f8      	ldr	r0, [r7, #12]
 8003b2c:	f7ff ff7c 	bl	8003a28 <synthesize_waves>
    for (int i = 0; i < OUTPUT_SAMPLES/2; i++) {
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	3301      	adds	r3, #1
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2ba7      	cmp	r3, #167	; 0xa7
 8003b3a:	ddf6      	ble.n	8003b2a <HAL_DAC_ConvHalfCpltCallbackCh1+0x1a>
    }
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20000030 	.word	0x20000030
 8003b4c:	20001fac 	.word	0x20001fac

08003b50 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
    
    for (int i = OUTPUT_SAMPLES/2; i < OUTPUT_SAMPLES; i++) {
 8003b58:	23a8      	movs	r3, #168	; 0xa8
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	e005      	b.n	8003b6a <HAL_DAC_ConvCpltCallbackCh1+0x1a>
        synthesize_waves(i);
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f7ff ff62 	bl	8003a28 <synthesize_waves>
    for (int i = OUTPUT_SAMPLES/2; i < OUTPUT_SAMPLES; i++) {
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	3301      	adds	r3, #1
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f5b3 7fa8 	cmp.w	r3, #336	; 0x150
 8003b70:	ddf5      	ble.n	8003b5e <HAL_DAC_ConvCpltCallbackCh1+0xe>
    }
}
 8003b72:	bf00      	nop
 8003b74:	bf00      	nop
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <setCANFilter>:

uint32_t setCANFilter(uint32_t filterID, uint32_t maskID, uint32_t filterBank) {
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08e      	sub	sp, #56	; 0x38
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]

	CAN_FilterTypeDef filterInfo = { 0 };
 8003b88:	f107 0310 	add.w	r3, r7, #16
 8003b8c:	2228      	movs	r2, #40	; 0x28
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4618      	mov	r0, r3
 8003b92:	f00a fd85 	bl	800e6a0 <memset>

	filterInfo.FilterIdHigh = (filterID << 5) & 0xffe0;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	015b      	lsls	r3, r3, #5
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	613b      	str	r3, [r7, #16]
	filterInfo.FilterIdLow = 0;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	617b      	str	r3, [r7, #20]
	filterInfo.FilterMaskIdHigh = (maskID << 5) & 0xffe0;
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	015b      	lsls	r3, r3, #5
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	61bb      	str	r3, [r7, #24]
	filterInfo.FilterMaskIdLow = 0;
 8003baa:	2300      	movs	r3, #0
 8003bac:	61fb      	str	r3, [r7, #28]
	filterInfo.FilterFIFOAssignment = 0;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	623b      	str	r3, [r7, #32]
	filterInfo.FilterBank = filterBank & 0xf;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f003 030f 	and.w	r3, r3, #15
 8003bb8:	627b      	str	r3, [r7, #36]	; 0x24
	filterInfo.FilterMode = CAN_FILTERMODE_IDMASK;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	62bb      	str	r3, [r7, #40]	; 0x28
	filterInfo.FilterScale = CAN_FILTERSCALE_32BIT;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
	filterInfo.FilterActivation = CAN_FILTER_ENABLE;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	633b      	str	r3, [r7, #48]	; 0x30
	filterInfo.SlaveStartFilterBank = 0;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	637b      	str	r3, [r7, #52]	; 0x34

	return (uint32_t) HAL_CAN_ConfigFilter(&hcan1, &filterInfo);
 8003bca:	f107 0310 	add.w	r3, r7, #16
 8003bce:	4619      	mov	r1, r3
 8003bd0:	4803      	ldr	r0, [pc, #12]	; (8003be0 <setCANFilter+0x64>)
 8003bd2:	f002 fa50 	bl	8006076 <HAL_CAN_ConfigFilter>
 8003bd6:	4603      	mov	r3, r0

}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3738      	adds	r7, #56	; 0x38
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	2000032c 	.word	0x2000032c

08003be4 <CAN_TX>:

uint32_t CAN_TX(uint32_t ID, uint8_t data[8]) {
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b088      	sub	sp, #32
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]

	CAN_TxHeaderTypeDef txHeader = { 0 };
 8003bee:	f107 0308 	add.w	r3, r7, #8
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	605a      	str	r2, [r3, #4]
 8003bf8:	609a      	str	r2, [r3, #8]
 8003bfa:	60da      	str	r2, [r3, #12]
 8003bfc:	611a      	str	r2, [r3, #16]
 8003bfe:	615a      	str	r2, [r3, #20]

	txHeader.StdId = ID & 0x7ff;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c06:	60bb      	str	r3, [r7, #8]
	txHeader.ExtId = 0;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	60fb      	str	r3, [r7, #12]
	txHeader.IDE = CAN_ID_STD;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	613b      	str	r3, [r7, #16]
	txHeader.RTR = CAN_RTR_DATA;
 8003c10:	2300      	movs	r3, #0
 8003c12:	617b      	str	r3, [r7, #20]
	txHeader.DLC = 8;
 8003c14:	2308      	movs	r3, #8
 8003c16:	61bb      	str	r3, [r7, #24]
	txHeader.TransmitGlobalTime = DISABLE;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	773b      	strb	r3, [r7, #28]

	while (!HAL_CAN_GetTxMailboxesFreeLevel(&hcan1))
 8003c1c:	bf00      	nop
 8003c1e:	4809      	ldr	r0, [pc, #36]	; (8003c44 <CAN_TX+0x60>)
 8003c20:	f002 fc07 	bl	8006432 <HAL_CAN_GetTxMailboxesFreeLevel>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0f9      	beq.n	8003c1e <CAN_TX+0x3a>
		;

	return (uint32_t) HAL_CAN_AddTxMessage(&hcan1, &txHeader, data, NULL);
 8003c2a:	f107 0108 	add.w	r1, r7, #8
 8003c2e:	2300      	movs	r3, #0
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	4804      	ldr	r0, [pc, #16]	; (8003c44 <CAN_TX+0x60>)
 8003c34:	f002 fb2d 	bl	8006292 <HAL_CAN_AddTxMessage>
 8003c38:	4603      	mov	r3, r0

}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3720      	adds	r7, #32
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	2000032c 	.word	0x2000032c

08003c48 <CAN_RX>:

	return HAL_CAN_GetRxFifoFillLevel(&hcan1, 0);

}

uint32_t CAN_RX(uint32_t *ID, uint8_t data[8]) {
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b08a      	sub	sp, #40	; 0x28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]

	CAN_RxHeaderTypeDef rxHeader;

	while (!HAL_CAN_GetRxFifoFillLevel(&hcan1, 0))
 8003c52:	bf00      	nop
 8003c54:	2100      	movs	r1, #0
 8003c56:	480b      	ldr	r0, [pc, #44]	; (8003c84 <CAN_RX+0x3c>)
 8003c58:	f002 fd32 	bl	80066c0 <HAL_CAN_GetRxFifoFillLevel>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0f8      	beq.n	8003c54 <CAN_RX+0xc>
		;

	uint32_t result = (uint32_t) HAL_CAN_GetRxMessage(&hcan1, 0, &rxHeader,
 8003c62:	f107 0208 	add.w	r2, r7, #8
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	2100      	movs	r1, #0
 8003c6a:	4806      	ldr	r0, [pc, #24]	; (8003c84 <CAN_RX+0x3c>)
 8003c6c:	f002 fc16 	bl	800649c <HAL_CAN_GetRxMessage>
 8003c70:	4603      	mov	r3, r0
 8003c72:	627b      	str	r3, [r7, #36]	; 0x24
			data);

	*ID = rxHeader.StdId;
 8003c74:	68ba      	ldr	r2, [r7, #8]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	601a      	str	r2, [r3, #0]

	return result;
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3728      	adds	r7, #40	; 0x28
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	2000032c 	.word	0x2000032c

08003c88 <setOutMuxBit>:

void setOutMuxBit(const uint8_t bitIdx, const bool value) {
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	4603      	mov	r3, r0
 8003c90:	460a      	mov	r2, r1
 8003c92:	71fb      	strb	r3, [r7, #7]
 8003c94:	4613      	mov	r3, r2
 8003c96:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2140      	movs	r1, #64	; 0x40
 8003c9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ca0:	f003 fed4 	bl	8007a4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA0_GPIO_Port, RA0_Pin, bitIdx & 0x01);
 8003ca4:	79fb      	ldrb	r3, [r7, #7]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	461a      	mov	r2, r3
 8003cae:	2101      	movs	r1, #1
 8003cb0:	4816      	ldr	r0, [pc, #88]	; (8003d0c <setOutMuxBit+0x84>)
 8003cb2:	f003 fecb 	bl	8007a4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA1_GPIO_Port, RA1_Pin, bitIdx & 0x02);
 8003cb6:	79fb      	ldrb	r3, [r7, #7]
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2102      	movs	r1, #2
 8003cc2:	4812      	ldr	r0, [pc, #72]	; (8003d0c <setOutMuxBit+0x84>)
 8003cc4:	f003 fec2 	bl	8007a4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA2_GPIO_Port, RA2_Pin, bitIdx & 0x04);
 8003cc8:	79fb      	ldrb	r3, [r7, #7]
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	2110      	movs	r1, #16
 8003cd4:	480d      	ldr	r0, [pc, #52]	; (8003d0c <setOutMuxBit+0x84>)
 8003cd6:	f003 feb9 	bl	8007a4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_GPIO_Port, OUT_Pin, value);
 8003cda:	79bb      	ldrb	r3, [r7, #6]
 8003cdc:	461a      	mov	r2, r3
 8003cde:	2120      	movs	r1, #32
 8003ce0:	480a      	ldr	r0, [pc, #40]	; (8003d0c <setOutMuxBit+0x84>)
 8003ce2:	f003 feb3 	bl	8007a4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_SET);
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	2140      	movs	r1, #64	; 0x40
 8003cea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003cee:	f003 fead 	bl	8007a4c <HAL_GPIO_WritePin>
	delayMicro(2);
 8003cf2:	2002      	movs	r0, #2
 8003cf4:	f7ff fe7e 	bl	80039f4 <delayMicro>
	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	2140      	movs	r1, #64	; 0x40
 8003cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d00:	f003 fea4 	bl	8007a4c <HAL_GPIO_WritePin>

}
 8003d04:	bf00      	nop
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	48000400 	.word	0x48000400

08003d10 <u8x8_gpio_and_delay>:

uint8_t u8x8_gpio_and_delay(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int,
		void *arg_ptr) {
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	607b      	str	r3, [r7, #4]
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	72fb      	strb	r3, [r7, #11]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	72bb      	strb	r3, [r7, #10]

	return 1;
 8003d22:	2301      	movs	r3, #1

}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3714      	adds	r7, #20
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <u8x8_byte_i2c>:

uint8_t u8x8_byte_i2c(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr) {
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b088      	sub	sp, #32
 8003d34:	af02      	add	r7, sp, #8
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	607b      	str	r3, [r7, #4]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	72fb      	strb	r3, [r7, #11]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	72bb      	strb	r3, [r7, #10]

	static uint8_t buffer[32];
	static uint8_t buf_idx;
	uint8_t *data;

	switch (msg) {
 8003d42:	7afb      	ldrb	r3, [r7, #11]
 8003d44:	3b14      	subs	r3, #20
 8003d46:	2b0c      	cmp	r3, #12
 8003d48:	d847      	bhi.n	8003dda <u8x8_byte_i2c+0xaa>
 8003d4a:	a201      	add	r2, pc, #4	; (adr r2, 8003d50 <u8x8_byte_i2c+0x20>)
 8003d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d50:	08003ddf 	.word	0x08003ddf
 8003d54:	08003ddb 	.word	0x08003ddb
 8003d58:	08003ddb 	.word	0x08003ddb
 8003d5c:	08003d85 	.word	0x08003d85
 8003d60:	08003db5 	.word	0x08003db5
 8003d64:	08003dbd 	.word	0x08003dbd
 8003d68:	08003ddb 	.word	0x08003ddb
 8003d6c:	08003ddb 	.word	0x08003ddb
 8003d70:	08003ddb 	.word	0x08003ddb
 8003d74:	08003ddb 	.word	0x08003ddb
 8003d78:	08003ddb 	.word	0x08003ddb
 8003d7c:	08003ddb 	.word	0x08003ddb
 8003d80:	08003ddf 	.word	0x08003ddf
	case U8X8_MSG_BYTE_SEND:
		data = (uint8_t*) arg_ptr;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	617b      	str	r3, [r7, #20]
		while (arg_int > 0) {
 8003d88:	e010      	b.n	8003dac <u8x8_byte_i2c+0x7c>
			buffer[buf_idx++] = *data;
 8003d8a:	4b18      	ldr	r3, [pc, #96]	; (8003dec <u8x8_byte_i2c+0xbc>)
 8003d8c:	781b      	ldrb	r3, [r3, #0]
 8003d8e:	1c5a      	adds	r2, r3, #1
 8003d90:	b2d1      	uxtb	r1, r2
 8003d92:	4a16      	ldr	r2, [pc, #88]	; (8003dec <u8x8_byte_i2c+0xbc>)
 8003d94:	7011      	strb	r1, [r2, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	7819      	ldrb	r1, [r3, #0]
 8003d9c:	4b14      	ldr	r3, [pc, #80]	; (8003df0 <u8x8_byte_i2c+0xc0>)
 8003d9e:	5499      	strb	r1, [r3, r2]
			data++;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	3301      	adds	r3, #1
 8003da4:	617b      	str	r3, [r7, #20]
			arg_int--;
 8003da6:	7abb      	ldrb	r3, [r7, #10]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	72bb      	strb	r3, [r7, #10]
		while (arg_int > 0) {
 8003dac:	7abb      	ldrb	r3, [r7, #10]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1eb      	bne.n	8003d8a <u8x8_byte_i2c+0x5a>
		}
		break;
 8003db2:	e015      	b.n	8003de0 <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_INIT:
		break;
	case U8X8_MSG_BYTE_SET_DC:
		break;
	case U8X8_MSG_BYTE_START_TRANSFER:
		buf_idx = 0;
 8003db4:	4b0d      	ldr	r3, [pc, #52]	; (8003dec <u8x8_byte_i2c+0xbc>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	701a      	strb	r2, [r3, #0]
		break;
 8003dba:	e011      	b.n	8003de0 <u8x8_byte_i2c+0xb0>
	case U8X8_MSG_BYTE_END_TRANSFER:
		HAL_I2C_Master_Transmit(&hi2c1, u8x8_GetI2CAddress(u8x8),
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003dc2:	b299      	uxth	r1, r3
 8003dc4:	4b09      	ldr	r3, [pc, #36]	; (8003dec <u8x8_byte_i2c+0xbc>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	f04f 32ff 	mov.w	r2, #4294967295
 8003dce:	9200      	str	r2, [sp, #0]
 8003dd0:	4a07      	ldr	r2, [pc, #28]	; (8003df0 <u8x8_byte_i2c+0xc0>)
 8003dd2:	4808      	ldr	r0, [pc, #32]	; (8003df4 <u8x8_byte_i2c+0xc4>)
 8003dd4:	f003 fee2 	bl	8007b9c <HAL_I2C_Master_Transmit>
				(uint8_t*) buffer, buf_idx, HAL_MAX_DELAY);
		break;
 8003dd8:	e002      	b.n	8003de0 <u8x8_byte_i2c+0xb0>
	default:
		return 0;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	e001      	b.n	8003de2 <u8x8_byte_i2c+0xb2>
		break;
 8003dde:	bf00      	nop
	}

	return 1;
 8003de0:	2301      	movs	r3, #1

}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3718      	adds	r7, #24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}
 8003dea:	bf00      	nop
 8003dec:	20002050 	.word	0x20002050
 8003df0:	20002054 	.word	0x20002054
 8003df4:	200003b0 	.word	0x200003b0

08003df8 <setRow>:

void setRow(uint8_t rowIdx) {
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_RESET);
 8003e02:	2200      	movs	r2, #0
 8003e04:	2140      	movs	r1, #64	; 0x40
 8003e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e0a:	f003 fe1f 	bl	8007a4c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(RA0_GPIO_Port, RA0_Pin, rowIdx & 0x01);
 8003e0e:	79fb      	ldrb	r3, [r7, #7]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	2101      	movs	r1, #1
 8003e1a:	480f      	ldr	r0, [pc, #60]	; (8003e58 <setRow+0x60>)
 8003e1c:	f003 fe16 	bl	8007a4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA1_GPIO_Port, RA1_Pin, rowIdx & 0x02);
 8003e20:	79fb      	ldrb	r3, [r7, #7]
 8003e22:	f003 0302 	and.w	r3, r3, #2
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	461a      	mov	r2, r3
 8003e2a:	2102      	movs	r1, #2
 8003e2c:	480a      	ldr	r0, [pc, #40]	; (8003e58 <setRow+0x60>)
 8003e2e:	f003 fe0d 	bl	8007a4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RA2_GPIO_Port, RA2_Pin, rowIdx & 0x04);
 8003e32:	79fb      	ldrb	r3, [r7, #7]
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	2110      	movs	r1, #16
 8003e3e:	4806      	ldr	r0, [pc, #24]	; (8003e58 <setRow+0x60>)
 8003e40:	f003 fe04 	bl	8007a4c <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(REN_GPIO_Port, REN_Pin, GPIO_PIN_SET);
 8003e44:	2201      	movs	r2, #1
 8003e46:	2140      	movs	r1, #64	; 0x40
 8003e48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e4c:	f003 fdfe 	bl	8007a4c <HAL_GPIO_WritePin>

}
 8003e50:	bf00      	nop
 8003e52:	3708      	adds	r7, #8
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	48000400 	.word	0x48000400

08003e5c <readCols>:

uint8_t readCols() {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0

	uint8_t C0_val = HAL_GPIO_ReadPin(C0_GPIO_Port, C0_Pin);
 8003e62:	2108      	movs	r1, #8
 8003e64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e68:	f003 fdd8 	bl	8007a1c <HAL_GPIO_ReadPin>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	71fb      	strb	r3, [r7, #7]
	uint8_t C1_val = HAL_GPIO_ReadPin(C1_GPIO_Port, C1_Pin);
 8003e70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e78:	f003 fdd0 	bl	8007a1c <HAL_GPIO_ReadPin>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	71bb      	strb	r3, [r7, #6]
	uint8_t C2_val = HAL_GPIO_ReadPin(C2_GPIO_Port, C2_Pin);
 8003e80:	2180      	movs	r1, #128	; 0x80
 8003e82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e86:	f003 fdc9 	bl	8007a1c <HAL_GPIO_ReadPin>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	717b      	strb	r3, [r7, #5]
	uint8_t C3_val = HAL_GPIO_ReadPin(C3_GPIO_Port, C3_Pin);
 8003e8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003e92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e96:	f003 fdc1 	bl	8007a1c <HAL_GPIO_ReadPin>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	713b      	strb	r3, [r7, #4]

	return (C3_val << 3) | (C2_val << 2) | (C1_val << 1) | C0_val;
 8003e9e:	793b      	ldrb	r3, [r7, #4]
 8003ea0:	00db      	lsls	r3, r3, #3
 8003ea2:	b25a      	sxtb	r2, r3
 8003ea4:	797b      	ldrb	r3, [r7, #5]
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	b25b      	sxtb	r3, r3
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	b25a      	sxtb	r2, r3
 8003eae:	79bb      	ldrb	r3, [r7, #6]
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	b25b      	sxtb	r3, r3
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	b25a      	sxtb	r2, r3
 8003eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	b25b      	sxtb	r3, r3
 8003ec0:	b2db      	uxtb	r3, r3

}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <readKeys>:

uint16_t readKeys() {
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b082      	sub	sp, #8
 8003ece:	af00      	add	r7, sp, #0

	uint16_t keysRead = 0;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	80fb      	strh	r3, [r7, #6]

	for (int i = 0; i <= 2; i++) {
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	603b      	str	r3, [r7, #0]
 8003ed8:	e018      	b.n	8003f0c <readKeys+0x42>

		setRow(i);
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff ff8a 	bl	8003df8 <setRow>
		delayMicro(5);
 8003ee4:	2005      	movs	r0, #5
 8003ee6:	f7ff fd85 	bl	80039f4 <delayMicro>
		keysRead |= readCols() << (4 * i);
 8003eea:	f7ff ffb7 	bl	8003e5c <readCols>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	b21a      	sxth	r2, r3
 8003efc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	b21b      	sxth	r3, r3
 8003f04:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i <= 2; i++) {
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	603b      	str	r3, [r7, #0]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	dde3      	ble.n	8003eda <readKeys+0x10>

	}

	return keysRead;
 8003f12:	88fb      	ldrh	r3, [r7, #6]

}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <readKnobs>:

uint16_t readKnobs() {
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0

	uint16_t knobsRead = 0;
 8003f22:	2300      	movs	r3, #0
 8003f24:	80fb      	strh	r3, [r7, #6]

	for (int i = 3; i <= 4; i++) {
 8003f26:	2303      	movs	r3, #3
 8003f28:	603b      	str	r3, [r7, #0]
 8003f2a:	e019      	b.n	8003f60 <readKnobs+0x44>

		setRow(i);
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff ff61 	bl	8003df8 <setRow>
		delayMicro(5);
 8003f36:	2005      	movs	r0, #5
 8003f38:	f7ff fd5c 	bl	80039f4 <delayMicro>
		knobsRead |= readCols() << (4 * (i-3));
 8003f3c:	f7ff ff8e 	bl	8003e5c <readCols>
 8003f40:	4603      	mov	r3, r0
 8003f42:	461a      	mov	r2, r3
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	3b03      	subs	r3, #3
 8003f48:	009b      	lsls	r3, r3, #2
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	b21a      	sxth	r2, r3
 8003f50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	b21b      	sxth	r3, r3
 8003f58:	80fb      	strh	r3, [r7, #6]
	for (int i = 3; i <= 4; i++) {
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	603b      	str	r3, [r7, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	dde2      	ble.n	8003f2c <readKnobs+0x10>

	}

	return knobsRead;
 8003f66:	88fb      	ldrh	r3, [r7, #6]

}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <changeKnobState>:

int16_t changeKnobState(uint8_t knob_state, uint8_t previousKnobState, uint16_t knobRotation){
 8003f70:	b480      	push	{r7}
 8003f72:	b087      	sub	sp, #28
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	4603      	mov	r3, r0
 8003f78:	71fb      	strb	r3, [r7, #7]
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	71bb      	strb	r3, [r7, #6]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	80bb      	strh	r3, [r7, #4]
	int16_t rotation = 0;
 8003f82:	2300      	movs	r3, #0
 8003f84:	82fb      	strh	r3, [r7, #22]
	int current_knob = knob_state;
 8003f86:	79fb      	ldrb	r3, [r7, #7]
 8003f88:	613b      	str	r3, [r7, #16]
	int prev_knob = previousKnobState;
 8003f8a:	79bb      	ldrb	r3, [r7, #6]
 8003f8c:	60fb      	str	r3, [r7, #12]
	int8_t top_limit = 12;
 8003f8e:	230c      	movs	r3, #12
 8003f90:	72fb      	strb	r3, [r7, #11]
	int8_t bottom_limit = 0;
 8003f92:	2300      	movs	r3, #0
 8003f94:	72bb      	strb	r3, [r7, #10]

	// upper and bottom levels for volume
	if ((((prev_knob == 0b11) && (current_knob == 0b10)) ||
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d102      	bne.n	8003fa2 <changeKnobState+0x32>
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d005      	beq.n	8003fae <changeKnobState+0x3e>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d10e      	bne.n	8003fc6 <changeKnobState+0x56>
	  ((prev_knob == 0b00) && (current_knob == 0b01))) &&
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d10b      	bne.n	8003fc6 <changeKnobState+0x56>
		knobRotation < top_limit
 8003fae:	88ba      	ldrh	r2, [r7, #4]
 8003fb0:	f997 300b 	ldrsb.w	r3, [r7, #11]
	  ((prev_knob == 0b00) && (current_knob == 0b01))) &&
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	da06      	bge.n	8003fc6 <changeKnobState+0x56>
	){
	rotation ++;
 8003fb8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	82fb      	strh	r3, [r7, #22]
 8003fc4:	e016      	b.n	8003ff4 <changeKnobState+0x84>
	} else
	if ((((prev_knob == 0b01) && (current_knob == 0b00)) ||
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d102      	bne.n	8003fd2 <changeKnobState+0x62>
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d005      	beq.n	8003fde <changeKnobState+0x6e>
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d10d      	bne.n	8003ff4 <changeKnobState+0x84>
	   ((prev_knob == 0b10) && (current_knob == 0b11))) &&
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	d10a      	bne.n	8003ff4 <changeKnobState+0x84>
		 knobRotation > bottom_limit
 8003fde:	88ba      	ldrh	r2, [r7, #4]
 8003fe0:	f997 300a 	ldrsb.w	r3, [r7, #10]
	   ((prev_knob == 0b10) && (current_knob == 0b11))) &&
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	dd05      	ble.n	8003ff4 <changeKnobState+0x84>
	) {
	rotation --;
 8003fe8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	82fb      	strh	r3, [r7, #22]
	}

	return rotation;
 8003ff4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	371c      	adds	r7, #28
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <scanKnob>:

void scanKnob(uint16_t localKnobs, uint16_t prevKnobs, uint8_t knob_index ) {
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	4603      	mov	r3, r0
 800400c:	80fb      	strh	r3, [r7, #6]
 800400e:	460b      	mov	r3, r1
 8004010:	80bb      	strh	r3, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	70fb      	strb	r3, [r7, #3]
	uint8_t shift_row = (knob_index >= 2) ? 0 : 4;
 8004016:	78fb      	ldrb	r3, [r7, #3]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d901      	bls.n	8004020 <scanKnob+0x1c>
 800401c:	2300      	movs	r3, #0
 800401e:	e000      	b.n	8004022 <scanKnob+0x1e>
 8004020:	2304      	movs	r3, #4
 8004022:	75fb      	strb	r3, [r7, #23]
	uint8_t row = 0xF;
 8004024:	230f      	movs	r3, #15
 8004026:	75bb      	strb	r3, [r7, #22]
	uint8_t knob_on_row = 1 - knob_index % 2;
 8004028:	78fb      	ldrb	r3, [r7, #3]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	bf0c      	ite	eq
 8004032:	2301      	moveq	r3, #1
 8004034:	2300      	movne	r3, #0
 8004036:	b2db      	uxtb	r3, r3
 8004038:	757b      	strb	r3, [r7, #21]

	uint8_t rowKnobStates 	  = (localKnobs 	 >> shift_row) & row;
 800403a:	88fa      	ldrh	r2, [r7, #6]
 800403c:	7dfb      	ldrb	r3, [r7, #23]
 800403e:	fa42 f303 	asr.w	r3, r2, r3
 8004042:	b25a      	sxtb	r2, r3
 8004044:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004048:	4013      	ands	r3, r2
 800404a:	b25b      	sxtb	r3, r3
 800404c:	753b      	strb	r3, [r7, #20]
	uint8_t rowPrevKnobStates = (prevKnobs >> shift_row) & row;
 800404e:	88ba      	ldrh	r2, [r7, #4]
 8004050:	7dfb      	ldrb	r3, [r7, #23]
 8004052:	fa42 f303 	asr.w	r3, r2, r3
 8004056:	b25a      	sxtb	r2, r3
 8004058:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800405c:	4013      	ands	r3, r2
 800405e:	b25b      	sxtb	r3, r3
 8004060:	74fb      	strb	r3, [r7, #19]

//	char s[32];
//	sprintf(s, "rowKnobStates:%x", rowKnobStates);
//	serialPrintln(s);

	uint8_t knobState		  = (rowKnobStates 	   >> knob_on_row*2) & 0b11;
 8004062:	7d3a      	ldrb	r2, [r7, #20]
 8004064:	7d7b      	ldrb	r3, [r7, #21]
 8004066:	005b      	lsls	r3, r3, #1
 8004068:	fa42 f303 	asr.w	r3, r2, r3
 800406c:	b2db      	uxtb	r3, r3
 800406e:	f003 0303 	and.w	r3, r3, #3
 8004072:	74bb      	strb	r3, [r7, #18]
	uint8_t previousKnobState = (rowPrevKnobStates >> knob_on_row*2) & 0b11;
 8004074:	7cfa      	ldrb	r2, [r7, #19]
 8004076:	7d7b      	ldrb	r3, [r7, #21]
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	fa42 f303 	asr.w	r3, r2, r3
 800407e:	b2db      	uxtb	r3, r3
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	747b      	strb	r3, [r7, #17]
//	sprintf(s, "3 knobState:         %x", knobState);
//	serialPrintln(s);
//	sprintf(s, "3 previousKnobState: %x", previousKnobState);
//	serialPrintln(s);

	int16_t change_volume = changeKnobState(knobState, previousKnobState, volume);
 8004086:	4b1b      	ldr	r3, [pc, #108]	; (80040f4 <scanKnob+0xf0>)
 8004088:	881a      	ldrh	r2, [r3, #0]
 800408a:	7c79      	ldrb	r1, [r7, #17]
 800408c:	7cbb      	ldrb	r3, [r7, #18]
 800408e:	4618      	mov	r0, r3
 8004090:	f7ff ff6e 	bl	8003f70 <changeKnobState>
 8004094:	4603      	mov	r3, r0
 8004096:	81fb      	strh	r3, [r7, #14]
	volume = volume + change_volume;
 8004098:	4b16      	ldr	r3, [pc, #88]	; (80040f4 <scanKnob+0xf0>)
 800409a:	881a      	ldrh	r2, [r3, #0]
 800409c:	89fb      	ldrh	r3, [r7, #14]
 800409e:	4413      	add	r3, r2
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	4b14      	ldr	r3, [pc, #80]	; (80040f4 <scanKnob+0xf0>)
 80040a4:	801a      	strh	r2, [r3, #0]
//	sprintf(s, "volume: %d", volume);
//	serialPrintln(s);

//	UPDATE GLOBAL VARIABLES
	osMutexAcquire(knobsMutexHandle, osWaitForever);
 80040a6:	4b14      	ldr	r3, [pc, #80]	; (80040f8 <scanKnob+0xf4>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f04f 31ff 	mov.w	r1, #4294967295
 80040ae:	4618      	mov	r0, r3
 80040b0:	f006 fdfd 	bl	800acae <osMutexAcquire>
	__atomic_store_n(&knobs, localKnobs, __ATOMIC_RELAXED);
 80040b4:	4a11      	ldr	r2, [pc, #68]	; (80040fc <scanKnob+0xf8>)
 80040b6:	88fb      	ldrh	r3, [r7, #6]
 80040b8:	8013      	strh	r3, [r2, #0]
	osMutexRelease(knobsMutexHandle);
 80040ba:	4b0f      	ldr	r3, [pc, #60]	; (80040f8 <scanKnob+0xf4>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4618      	mov	r0, r3
 80040c0:	f006 fe40 	bl	800ad44 <osMutexRelease>

	if (previousKnobState != knobState) {
 80040c4:	7c7a      	ldrb	r2, [r7, #17]
 80040c6:	7cbb      	ldrb	r3, [r7, #18]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d00e      	beq.n	80040ea <scanKnob+0xe6>
		osMutexAcquire(knobsMutexHandle, osWaitForever);
 80040cc:	4b0a      	ldr	r3, [pc, #40]	; (80040f8 <scanKnob+0xf4>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f04f 31ff 	mov.w	r1, #4294967295
 80040d4:	4618      	mov	r0, r3
 80040d6:	f006 fdea 	bl	800acae <osMutexAcquire>
		__atomic_store_n(&prev_knobs, localKnobs, __ATOMIC_RELAXED);
 80040da:	4a09      	ldr	r2, [pc, #36]	; (8004100 <scanKnob+0xfc>)
 80040dc:	88fb      	ldrh	r3, [r7, #6]
 80040de:	8013      	strh	r3, [r2, #0]
		osMutexRelease(knobsMutexHandle);
 80040e0:	4b05      	ldr	r3, [pc, #20]	; (80040f8 <scanKnob+0xf4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f006 fe2d 	bl	800ad44 <osMutexRelease>
	}

}
 80040ea:	bf00      	nop
 80040ec:	3718      	adds	r7, #24
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	20000036 	.word	0x20000036
 80040f8:	20000588 	.word	0x20000588
 80040fc:	20000032 	.word	0x20000032
 8004100:	20000034 	.word	0x20000034
 8004104:	00000000 	.word	0x00000000

08004108 <choose_wave_gen>:

void choose_wave_gen(uint8_t wave, int t, uint32_t samples){
 8004108:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800410c:	b092      	sub	sp, #72	; 0x48
 800410e:	af00      	add	r7, sp, #0
 8004110:	4603      	mov	r3, r0
 8004112:	60b9      	str	r1, [r7, #8]
 8004114:	607a      	str	r2, [r7, #4]
 8004116:	73fb      	strb	r3, [r7, #15]
	if(wave == 0){
 8004118:	7bfb      	ldrb	r3, [r7, #15]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d12c      	bne.n	8004178 <choose_wave_gen+0x70>
		//      SAWTOOTH WAVES
		int half_samples = samples / 2;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	085b      	lsrs	r3, r3, #1
 8004122:	613b      	str	r3, [r7, #16]
		for (int i = 0; i < samples; i++) {
 8004124:	2300      	movs	r3, #0
 8004126:	647b      	str	r3, [r7, #68]	; 0x44
 8004128:	e021      	b.n	800416e <choose_wave_gen+0x66>
			lookup_tables[t][i] = (i <= half_samples) ? 2048 * ((float)(i-half_samples) / (float) samples) : 2048 * ((float)(i-half_samples) / (float) samples);
 800412a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	ee07 3a90 	vmov	s15, r3
 8004134:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	ee07 3a90 	vmov	s15, r3
 800413e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004146:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8004358 <choose_wave_gen+0x250>
 800414a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800414e:	4a83      	ldr	r2, [pc, #524]	; (800435c <choose_wave_gen+0x254>)
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	4413      	add	r3, r2
 800415c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004160:	ee17 2a90 	vmov	r2, s15
 8004164:	b212      	sxth	r2, r2
 8004166:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < samples; i++) {
 8004168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800416a:	3301      	adds	r3, #1
 800416c:	647b      	str	r3, [r7, #68]	; 0x44
 800416e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	429a      	cmp	r2, r3
 8004174:	d8d9      	bhi.n	800412a <choose_wave_gen+0x22>
		int half_samples = samples / 2;
		for (int i = 0; i < samples; i++) {
			lookup_tables[t][i] = (i <= half_samples) ? 2048 * ((float)(i-half_samples) / (float) samples) : 2048 * ((float)(i-half_samples) / (float) samples);
		}
	}
}
 8004176:	e258      	b.n	800462a <choose_wave_gen+0x522>
	} else if(wave == 1){
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d14c      	bne.n	8004218 <choose_wave_gen+0x110>
		for (int i = 0; i < samples; i++) {
 800417e:	2300      	movs	r3, #0
 8004180:	643b      	str	r3, [r7, #64]	; 0x40
 8004182:	e044      	b.n	800420e <choose_wave_gen+0x106>
			lookup_tables[t][i] = 2048 * sin(2.0 * PI * (float)i / (float) samples);
 8004184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004186:	ee07 3a90 	vmov	s15, r3
 800418a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800418e:	ee17 0a90 	vmov	r0, s15
 8004192:	f7fc f9d9 	bl	8000548 <__aeabi_f2d>
 8004196:	a36e      	add	r3, pc, #440	; (adr r3, 8004350 <choose_wave_gen+0x248>)
 8004198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419c:	f7fc fa2c 	bl	80005f8 <__aeabi_dmul>
 80041a0:	4602      	mov	r2, r0
 80041a2:	460b      	mov	r3, r1
 80041a4:	4614      	mov	r4, r2
 80041a6:	461d      	mov	r5, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	ee07 3a90 	vmov	s15, r3
 80041ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041b2:	ee17 0a90 	vmov	r0, s15
 80041b6:	f7fc f9c7 	bl	8000548 <__aeabi_f2d>
 80041ba:	4602      	mov	r2, r0
 80041bc:	460b      	mov	r3, r1
 80041be:	4620      	mov	r0, r4
 80041c0:	4629      	mov	r1, r5
 80041c2:	f7fc fb43 	bl	800084c <__aeabi_ddiv>
 80041c6:	4602      	mov	r2, r0
 80041c8:	460b      	mov	r3, r1
 80041ca:	ec43 2b17 	vmov	d7, r2, r3
 80041ce:	eeb0 0a47 	vmov.f32	s0, s14
 80041d2:	eef0 0a67 	vmov.f32	s1, s15
 80041d6:	f00a ff33 	bl	800f040 <sin>
 80041da:	ec51 0b10 	vmov	r0, r1, d0
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	4b5f      	ldr	r3, [pc, #380]	; (8004360 <choose_wave_gen+0x258>)
 80041e4:	f7fc fa08 	bl	80005f8 <__aeabi_dmul>
 80041e8:	4602      	mov	r2, r0
 80041ea:	460b      	mov	r3, r1
 80041ec:	4610      	mov	r0, r2
 80041ee:	4619      	mov	r1, r3
 80041f0:	4a5a      	ldr	r2, [pc, #360]	; (800435c <choose_wave_gen+0x254>)
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80041f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	18d4      	adds	r4, r2, r3
 80041fe:	f7fc fc95 	bl	8000b2c <__aeabi_d2iz>
 8004202:	4603      	mov	r3, r0
 8004204:	b21b      	sxth	r3, r3
 8004206:	8023      	strh	r3, [r4, #0]
		for (int i = 0; i < samples; i++) {
 8004208:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800420a:	3301      	adds	r3, #1
 800420c:	643b      	str	r3, [r7, #64]	; 0x40
 800420e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	429a      	cmp	r2, r3
 8004214:	d8b6      	bhi.n	8004184 <choose_wave_gen+0x7c>
}
 8004216:	e208      	b.n	800462a <choose_wave_gen+0x522>
	} else if(wave == 2){
 8004218:	7bfb      	ldrb	r3, [r7, #15]
 800421a:	2b02      	cmp	r3, #2
 800421c:	d11e      	bne.n	800425c <choose_wave_gen+0x154>
		int half_samples = samples / 2;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	085b      	lsrs	r3, r3, #1
 8004222:	617b      	str	r3, [r7, #20]
		for (int i = 0; i < samples; i++) {
 8004224:	2300      	movs	r3, #0
 8004226:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004228:	e013      	b.n	8004252 <choose_wave_gen+0x14a>
			lookup_tables[t][i] = (i <= half_samples) ? 2048 * (1.0) : 2048 * (-1.0);
 800422a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	429a      	cmp	r2, r3
 8004230:	dc02      	bgt.n	8004238 <choose_wave_gen+0x130>
 8004232:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004236:	e000      	b.n	800423a <choose_wave_gen+0x132>
 8004238:	494a      	ldr	r1, [pc, #296]	; (8004364 <choose_wave_gen+0x25c>)
 800423a:	4a48      	ldr	r2, [pc, #288]	; (800435c <choose_wave_gen+0x254>)
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004244:	005b      	lsls	r3, r3, #1
 8004246:	4413      	add	r3, r2
 8004248:	460a      	mov	r2, r1
 800424a:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < samples; i++) {
 800424c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800424e:	3301      	adds	r3, #1
 8004250:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	429a      	cmp	r2, r3
 8004258:	d8e7      	bhi.n	800422a <choose_wave_gen+0x122>
}
 800425a:	e1e6      	b.n	800462a <choose_wave_gen+0x522>
	} else if(wave == 3){
 800425c:	7bfb      	ldrb	r3, [r7, #15]
 800425e:	2b03      	cmp	r3, #3
 8004260:	d16a      	bne.n	8004338 <choose_wave_gen+0x230>
		int half_samples = samples / 2;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	085b      	lsrs	r3, r3, #1
 8004266:	623b      	str	r3, [r7, #32]
		int first_fourth = samples / 4;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	089b      	lsrs	r3, r3, #2
 800426c:	61fb      	str	r3, [r7, #28]
		int third_fourth = half_samples + first_fourth;
 800426e:	6a3a      	ldr	r2, [r7, #32]
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	4413      	add	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
		for (int i = 0; i < samples; i++) {
 8004276:	2300      	movs	r3, #0
 8004278:	63bb      	str	r3, [r7, #56]	; 0x38
 800427a:	e058      	b.n	800432e <choose_wave_gen+0x226>
			lookup_tables[t][i] = (i <= first_fourth) ?
 800427c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	429a      	cmp	r2, r3
 8004282:	dc16      	bgt.n	80042b2 <choose_wave_gen+0x1aa>
									2048 * ((float)(-i) / (float) samples)
 8004284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004286:	425b      	negs	r3, r3
 8004288:	ee07 3a90 	vmov	s15, r3
 800428c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	ee07 3a90 	vmov	s15, r3
 8004296:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800429a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800429e:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8004358 <choose_wave_gen+0x250>
 80042a2:	ee67 7a87 	vmul.f32	s15, s15, s14
			lookup_tables[t][i] = (i <= first_fourth) ?
 80042a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80042aa:	ee17 3a90 	vmov	r3, s15
 80042ae:	b21b      	sxth	r3, r3
 80042b0:	e032      	b.n	8004318 <choose_wave_gen+0x210>
 80042b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	429a      	cmp	r2, r3
 80042b8:	dc17      	bgt.n	80042ea <choose_wave_gen+0x1e2>
									(i <= third_fourth) ? 2048 * ((float)(i-half_samples) / (float) samples) : 2048 * ((float)(samples-i) / (float) samples);
 80042ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042bc:	6a3b      	ldr	r3, [r7, #32]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	ee07 3a90 	vmov	s15, r3
 80042c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	ee07 3a90 	vmov	s15, r3
 80042ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80042d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042d6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8004358 <choose_wave_gen+0x250>
 80042da:	ee67 7a87 	vmul.f32	s15, s15, s14
			lookup_tables[t][i] = (i <= first_fourth) ?
 80042de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80042e2:	ee17 3a90 	vmov	r3, s15
 80042e6:	b21b      	sxth	r3, r3
 80042e8:	e016      	b.n	8004318 <choose_wave_gen+0x210>
									(i <= third_fourth) ? 2048 * ((float)(i-half_samples) / (float) samples) : 2048 * ((float)(samples-i) / (float) samples);
 80042ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	ee07 3a90 	vmov	s15, r3
 80042f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	ee07 3a90 	vmov	s15, r3
 80042fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004302:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004306:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004358 <choose_wave_gen+0x250>
 800430a:	ee67 7a87 	vmul.f32	s15, s15, s14
			lookup_tables[t][i] = (i <= first_fourth) ?
 800430e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004312:	ee17 3a90 	vmov	r3, s15
 8004316:	b21b      	sxth	r3, r3
 8004318:	4910      	ldr	r1, [pc, #64]	; (800435c <choose_wave_gen+0x254>)
 800431a:	68ba      	ldr	r2, [r7, #8]
 800431c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8004320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004322:	0052      	lsls	r2, r2, #1
 8004324:	440a      	add	r2, r1
 8004326:	8013      	strh	r3, [r2, #0]
		for (int i = 0; i < samples; i++) {
 8004328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800432a:	3301      	adds	r3, #1
 800432c:	63bb      	str	r3, [r7, #56]	; 0x38
 800432e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	429a      	cmp	r2, r3
 8004334:	d8a2      	bhi.n	800427c <choose_wave_gen+0x174>
}
 8004336:	e178      	b.n	800462a <choose_wave_gen+0x522>
	} else if(wave == 4){
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	2b04      	cmp	r3, #4
 800433c:	f040 8149 	bne.w	80045d2 <choose_wave_gen+0x4ca>
		int half_samples = samples / 2;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	085b      	lsrs	r3, r3, #1
 8004344:	62bb      	str	r3, [r7, #40]	; 0x28
		for (int i = 0; i < samples; i++) {
 8004346:	2300      	movs	r3, #0
 8004348:	637b      	str	r3, [r7, #52]	; 0x34
 800434a:	e13c      	b.n	80045c6 <choose_wave_gen+0x4be>
 800434c:	f3af 8000 	nop.w
 8004350:	54442eea 	.word	0x54442eea
 8004354:	401921fb 	.word	0x401921fb
 8004358:	45000000 	.word	0x45000000
 800435c:	20000000 	.word	0x20000000
 8004360:	40a00000 	.word	0x40a00000
 8004364:	fffff800 	.word	0xfffff800
			float harmonic_sample =  sin(2.0 * PI * (float)i / ((float) samples));
 8004368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800436a:	ee07 3a90 	vmov	s15, r3
 800436e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004372:	ee17 0a90 	vmov	r0, s15
 8004376:	f7fc f8e7 	bl	8000548 <__aeabi_f2d>
 800437a:	a3af      	add	r3, pc, #700	; (adr r3, 8004638 <choose_wave_gen+0x530>)
 800437c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004380:	f7fc f93a 	bl	80005f8 <__aeabi_dmul>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4614      	mov	r4, r2
 800438a:	461d      	mov	r5, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	ee07 3a90 	vmov	s15, r3
 8004392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004396:	ee17 0a90 	vmov	r0, s15
 800439a:	f7fc f8d5 	bl	8000548 <__aeabi_f2d>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	4620      	mov	r0, r4
 80043a4:	4629      	mov	r1, r5
 80043a6:	f7fc fa51 	bl	800084c <__aeabi_ddiv>
 80043aa:	4602      	mov	r2, r0
 80043ac:	460b      	mov	r3, r1
 80043ae:	ec43 2b17 	vmov	d7, r2, r3
 80043b2:	eeb0 0a47 	vmov.f32	s0, s14
 80043b6:	eef0 0a67 	vmov.f32	s1, s15
 80043ba:	f00a fe41 	bl	800f040 <sin>
 80043be:	ec53 2b10 	vmov	r2, r3, d0
 80043c2:	4610      	mov	r0, r2
 80043c4:	4619      	mov	r1, r3
 80043c6:	f7fc fbd9 	bl	8000b7c <__aeabi_d2f>
 80043ca:	4603      	mov	r3, r0
 80043cc:	627b      	str	r3, [r7, #36]	; 0x24
			harmonic_sample += sin(2.0 * PI * (float)i * 3 / ((float) samples)) / 3;
 80043ce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80043d0:	f7fc f8ba 	bl	8000548 <__aeabi_f2d>
 80043d4:	4604      	mov	r4, r0
 80043d6:	460d      	mov	r5, r1
 80043d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043da:	ee07 3a90 	vmov	s15, r3
 80043de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043e2:	ee17 0a90 	vmov	r0, s15
 80043e6:	f7fc f8af 	bl	8000548 <__aeabi_f2d>
 80043ea:	a393      	add	r3, pc, #588	; (adr r3, 8004638 <choose_wave_gen+0x530>)
 80043ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f0:	f7fc f902 	bl	80005f8 <__aeabi_dmul>
 80043f4:	4602      	mov	r2, r0
 80043f6:	460b      	mov	r3, r1
 80043f8:	4610      	mov	r0, r2
 80043fa:	4619      	mov	r1, r3
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	4b8f      	ldr	r3, [pc, #572]	; (8004640 <choose_wave_gen+0x538>)
 8004402:	f7fc f8f9 	bl	80005f8 <__aeabi_dmul>
 8004406:	4602      	mov	r2, r0
 8004408:	460b      	mov	r3, r1
 800440a:	4690      	mov	r8, r2
 800440c:	4699      	mov	r9, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	ee07 3a90 	vmov	s15, r3
 8004414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004418:	ee17 0a90 	vmov	r0, s15
 800441c:	f7fc f894 	bl	8000548 <__aeabi_f2d>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	4640      	mov	r0, r8
 8004426:	4649      	mov	r1, r9
 8004428:	f7fc fa10 	bl	800084c <__aeabi_ddiv>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	ec43 2b17 	vmov	d7, r2, r3
 8004434:	eeb0 0a47 	vmov.f32	s0, s14
 8004438:	eef0 0a67 	vmov.f32	s1, s15
 800443c:	f00a fe00 	bl	800f040 <sin>
 8004440:	ec51 0b10 	vmov	r0, r1, d0
 8004444:	f04f 0200 	mov.w	r2, #0
 8004448:	4b7d      	ldr	r3, [pc, #500]	; (8004640 <choose_wave_gen+0x538>)
 800444a:	f7fc f9ff 	bl	800084c <__aeabi_ddiv>
 800444e:	4602      	mov	r2, r0
 8004450:	460b      	mov	r3, r1
 8004452:	4620      	mov	r0, r4
 8004454:	4629      	mov	r1, r5
 8004456:	f7fb ff19 	bl	800028c <__adddf3>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	4610      	mov	r0, r2
 8004460:	4619      	mov	r1, r3
 8004462:	f7fc fb8b 	bl	8000b7c <__aeabi_d2f>
 8004466:	4603      	mov	r3, r0
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
			harmonic_sample += sin(2.0 * PI * (float)i * 7 / ((float) samples)) / 7;
 800446a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800446c:	f7fc f86c 	bl	8000548 <__aeabi_f2d>
 8004470:	4604      	mov	r4, r0
 8004472:	460d      	mov	r5, r1
 8004474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004476:	ee07 3a90 	vmov	s15, r3
 800447a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800447e:	ee17 0a90 	vmov	r0, s15
 8004482:	f7fc f861 	bl	8000548 <__aeabi_f2d>
 8004486:	a36c      	add	r3, pc, #432	; (adr r3, 8004638 <choose_wave_gen+0x530>)
 8004488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800448c:	f7fc f8b4 	bl	80005f8 <__aeabi_dmul>
 8004490:	4602      	mov	r2, r0
 8004492:	460b      	mov	r3, r1
 8004494:	4610      	mov	r0, r2
 8004496:	4619      	mov	r1, r3
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	4b69      	ldr	r3, [pc, #420]	; (8004644 <choose_wave_gen+0x53c>)
 800449e:	f7fc f8ab 	bl	80005f8 <__aeabi_dmul>
 80044a2:	4602      	mov	r2, r0
 80044a4:	460b      	mov	r3, r1
 80044a6:	4690      	mov	r8, r2
 80044a8:	4699      	mov	r9, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	ee07 3a90 	vmov	s15, r3
 80044b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044b4:	ee17 0a90 	vmov	r0, s15
 80044b8:	f7fc f846 	bl	8000548 <__aeabi_f2d>
 80044bc:	4602      	mov	r2, r0
 80044be:	460b      	mov	r3, r1
 80044c0:	4640      	mov	r0, r8
 80044c2:	4649      	mov	r1, r9
 80044c4:	f7fc f9c2 	bl	800084c <__aeabi_ddiv>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	ec43 2b17 	vmov	d7, r2, r3
 80044d0:	eeb0 0a47 	vmov.f32	s0, s14
 80044d4:	eef0 0a67 	vmov.f32	s1, s15
 80044d8:	f00a fdb2 	bl	800f040 <sin>
 80044dc:	ec51 0b10 	vmov	r0, r1, d0
 80044e0:	f04f 0200 	mov.w	r2, #0
 80044e4:	4b57      	ldr	r3, [pc, #348]	; (8004644 <choose_wave_gen+0x53c>)
 80044e6:	f7fc f9b1 	bl	800084c <__aeabi_ddiv>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	4620      	mov	r0, r4
 80044f0:	4629      	mov	r1, r5
 80044f2:	f7fb fecb 	bl	800028c <__adddf3>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4610      	mov	r0, r2
 80044fc:	4619      	mov	r1, r3
 80044fe:	f7fc fb3d 	bl	8000b7c <__aeabi_d2f>
 8004502:	4603      	mov	r3, r0
 8004504:	627b      	str	r3, [r7, #36]	; 0x24
			harmonic_sample += sin(2.0 * PI * (float)i * 8 / ((float) samples)) / 8;
 8004506:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004508:	f7fc f81e 	bl	8000548 <__aeabi_f2d>
 800450c:	4604      	mov	r4, r0
 800450e:	460d      	mov	r5, r1
 8004510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004512:	ee07 3a90 	vmov	s15, r3
 8004516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800451a:	ee17 0a90 	vmov	r0, s15
 800451e:	f7fc f813 	bl	8000548 <__aeabi_f2d>
 8004522:	a345      	add	r3, pc, #276	; (adr r3, 8004638 <choose_wave_gen+0x530>)
 8004524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004528:	f7fc f866 	bl	80005f8 <__aeabi_dmul>
 800452c:	4602      	mov	r2, r0
 800452e:	460b      	mov	r3, r1
 8004530:	4610      	mov	r0, r2
 8004532:	4619      	mov	r1, r3
 8004534:	f04f 0200 	mov.w	r2, #0
 8004538:	4b43      	ldr	r3, [pc, #268]	; (8004648 <choose_wave_gen+0x540>)
 800453a:	f7fc f85d 	bl	80005f8 <__aeabi_dmul>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	4690      	mov	r8, r2
 8004544:	4699      	mov	r9, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	ee07 3a90 	vmov	s15, r3
 800454c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004550:	ee17 0a90 	vmov	r0, s15
 8004554:	f7fb fff8 	bl	8000548 <__aeabi_f2d>
 8004558:	4602      	mov	r2, r0
 800455a:	460b      	mov	r3, r1
 800455c:	4640      	mov	r0, r8
 800455e:	4649      	mov	r1, r9
 8004560:	f7fc f974 	bl	800084c <__aeabi_ddiv>
 8004564:	4602      	mov	r2, r0
 8004566:	460b      	mov	r3, r1
 8004568:	ec43 2b17 	vmov	d7, r2, r3
 800456c:	eeb0 0a47 	vmov.f32	s0, s14
 8004570:	eef0 0a67 	vmov.f32	s1, s15
 8004574:	f00a fd64 	bl	800f040 <sin>
 8004578:	ec51 0b10 	vmov	r0, r1, d0
 800457c:	f04f 0200 	mov.w	r2, #0
 8004580:	4b31      	ldr	r3, [pc, #196]	; (8004648 <choose_wave_gen+0x540>)
 8004582:	f7fc f963 	bl	800084c <__aeabi_ddiv>
 8004586:	4602      	mov	r2, r0
 8004588:	460b      	mov	r3, r1
 800458a:	4620      	mov	r0, r4
 800458c:	4629      	mov	r1, r5
 800458e:	f7fb fe7d 	bl	800028c <__adddf3>
 8004592:	4602      	mov	r2, r0
 8004594:	460b      	mov	r3, r1
 8004596:	4610      	mov	r0, r2
 8004598:	4619      	mov	r1, r3
 800459a:	f7fc faef 	bl	8000b7c <__aeabi_d2f>
 800459e:	4603      	mov	r3, r0
 80045a0:	627b      	str	r3, [r7, #36]	; 0x24
			lookup_tables[t][i] 	= (harmonic_sample);
 80045a2:	4a2a      	ldr	r2, [pc, #168]	; (800464c <choose_wave_gen+0x544>)
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80045aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ac:	005b      	lsls	r3, r3, #1
 80045ae:	4413      	add	r3, r2
 80045b0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80045b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80045b8:	ee17 2a90 	vmov	r2, s15
 80045bc:	b212      	sxth	r2, r2
 80045be:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < samples; i++) {
 80045c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045c2:	3301      	adds	r3, #1
 80045c4:	637b      	str	r3, [r7, #52]	; 0x34
 80045c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	f63f aecc 	bhi.w	8004368 <choose_wave_gen+0x260>
}
 80045d0:	e02b      	b.n	800462a <choose_wave_gen+0x522>
		int half_samples = samples / 2;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	085b      	lsrs	r3, r3, #1
 80045d6:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int i = 0; i < samples; i++) {
 80045d8:	2300      	movs	r3, #0
 80045da:	633b      	str	r3, [r7, #48]	; 0x30
 80045dc:	e021      	b.n	8004622 <choose_wave_gen+0x51a>
			lookup_tables[t][i] = (i <= half_samples) ? 2048 * ((float)(i-half_samples) / (float) samples) : 2048 * ((float)(i-half_samples) / (float) samples);
 80045de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	ee07 3a90 	vmov	s15, r3
 80045e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	ee07 3a90 	vmov	s15, r3
 80045f2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80045f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045fa:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004650 <choose_wave_gen+0x548>
 80045fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004602:	4a12      	ldr	r2, [pc, #72]	; (800464c <choose_wave_gen+0x544>)
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800460a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800460c:	005b      	lsls	r3, r3, #1
 800460e:	4413      	add	r3, r2
 8004610:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004614:	ee17 2a90 	vmov	r2, s15
 8004618:	b212      	sxth	r2, r2
 800461a:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < samples; i++) {
 800461c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800461e:	3301      	adds	r3, #1
 8004620:	633b      	str	r3, [r7, #48]	; 0x30
 8004622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	429a      	cmp	r2, r3
 8004628:	d8d9      	bhi.n	80045de <choose_wave_gen+0x4d6>
}
 800462a:	bf00      	nop
 800462c:	3748      	adds	r7, #72	; 0x48
 800462e:	46bd      	mov	sp, r7
 8004630:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004634:	f3af 8000 	nop.w
 8004638:	54442eea 	.word	0x54442eea
 800463c:	401921fb 	.word	0x401921fb
 8004640:	40080000 	.word	0x40080000
 8004644:	401c0000 	.word	0x401c0000
 8004648:	40200000 	.word	0x40200000
 800464c:	20000000 	.word	0x20000000
 8004650:	45000000 	.word	0x45000000

08004654 <HAL_CAN_RxFifo0MsgPendingCallback>:
//
//	}
//
//}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]

	CAN_MSG_t RX;
	CAN_RX(&RX.ID, RX.Message);
 800465c:	f107 020c 	add.w	r2, r7, #12
 8004660:	f107 030c 	add.w	r3, r7, #12
 8004664:	3308      	adds	r3, #8
 8004666:	4611      	mov	r1, r2
 8004668:	4618      	mov	r0, r3
 800466a:	f7ff faed 	bl	8003c48 <CAN_RX>
	osMessageQueuePut(msgInQHandle, &RX.Message, 0, 0);
 800466e:	4b06      	ldr	r3, [pc, #24]	; (8004688 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8004670:	6818      	ldr	r0, [r3, #0]
 8004672:	f107 010c 	add.w	r1, r7, #12
 8004676:	2300      	movs	r3, #0
 8004678:	2200      	movs	r2, #0
 800467a:	f006 fd33 	bl	800b0e4 <osMessageQueuePut>

}
 800467e:	bf00      	nop
 8004680:	3718      	adds	r7, #24
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	2000057c 	.word	0x2000057c

0800468c <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]

	osSemaphoreRelease(CAN_TX_SemaphoreHandle);
 8004694:	4b04      	ldr	r3, [pc, #16]	; (80046a8 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f006 fc6b 	bl	800af74 <osSemaphoreRelease>

}
 800469e:	bf00      	nop
 80046a0:	3708      	adds	r7, #8
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	2000058c 	.word	0x2000058c

080046ac <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]

	osSemaphoreRelease(CAN_TX_SemaphoreHandle);
 80046b4:	4b04      	ldr	r3, [pc, #16]	; (80046c8 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4618      	mov	r0, r3
 80046ba:	f006 fc5b 	bl	800af74 <osSemaphoreRelease>

}
 80046be:	bf00      	nop
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	2000058c 	.word	0x2000058c

080046cc <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]

	osSemaphoreRelease(CAN_TX_SemaphoreHandle);
 80046d4:	4b04      	ldr	r3, [pc, #16]	; (80046e8 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4618      	mov	r0, r3
 80046da:	f006 fc4b 	bl	800af74 <osSemaphoreRelease>

}
 80046de:	bf00      	nop
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	2000058c 	.word	0x2000058c

080046ec <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80046f4:	2001      	movs	r0, #1
 80046f6:	f006 fa39 	bl	800ab6c <osDelay>
 80046fa:	e7fb      	b.n	80046f4 <StartDefaultTask+0x8>

080046fc <scanKeysTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_scanKeysTask */
void scanKeysTask(void *argument)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN scanKeysTask */

	const TickType_t xFrequency = 50 / portTICK_PERIOD_MS;
 8004704:	2332      	movs	r3, #50	; 0x32
 8004706:	617b      	str	r3, [r7, #20]
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004708:	f008 fadc 	bl	800ccc4 <xTaskGetTickCount>
 800470c:	4603      	mov	r3, r0
 800470e:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for (;;) {

		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8004710:	f107 030c 	add.w	r3, r7, #12
 8004714:	6979      	ldr	r1, [r7, #20]
 8004716:	4618      	mov	r0, r3
 8004718:	f008 f906 	bl	800c928 <vTaskDelayUntil>

		uint16_t localKeys = readKeys();
 800471c:	f7ff fbd5 	bl	8003eca <readKeys>
 8004720:	4603      	mov	r3, r0
 8004722:	827b      	strh	r3, [r7, #18]
		uint16_t localKnobs = readKnobs();
 8004724:	f7ff fbfa 	bl	8003f1c <readKnobs>
 8004728:	4603      	mov	r3, r0
 800472a:	823b      	strh	r3, [r7, #16]
//		serialPrint("keys: ");
//		serialPrintln(key_s);
//		serialPrint("knobs: ");
//		serialPrintln(knobs_s);

		scanKnob(localKnobs, (uint16_t) prev_knobs, 3);
 800472c:	4b0b      	ldr	r3, [pc, #44]	; (800475c <scanKeysTask+0x60>)
 800472e:	881b      	ldrh	r3, [r3, #0]
 8004730:	b299      	uxth	r1, r3
 8004732:	8a3b      	ldrh	r3, [r7, #16]
 8004734:	2203      	movs	r2, #3
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff fc64 	bl	8004004 <scanKnob>

		osMutexAcquire(keysMutexHandle, osWaitForever);
 800473c:	4b08      	ldr	r3, [pc, #32]	; (8004760 <scanKeysTask+0x64>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f04f 31ff 	mov.w	r1, #4294967295
 8004744:	4618      	mov	r0, r3
 8004746:	f006 fab2 	bl	800acae <osMutexAcquire>
		__atomic_store_n(&DMAkeys, localKeys, __ATOMIC_RELAXED);
 800474a:	8a7b      	ldrh	r3, [r7, #18]
 800474c:	4a05      	ldr	r2, [pc, #20]	; (8004764 <scanKeysTask+0x68>)
 800474e:	6013      	str	r3, [r2, #0]
		osMutexRelease(keysMutexHandle);
 8004750:	4b03      	ldr	r3, [pc, #12]	; (8004760 <scanKeysTask+0x64>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4618      	mov	r0, r3
 8004756:	f006 faf5 	bl	800ad44 <osMutexRelease>
	for (;;) {
 800475a:	e7d9      	b.n	8004710 <scanKeysTask+0x14>
 800475c:	20000034 	.word	0x20000034
 8004760:	20000584 	.word	0x20000584
 8004764:	20001fac 	.word	0x20001fac

08004768 <displayUpdateTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_displayUpdateTask */
void displayUpdateTask(void *argument)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b094      	sub	sp, #80	; 0x50
 800476c:	af04      	add	r7, sp, #16
 800476e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN displayUpdateTask */

	const TickType_t xFrequency = 100 / portTICK_PERIOD_MS;
 8004770:	2364      	movs	r3, #100	; 0x64
 8004772:	63fb      	str	r3, [r7, #60]	; 0x3c
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8004774:	f008 faa6 	bl	800ccc4 <xTaskGetTickCount>
 8004778:	4603      	mov	r3, r0
 800477a:	637b      	str	r3, [r7, #52]	; 0x34

	/* Infinite loop */
	for (;;) {

		vTaskDelayUntil(&xLastWakeTime, xFrequency);
 800477c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004780:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004782:	4618      	mov	r0, r3
 8004784:	f008 f8d0 	bl	800c928 <vTaskDelayUntil>

		osMutexAcquire(keysMutexHandle, osWaitForever);
 8004788:	4b3a      	ldr	r3, [pc, #232]	; (8004874 <displayUpdateTask+0x10c>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f04f 31ff 	mov.w	r1, #4294967295
 8004790:	4618      	mov	r0, r3
 8004792:	f006 fa8c 	bl	800acae <osMutexAcquire>

		uint16_t localKeys = __atomic_load_n(&keys, __ATOMIC_RELAXED);
 8004796:	4b38      	ldr	r3, [pc, #224]	; (8004878 <displayUpdateTask+0x110>)
 8004798:	881b      	ldrh	r3, [r3, #0]
 800479a:	877b      	strh	r3, [r7, #58]	; 0x3a

		osMutexRelease(keysMutexHandle);
 800479c:	4b35      	ldr	r3, [pc, #212]	; (8004874 <displayUpdateTask+0x10c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f006 facf 	bl	800ad44 <osMutexRelease>
		osMutexRelease(knobsMutexHandle);
 80047a6:	4b35      	ldr	r3, [pc, #212]	; (800487c <displayUpdateTask+0x114>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f006 faca 	bl	800ad44 <osMutexRelease>

		u8g2_ClearBuffer(&u8g2);
 80047b0:	4833      	ldr	r0, [pc, #204]	; (8004880 <displayUpdateTask+0x118>)
 80047b2:	f7fc fc48 	bl	8001046 <u8g2_ClearBuffer>
		u8g2_SetFont(&u8g2, u8g2_font_new3x9pixelfont_tr);
 80047b6:	4933      	ldr	r1, [pc, #204]	; (8004884 <displayUpdateTask+0x11c>)
 80047b8:	4831      	ldr	r0, [pc, #196]	; (8004880 <displayUpdateTask+0x118>)
 80047ba:	f7fd fca1 	bl	8002100 <u8g2_SetFont>

//		PRINTING THE CAN RECEIVED MESSAGE and ID
		char hexID[3];
		sprintf(hexID, "%lX", RX.ID);
 80047be:	4b32      	ldr	r3, [pc, #200]	; (8004888 <displayUpdateTask+0x120>)
 80047c0:	689a      	ldr	r2, [r3, #8]
 80047c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80047c6:	4931      	ldr	r1, [pc, #196]	; (800488c <displayUpdateTask+0x124>)
 80047c8:	4618      	mov	r0, r3
 80047ca:	f00a f87f 	bl	800e8cc <siprintf>
		u8g2_DrawStr(&u8g2, 2, 7, "Rid:");
 80047ce:	4b30      	ldr	r3, [pc, #192]	; (8004890 <displayUpdateTask+0x128>)
 80047d0:	2207      	movs	r2, #7
 80047d2:	2102      	movs	r1, #2
 80047d4:	482a      	ldr	r0, [pc, #168]	; (8004880 <displayUpdateTask+0x118>)
 80047d6:	f7fd fbd7 	bl	8001f88 <u8g2_DrawStr>
		u8g2_DrawStr(&u8g2, 15, 7, hexID);
 80047da:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80047de:	2207      	movs	r2, #7
 80047e0:	210f      	movs	r1, #15
 80047e2:	4827      	ldr	r0, [pc, #156]	; (8004880 <displayUpdateTask+0x118>)
 80047e4:	f7fd fbd0 	bl	8001f88 <u8g2_DrawStr>
                //
                //
//                uint32_t localDMAkeys2 = __atomic_load_n(&DMAkeys2, __ATOMIC_RELAXED);

                char buf[20];
                sprintf(buf, "%x", RX.Message[1]);
 80047e8:	4b27      	ldr	r3, [pc, #156]	; (8004888 <displayUpdateTask+0x120>)
 80047ea:	785b      	ldrb	r3, [r3, #1]
 80047ec:	461a      	mov	r2, r3
 80047ee:	f107 031c 	add.w	r3, r7, #28
 80047f2:	4928      	ldr	r1, [pc, #160]	; (8004894 <displayUpdateTask+0x12c>)
 80047f4:	4618      	mov	r0, r3
 80047f6:	f00a f869 	bl	800e8cc <siprintf>
                serialPrintln(buf);
 80047fa:	f107 031c 	add.w	r3, r7, #28
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff f8da 	bl	80039b8 <serialPrintln>

//		PRINTING VOLUME
		u8g2_DrawButtonUTF8(&u8g2, 105, 30, U8G2_BTN_BW1, 18,  4,  1, "Vol:");
 8004804:	4b24      	ldr	r3, [pc, #144]	; (8004898 <displayUpdateTask+0x130>)
 8004806:	9303      	str	r3, [sp, #12]
 8004808:	2301      	movs	r3, #1
 800480a:	9302      	str	r3, [sp, #8]
 800480c:	2304      	movs	r3, #4
 800480e:	9301      	str	r3, [sp, #4]
 8004810:	2312      	movs	r3, #18
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	2301      	movs	r3, #1
 8004816:	221e      	movs	r2, #30
 8004818:	2169      	movs	r1, #105	; 0x69
 800481a:	4819      	ldr	r0, [pc, #100]	; (8004880 <displayUpdateTask+0x118>)
 800481c:	f7fc fde0 	bl	80013e0 <u8g2_DrawButtonUTF8>
		char volume_s[16];
		sprintf(volume_s, "%x", volume);
 8004820:	4b1e      	ldr	r3, [pc, #120]	; (800489c <displayUpdateTask+0x134>)
 8004822:	881b      	ldrh	r3, [r3, #0]
 8004824:	461a      	mov	r2, r3
 8004826:	f107 030c 	add.w	r3, r7, #12
 800482a:	491a      	ldr	r1, [pc, #104]	; (8004894 <displayUpdateTask+0x12c>)
 800482c:	4618      	mov	r0, r3
 800482e:	f00a f84d 	bl	800e8cc <siprintf>
		u8g2_DrawStr(&u8g2, 118, 30, volume_s);
 8004832:	f107 030c 	add.w	r3, r7, #12
 8004836:	221e      	movs	r2, #30
 8004838:	2176      	movs	r1, #118	; 0x76
 800483a:	4811      	ldr	r0, [pc, #68]	; (8004880 <displayUpdateTask+0x118>)
 800483c:	f7fd fba4 	bl	8001f88 <u8g2_DrawStr>

//		PRINTING PET
		u8g2_SetFont(&u8g2, u8g2_font_ncenB08_tr);
 8004840:	4917      	ldr	r1, [pc, #92]	; (80048a0 <displayUpdateTask+0x138>)
 8004842:	480f      	ldr	r0, [pc, #60]	; (8004880 <displayUpdateTask+0x118>)
 8004844:	f7fd fc5c 	bl	8002100 <u8g2_SetFont>
		if (localKeys == 0x0FFF) {
 8004848:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800484a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800484e:	4293      	cmp	r3, r2
 8004850:	d106      	bne.n	8004860 <displayUpdateTask+0xf8>

			u8g2_DrawStr(&u8g2, 2, 30, "- ^_^ -");
 8004852:	4b14      	ldr	r3, [pc, #80]	; (80048a4 <displayUpdateTask+0x13c>)
 8004854:	221e      	movs	r2, #30
 8004856:	2102      	movs	r1, #2
 8004858:	4809      	ldr	r0, [pc, #36]	; (8004880 <displayUpdateTask+0x118>)
 800485a:	f7fd fb95 	bl	8001f88 <u8g2_DrawStr>
 800485e:	e005      	b.n	800486c <displayUpdateTask+0x104>

		} else {

			u8g2_DrawStr(&u8g2, 2, 30, "- ^0^ -");
 8004860:	4b11      	ldr	r3, [pc, #68]	; (80048a8 <displayUpdateTask+0x140>)
 8004862:	221e      	movs	r2, #30
 8004864:	2102      	movs	r1, #2
 8004866:	4806      	ldr	r0, [pc, #24]	; (8004880 <displayUpdateTask+0x118>)
 8004868:	f7fd fb8e 	bl	8001f88 <u8g2_DrawStr>

		}

		u8g2_SendBuffer(&u8g2);
 800486c:	4804      	ldr	r0, [pc, #16]	; (8004880 <displayUpdateTask+0x118>)
 800486e:	f7fc fc5d 	bl	800112c <u8g2_SendBuffer>
	for (;;) {
 8004872:	e783      	b.n	800477c <displayUpdateTask+0x14>
 8004874:	20000584 	.word	0x20000584
 8004878:	20000030 	.word	0x20000030
 800487c:	20000588 	.word	0x20000588
 8004880:	20001fb0 	.word	0x20001fb0
 8004884:	080101d4 	.word	0x080101d4
 8004888:	20002044 	.word	0x20002044
 800488c:	08010194 	.word	0x08010194
 8004890:	08010198 	.word	0x08010198
 8004894:	080101a0 	.word	0x080101a0
 8004898:	080101a4 	.word	0x080101a4
 800489c:	20000036 	.word	0x20000036
 80048a0:	080104e0 	.word	0x080104e0
 80048a4:	080101ac 	.word	0x080101ac
 80048a8:	080101b4 	.word	0x080101b4

080048ac <CAN_Transmit>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_CAN_Transmit */
void CAN_Transmit(void *argument)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]

	CAN_MSG_t TX;

	for (;;) {

		osMessageQueueGet(msgOutQHandle, &TX, NULL, osWaitForever);
 80048b4:	4b0b      	ldr	r3, [pc, #44]	; (80048e4 <CAN_Transmit+0x38>)
 80048b6:	6818      	ldr	r0, [r3, #0]
 80048b8:	f107 010c 	add.w	r1, r7, #12
 80048bc:	f04f 33ff 	mov.w	r3, #4294967295
 80048c0:	2200      	movs	r2, #0
 80048c2:	f006 fc6f 	bl	800b1a4 <osMessageQueueGet>
		osSemaphoreAcquire(CAN_TX_SemaphoreHandle, osWaitForever);
 80048c6:	4b08      	ldr	r3, [pc, #32]	; (80048e8 <CAN_Transmit+0x3c>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f04f 31ff 	mov.w	r1, #4294967295
 80048ce:	4618      	mov	r0, r3
 80048d0:	f006 fafe 	bl	800aed0 <osSemaphoreAcquire>
		CAN_TX(TX.ID, TX.Message);
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f107 020c 	add.w	r2, r7, #12
 80048da:	4611      	mov	r1, r2
 80048dc:	4618      	mov	r0, r3
 80048de:	f7ff f981 	bl	8003be4 <CAN_TX>
		osMessageQueueGet(msgOutQHandle, &TX, NULL, osWaitForever);
 80048e2:	e7e7      	b.n	80048b4 <CAN_Transmit+0x8>
 80048e4:	20000580 	.word	0x20000580
 80048e8:	2000058c 	.word	0x2000058c

080048ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM16) {
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a04      	ldr	r2, [pc, #16]	; (800490c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d101      	bne.n	8004902 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80048fe:	f000 fbc7 	bl	8005090 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8004902:	bf00      	nop
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	40014400 	.word	0x40014400

08004910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004914:	b672      	cpsid	i
}
 8004916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004918:	e7fe      	b.n	8004918 <Error_Handler+0x8>
	...

0800491c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b082      	sub	sp, #8
 8004920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004922:	4b11      	ldr	r3, [pc, #68]	; (8004968 <HAL_MspInit+0x4c>)
 8004924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004926:	4a10      	ldr	r2, [pc, #64]	; (8004968 <HAL_MspInit+0x4c>)
 8004928:	f043 0301 	orr.w	r3, r3, #1
 800492c:	6613      	str	r3, [r2, #96]	; 0x60
 800492e:	4b0e      	ldr	r3, [pc, #56]	; (8004968 <HAL_MspInit+0x4c>)
 8004930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004932:	f003 0301 	and.w	r3, r3, #1
 8004936:	607b      	str	r3, [r7, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800493a:	4b0b      	ldr	r3, [pc, #44]	; (8004968 <HAL_MspInit+0x4c>)
 800493c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493e:	4a0a      	ldr	r2, [pc, #40]	; (8004968 <HAL_MspInit+0x4c>)
 8004940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004944:	6593      	str	r3, [r2, #88]	; 0x58
 8004946:	4b08      	ldr	r3, [pc, #32]	; (8004968 <HAL_MspInit+0x4c>)
 8004948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800494a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800494e:	603b      	str	r3, [r7, #0]
 8004950:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004952:	2200      	movs	r2, #0
 8004954:	210f      	movs	r1, #15
 8004956:	f06f 0001 	mvn.w	r0, #1
 800495a:	f002 f9c9 	bl	8006cf0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800495e:	bf00      	nop
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}
 8004966:	bf00      	nop
 8004968:	40021000 	.word	0x40021000

0800496c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b09e      	sub	sp, #120	; 0x78
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004974:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	605a      	str	r2, [r3, #4]
 800497e:	609a      	str	r2, [r3, #8]
 8004980:	60da      	str	r2, [r3, #12]
 8004982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004984:	f107 0310 	add.w	r3, r7, #16
 8004988:	2254      	movs	r2, #84	; 0x54
 800498a:	2100      	movs	r1, #0
 800498c:	4618      	mov	r0, r3
 800498e:	f009 fe87 	bl	800e6a0 <memset>
  if(hadc->Instance==ADC1)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a25      	ldr	r2, [pc, #148]	; (8004a2c <HAL_ADC_MspInit+0xc0>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d143      	bne.n	8004a24 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800499c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049a0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80049a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80049a6:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80049a8:	2301      	movs	r3, #1
 80049aa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80049ac:	2301      	movs	r3, #1
 80049ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80049b0:	2310      	movs	r3, #16
 80049b2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80049b4:	2307      	movs	r3, #7
 80049b6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80049b8:	2302      	movs	r3, #2
 80049ba:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80049bc:	2302      	movs	r3, #2
 80049be:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80049c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049c6:	f107 0310 	add.w	r3, r7, #16
 80049ca:	4618      	mov	r0, r3
 80049cc:	f004 fb6e 	bl	80090ac <HAL_RCCEx_PeriphCLKConfig>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80049d6:	f7ff ff9b 	bl	8004910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80049da:	4b15      	ldr	r3, [pc, #84]	; (8004a30 <HAL_ADC_MspInit+0xc4>)
 80049dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049de:	4a14      	ldr	r2, [pc, #80]	; (8004a30 <HAL_ADC_MspInit+0xc4>)
 80049e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049e6:	4b12      	ldr	r3, [pc, #72]	; (8004a30 <HAL_ADC_MspInit+0xc4>)
 80049e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049ee:	60fb      	str	r3, [r7, #12]
 80049f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f2:	4b0f      	ldr	r3, [pc, #60]	; (8004a30 <HAL_ADC_MspInit+0xc4>)
 80049f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f6:	4a0e      	ldr	r2, [pc, #56]	; (8004a30 <HAL_ADC_MspInit+0xc4>)
 80049f8:	f043 0301 	orr.w	r3, r3, #1
 80049fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049fe:	4b0c      	ldr	r3, [pc, #48]	; (8004a30 <HAL_ADC_MspInit+0xc4>)
 8004a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	60bb      	str	r3, [r7, #8]
 8004a08:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = JOYY_Pin|JOYX_Pin;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004a0e:	230b      	movs	r3, #11
 8004a10:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a12:	2300      	movs	r3, #0
 8004a14:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a16:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a20:	f002 fe92 	bl	8007748 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004a24:	bf00      	nop
 8004a26:	3778      	adds	r7, #120	; 0x78
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	50040000 	.word	0x50040000
 8004a30:	40021000 	.word	0x40021000

08004a34 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b08a      	sub	sp, #40	; 0x28
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a3c:	f107 0314 	add.w	r3, r7, #20
 8004a40:	2200      	movs	r2, #0
 8004a42:	601a      	str	r2, [r3, #0]
 8004a44:	605a      	str	r2, [r3, #4]
 8004a46:	609a      	str	r2, [r3, #8]
 8004a48:	60da      	str	r2, [r3, #12]
 8004a4a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a29      	ldr	r2, [pc, #164]	; (8004af8 <HAL_CAN_MspInit+0xc4>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d14b      	bne.n	8004aee <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004a56:	4b29      	ldr	r3, [pc, #164]	; (8004afc <HAL_CAN_MspInit+0xc8>)
 8004a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a5a:	4a28      	ldr	r2, [pc, #160]	; (8004afc <HAL_CAN_MspInit+0xc8>)
 8004a5c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a60:	6593      	str	r3, [r2, #88]	; 0x58
 8004a62:	4b26      	ldr	r3, [pc, #152]	; (8004afc <HAL_CAN_MspInit+0xc8>)
 8004a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a6a:	613b      	str	r3, [r7, #16]
 8004a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a6e:	4b23      	ldr	r3, [pc, #140]	; (8004afc <HAL_CAN_MspInit+0xc8>)
 8004a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a72:	4a22      	ldr	r2, [pc, #136]	; (8004afc <HAL_CAN_MspInit+0xc8>)
 8004a74:	f043 0301 	orr.w	r3, r3, #1
 8004a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a7a:	4b20      	ldr	r3, [pc, #128]	; (8004afc <HAL_CAN_MspInit+0xc8>)
 8004a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	60fb      	str	r3, [r7, #12]
 8004a84:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004a86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a90:	2301      	movs	r3, #1
 8004a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004a94:	2301      	movs	r3, #1
 8004a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004a98:	2309      	movs	r3, #9
 8004a9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a9c:	f107 0314 	add.w	r3, r7, #20
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004aa6:	f002 fe4f 	bl	8007748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ab0:	2302      	movs	r3, #2
 8004ab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004abc:	2309      	movs	r3, #9
 8004abe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ac0:	f107 0314 	add.w	r3, r7, #20
 8004ac4:	4619      	mov	r1, r3
 8004ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004aca:	f002 fe3d 	bl	8007748 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 6, 0);
 8004ace:	2200      	movs	r2, #0
 8004ad0:	2106      	movs	r1, #6
 8004ad2:	2013      	movs	r0, #19
 8004ad4:	f002 f90c 	bl	8006cf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004ad8:	2013      	movs	r0, #19
 8004ada:	f002 f925 	bl	8006d28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 6, 0);
 8004ade:	2200      	movs	r2, #0
 8004ae0:	2106      	movs	r1, #6
 8004ae2:	2014      	movs	r0, #20
 8004ae4:	f002 f904 	bl	8006cf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004ae8:	2014      	movs	r0, #20
 8004aea:	f002 f91d 	bl	8006d28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004aee:	bf00      	nop
 8004af0:	3728      	adds	r7, #40	; 0x28
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40006400 	.word	0x40006400
 8004afc:	40021000 	.word	0x40021000

08004b00 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b08a      	sub	sp, #40	; 0x28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b08:	f107 0314 	add.w	r3, r7, #20
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	605a      	str	r2, [r3, #4]
 8004b12:	609a      	str	r2, [r3, #8]
 8004b14:	60da      	str	r2, [r3, #12]
 8004b16:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a2f      	ldr	r2, [pc, #188]	; (8004bdc <HAL_DAC_MspInit+0xdc>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d158      	bne.n	8004bd4 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004b22:	4b2f      	ldr	r3, [pc, #188]	; (8004be0 <HAL_DAC_MspInit+0xe0>)
 8004b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b26:	4a2e      	ldr	r2, [pc, #184]	; (8004be0 <HAL_DAC_MspInit+0xe0>)
 8004b28:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b2c:	6593      	str	r3, [r2, #88]	; 0x58
 8004b2e:	4b2c      	ldr	r3, [pc, #176]	; (8004be0 <HAL_DAC_MspInit+0xe0>)
 8004b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b36:	613b      	str	r3, [r7, #16]
 8004b38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b3a:	4b29      	ldr	r3, [pc, #164]	; (8004be0 <HAL_DAC_MspInit+0xe0>)
 8004b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b3e:	4a28      	ldr	r2, [pc, #160]	; (8004be0 <HAL_DAC_MspInit+0xe0>)
 8004b40:	f043 0301 	orr.w	r3, r3, #1
 8004b44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b46:	4b26      	ldr	r3, [pc, #152]	; (8004be0 <HAL_DAC_MspInit+0xe0>)
 8004b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	60fb      	str	r3, [r7, #12]
 8004b50:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = OUTR_Pin|OUTL_Pin;
 8004b52:	2330      	movs	r3, #48	; 0x30
 8004b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b56:	2303      	movs	r3, #3
 8004b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b5e:	f107 0314 	add.w	r3, r7, #20
 8004b62:	4619      	mov	r1, r3
 8004b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b68:	f002 fdee 	bl	8007748 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8004b6c:	4b1d      	ldr	r3, [pc, #116]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b6e:	4a1e      	ldr	r2, [pc, #120]	; (8004be8 <HAL_DAC_MspInit+0xe8>)
 8004b70:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8004b72:	4b1c      	ldr	r3, [pc, #112]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b74:	2206      	movs	r2, #6
 8004b76:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b78:	4b1a      	ldr	r3, [pc, #104]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b7a:	2210      	movs	r2, #16
 8004b7c:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b7e:	4b19      	ldr	r3, [pc, #100]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004b84:	4b17      	ldr	r3, [pc, #92]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b86:	2280      	movs	r2, #128	; 0x80
 8004b88:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004b8a:	4b16      	ldr	r3, [pc, #88]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b90:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004b92:	4b14      	ldr	r3, [pc, #80]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b94:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b98:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8004b9a:	4b12      	ldr	r3, [pc, #72]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8004ba0:	4b10      	ldr	r3, [pc, #64]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004ba2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ba6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8004ba8:	480e      	ldr	r0, [pc, #56]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004baa:	f002 fbd5 	bl	8007358 <HAL_DMA_Init>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8004bb4:	f7ff feac 	bl	8004910 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a0a      	ldr	r2, [pc, #40]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004bbc:	609a      	str	r2, [r3, #8]
 8004bbe:	4a09      	ldr	r2, [pc, #36]	; (8004be4 <HAL_DAC_MspInit+0xe4>)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2105      	movs	r1, #5
 8004bc8:	2036      	movs	r0, #54	; 0x36
 8004bca:	f002 f891 	bl	8006cf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004bce:	2036      	movs	r0, #54	; 0x36
 8004bd0:	f002 f8aa 	bl	8006d28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8004bd4:	bf00      	nop
 8004bd6:	3728      	adds	r7, #40	; 0x28
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40007400 	.word	0x40007400
 8004be0:	40021000 	.word	0x40021000
 8004be4:	20000368 	.word	0x20000368
 8004be8:	40020030 	.word	0x40020030

08004bec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b09e      	sub	sp, #120	; 0x78
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bf4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	605a      	str	r2, [r3, #4]
 8004bfe:	609a      	str	r2, [r3, #8]
 8004c00:	60da      	str	r2, [r3, #12]
 8004c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c04:	f107 0310 	add.w	r3, r7, #16
 8004c08:	2254      	movs	r2, #84	; 0x54
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f009 fd47 	bl	800e6a0 <memset>
  if(hi2c->Instance==I2C1)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a1e      	ldr	r2, [pc, #120]	; (8004c90 <HAL_I2C_MspInit+0xa4>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d135      	bne.n	8004c88 <HAL_I2C_MspInit+0x9c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004c1c:	2340      	movs	r3, #64	; 0x40
 8004c1e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004c20:	2300      	movs	r3, #0
 8004c22:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c24:	f107 0310 	add.w	r3, r7, #16
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f004 fa3f 	bl	80090ac <HAL_RCCEx_PeriphCLKConfig>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004c34:	f7ff fe6c 	bl	8004910 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c38:	4b16      	ldr	r3, [pc, #88]	; (8004c94 <HAL_I2C_MspInit+0xa8>)
 8004c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c3c:	4a15      	ldr	r2, [pc, #84]	; (8004c94 <HAL_I2C_MspInit+0xa8>)
 8004c3e:	f043 0302 	orr.w	r3, r3, #2
 8004c42:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c44:	4b13      	ldr	r3, [pc, #76]	; (8004c94 <HAL_I2C_MspInit+0xa8>)
 8004c46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	60fb      	str	r3, [r7, #12]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004c50:	23c0      	movs	r3, #192	; 0xc0
 8004c52:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c54:	2312      	movs	r3, #18
 8004c56:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c60:	2304      	movs	r3, #4
 8004c62:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c64:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004c68:	4619      	mov	r1, r3
 8004c6a:	480b      	ldr	r0, [pc, #44]	; (8004c98 <HAL_I2C_MspInit+0xac>)
 8004c6c:	f002 fd6c 	bl	8007748 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c70:	4b08      	ldr	r3, [pc, #32]	; (8004c94 <HAL_I2C_MspInit+0xa8>)
 8004c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c74:	4a07      	ldr	r2, [pc, #28]	; (8004c94 <HAL_I2C_MspInit+0xa8>)
 8004c76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c7a:	6593      	str	r3, [r2, #88]	; 0x58
 8004c7c:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <HAL_I2C_MspInit+0xa8>)
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c84:	60bb      	str	r3, [r7, #8]
 8004c86:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004c88:	bf00      	nop
 8004c8a:	3778      	adds	r7, #120	; 0x78
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40005400 	.word	0x40005400
 8004c94:	40021000 	.word	0x40021000
 8004c98:	48000400 	.word	0x48000400

08004c9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cac:	d10c      	bne.n	8004cc8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004cae:	4b1e      	ldr	r3, [pc, #120]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb2:	4a1d      	ldr	r2, [pc, #116]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004cb4:	f043 0301 	orr.w	r3, r3, #1
 8004cb8:	6593      	str	r3, [r2, #88]	; 0x58
 8004cba:	4b1b      	ldr	r3, [pc, #108]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	617b      	str	r3, [r7, #20]
 8004cc4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8004cc6:	e02a      	b.n	8004d1e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a17      	ldr	r2, [pc, #92]	; (8004d2c <HAL_TIM_Base_MspInit+0x90>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d114      	bne.n	8004cfc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004cd2:	4b15      	ldr	r3, [pc, #84]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cd6:	4a14      	ldr	r2, [pc, #80]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004cd8:	f043 0310 	orr.w	r3, r3, #16
 8004cdc:	6593      	str	r3, [r2, #88]	; 0x58
 8004cde:	4b12      	ldr	r3, [pc, #72]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce2:	f003 0310 	and.w	r3, r3, #16
 8004ce6:	613b      	str	r3, [r7, #16]
 8004ce8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8004cea:	2200      	movs	r2, #0
 8004cec:	2105      	movs	r1, #5
 8004cee:	2036      	movs	r0, #54	; 0x36
 8004cf0:	f001 fffe 	bl	8006cf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004cf4:	2036      	movs	r0, #54	; 0x36
 8004cf6:	f002 f817 	bl	8006d28 <HAL_NVIC_EnableIRQ>
}
 8004cfa:	e010      	b.n	8004d1e <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM7)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a0b      	ldr	r2, [pc, #44]	; (8004d30 <HAL_TIM_Base_MspInit+0x94>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d10b      	bne.n	8004d1e <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004d06:	4b08      	ldr	r3, [pc, #32]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d0a:	4a07      	ldr	r2, [pc, #28]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004d0c:	f043 0320 	orr.w	r3, r3, #32
 8004d10:	6593      	str	r3, [r2, #88]	; 0x58
 8004d12:	4b05      	ldr	r3, [pc, #20]	; (8004d28 <HAL_TIM_Base_MspInit+0x8c>)
 8004d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d16:	f003 0320 	and.w	r3, r3, #32
 8004d1a:	60fb      	str	r3, [r7, #12]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
}
 8004d1e:	bf00      	nop
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000
 8004d2c:	40001000 	.word	0x40001000
 8004d30:	40001400 	.word	0x40001400

08004d34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b09e      	sub	sp, #120	; 0x78
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d3c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004d40:	2200      	movs	r2, #0
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	605a      	str	r2, [r3, #4]
 8004d46:	609a      	str	r2, [r3, #8]
 8004d48:	60da      	str	r2, [r3, #12]
 8004d4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004d4c:	f107 0310 	add.w	r3, r7, #16
 8004d50:	2254      	movs	r2, #84	; 0x54
 8004d52:	2100      	movs	r1, #0
 8004d54:	4618      	mov	r0, r3
 8004d56:	f009 fca3 	bl	800e6a0 <memset>
  if(huart->Instance==USART2)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a28      	ldr	r2, [pc, #160]	; (8004e00 <HAL_UART_MspInit+0xcc>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d148      	bne.n	8004df6 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d64:	2302      	movs	r3, #2
 8004d66:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d6c:	f107 0310 	add.w	r3, r7, #16
 8004d70:	4618      	mov	r0, r3
 8004d72:	f004 f99b 	bl	80090ac <HAL_RCCEx_PeriphCLKConfig>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d001      	beq.n	8004d80 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004d7c:	f7ff fdc8 	bl	8004910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d80:	4b20      	ldr	r3, [pc, #128]	; (8004e04 <HAL_UART_MspInit+0xd0>)
 8004d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d84:	4a1f      	ldr	r2, [pc, #124]	; (8004e04 <HAL_UART_MspInit+0xd0>)
 8004d86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d8a:	6593      	str	r3, [r2, #88]	; 0x58
 8004d8c:	4b1d      	ldr	r3, [pc, #116]	; (8004e04 <HAL_UART_MspInit+0xd0>)
 8004d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d94:	60fb      	str	r3, [r7, #12]
 8004d96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d98:	4b1a      	ldr	r3, [pc, #104]	; (8004e04 <HAL_UART_MspInit+0xd0>)
 8004d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d9c:	4a19      	ldr	r2, [pc, #100]	; (8004e04 <HAL_UART_MspInit+0xd0>)
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004da4:	4b17      	ldr	r3, [pc, #92]	; (8004e04 <HAL_UART_MspInit+0xd0>)
 8004da6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	60bb      	str	r3, [r7, #8]
 8004dae:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004db0:	2304      	movs	r3, #4
 8004db2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004db4:	2302      	movs	r3, #2
 8004db6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004dc0:	2307      	movs	r3, #7
 8004dc2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dc4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004dc8:	4619      	mov	r1, r3
 8004dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004dce:	f002 fcbb 	bl	8007748 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004dd6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dd8:	2302      	movs	r3, #2
 8004dda:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de0:	2303      	movs	r3, #3
 8004de2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8004de4:	2303      	movs	r3, #3
 8004de6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004de8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004dec:	4619      	mov	r1, r3
 8004dee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004df2:	f002 fca9 	bl	8007748 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004df6:	bf00      	nop
 8004df8:	3778      	adds	r7, #120	; 0x78
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	40004400 	.word	0x40004400
 8004e04:	40021000 	.word	0x40021000

08004e08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b08c      	sub	sp, #48	; 0x30
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8004e10:	2300      	movs	r3, #0
 8004e12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8004e16:	4b2e      	ldr	r3, [pc, #184]	; (8004ed0 <HAL_InitTick+0xc8>)
 8004e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e1a:	4a2d      	ldr	r2, [pc, #180]	; (8004ed0 <HAL_InitTick+0xc8>)
 8004e1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e20:	6613      	str	r3, [r2, #96]	; 0x60
 8004e22:	4b2b      	ldr	r3, [pc, #172]	; (8004ed0 <HAL_InitTick+0xc8>)
 8004e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e2a:	60bb      	str	r3, [r7, #8]
 8004e2c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004e2e:	f107 020c 	add.w	r2, r7, #12
 8004e32:	f107 0310 	add.w	r3, r7, #16
 8004e36:	4611      	mov	r1, r2
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f004 f8a5 	bl	8008f88 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004e3e:	f004 f88d 	bl	8008f5c <HAL_RCC_GetPCLK2Freq>
 8004e42:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e46:	4a23      	ldr	r2, [pc, #140]	; (8004ed4 <HAL_InitTick+0xcc>)
 8004e48:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4c:	0c9b      	lsrs	r3, r3, #18
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8004e52:	4b21      	ldr	r3, [pc, #132]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e54:	4a21      	ldr	r2, [pc, #132]	; (8004edc <HAL_InitTick+0xd4>)
 8004e56:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8004e58:	4b1f      	ldr	r3, [pc, #124]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004e5e:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8004e60:	4a1d      	ldr	r2, [pc, #116]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e64:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8004e66:	4b1c      	ldr	r3, [pc, #112]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e68:	2200      	movs	r2, #0
 8004e6a:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e6c:	4b1a      	ldr	r3, [pc, #104]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e72:	4b19      	ldr	r3, [pc, #100]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 8004e78:	4817      	ldr	r0, [pc, #92]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e7a:	f004 fc0f 	bl	800969c <HAL_TIM_Base_Init>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8004e84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d11b      	bne.n	8004ec4 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 8004e8c:	4812      	ldr	r0, [pc, #72]	; (8004ed8 <HAL_InitTick+0xd0>)
 8004e8e:	f004 fca9 	bl	80097e4 <HAL_TIM_Base_Start_IT>
 8004e92:	4603      	mov	r3, r0
 8004e94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8004e98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d111      	bne.n	8004ec4 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004ea0:	2019      	movs	r0, #25
 8004ea2:	f001 ff41 	bl	8006d28 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2b0f      	cmp	r3, #15
 8004eaa:	d808      	bhi.n	8004ebe <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004eac:	2200      	movs	r2, #0
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	2019      	movs	r0, #25
 8004eb2:	f001 ff1d 	bl	8006cf0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004eb6:	4a0a      	ldr	r2, [pc, #40]	; (8004ee0 <HAL_InitTick+0xd8>)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6013      	str	r3, [r2, #0]
 8004ebc:	e002      	b.n	8004ec4 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004ec4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3730      	adds	r7, #48	; 0x30
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	431bde83 	.word	0x431bde83
 8004ed8:	20002074 	.word	0x20002074
 8004edc:	40014400 	.word	0x40014400
 8004ee0:	2000003c 	.word	0x2000003c

08004ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ee8:	e7fe      	b.n	8004ee8 <NMI_Handler+0x4>

08004eea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004eea:	b480      	push	{r7}
 8004eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004eee:	e7fe      	b.n	8004eee <HardFault_Handler+0x4>

08004ef0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ef4:	e7fe      	b.n	8004ef4 <MemManage_Handler+0x4>

08004ef6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004efa:	e7fe      	b.n	8004efa <BusFault_Handler+0x4>

08004efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f00:	e7fe      	b.n	8004f00 <UsageFault_Handler+0x4>

08004f02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f02:	b480      	push	{r7}
 8004f04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f06:	bf00      	nop
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8004f14:	4802      	ldr	r0, [pc, #8]	; (8004f20 <DMA1_Channel3_IRQHandler+0x10>)
 8004f16:	f002 fb37 	bl	8007588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004f1a:	bf00      	nop
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop
 8004f20:	20000368 	.word	0x20000368

08004f24 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004f28:	4802      	ldr	r0, [pc, #8]	; (8004f34 <CAN1_TX_IRQHandler+0x10>)
 8004f2a:	f001 fc17 	bl	800675c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004f2e:	bf00      	nop
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	2000032c 	.word	0x2000032c

08004f38 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004f3c:	4802      	ldr	r0, [pc, #8]	; (8004f48 <CAN1_RX0_IRQHandler+0x10>)
 8004f3e:	f001 fc0d 	bl	800675c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004f42:	bf00      	nop
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	2000032c 	.word	0x2000032c

08004f4c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004f50:	4802      	ldr	r0, [pc, #8]	; (8004f5c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004f52:	f004 fc9b 	bl	800988c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004f56:	bf00      	nop
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	20002074 	.word	0x20002074

08004f60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004f64:	4803      	ldr	r0, [pc, #12]	; (8004f74 <TIM6_DAC_IRQHandler+0x14>)
 8004f66:	f004 fc91 	bl	800988c <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8004f6a:	4803      	ldr	r0, [pc, #12]	; (8004f78 <TIM6_DAC_IRQHandler+0x18>)
 8004f6c:	f001 ffd8 	bl	8006f20 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004f70:	bf00      	nop
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	20000450 	.word	0x20000450
 8004f78:	20000354 	.word	0x20000354

08004f7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b086      	sub	sp, #24
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f84:	4a14      	ldr	r2, [pc, #80]	; (8004fd8 <_sbrk+0x5c>)
 8004f86:	4b15      	ldr	r3, [pc, #84]	; (8004fdc <_sbrk+0x60>)
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f90:	4b13      	ldr	r3, [pc, #76]	; (8004fe0 <_sbrk+0x64>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d102      	bne.n	8004f9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f98:	4b11      	ldr	r3, [pc, #68]	; (8004fe0 <_sbrk+0x64>)
 8004f9a:	4a12      	ldr	r2, [pc, #72]	; (8004fe4 <_sbrk+0x68>)
 8004f9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f9e:	4b10      	ldr	r3, [pc, #64]	; (8004fe0 <_sbrk+0x64>)
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	693a      	ldr	r2, [r7, #16]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d207      	bcs.n	8004fbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004fac:	f009 fb3e 	bl	800e62c <__errno>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	220c      	movs	r2, #12
 8004fb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004fba:	e009      	b.n	8004fd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004fbc:	4b08      	ldr	r3, [pc, #32]	; (8004fe0 <_sbrk+0x64>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004fc2:	4b07      	ldr	r3, [pc, #28]	; (8004fe0 <_sbrk+0x64>)
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4413      	add	r3, r2
 8004fca:	4a05      	ldr	r2, [pc, #20]	; (8004fe0 <_sbrk+0x64>)
 8004fcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004fce:	68fb      	ldr	r3, [r7, #12]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3718      	adds	r7, #24
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	20010000 	.word	0x20010000
 8004fdc:	00000400 	.word	0x00000400
 8004fe0:	200020c0 	.word	0x200020c0
 8004fe4:	20004be8 	.word	0x20004be8

08004fe8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004fec:	4b06      	ldr	r3, [pc, #24]	; (8005008 <SystemInit+0x20>)
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff2:	4a05      	ldr	r2, [pc, #20]	; (8005008 <SystemInit+0x20>)
 8004ff4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ff8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004ffc:	bf00      	nop
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	e000ed00 	.word	0xe000ed00

0800500c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800500c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005044 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005010:	f7ff ffea 	bl	8004fe8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005014:	480c      	ldr	r0, [pc, #48]	; (8005048 <LoopForever+0x6>)
  ldr r1, =_edata
 8005016:	490d      	ldr	r1, [pc, #52]	; (800504c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005018:	4a0d      	ldr	r2, [pc, #52]	; (8005050 <LoopForever+0xe>)
  movs r3, #0
 800501a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800501c:	e002      	b.n	8005024 <LoopCopyDataInit>

0800501e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800501e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005022:	3304      	adds	r3, #4

08005024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005028:	d3f9      	bcc.n	800501e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800502a:	4a0a      	ldr	r2, [pc, #40]	; (8005054 <LoopForever+0x12>)
  ldr r4, =_ebss
 800502c:	4c0a      	ldr	r4, [pc, #40]	; (8005058 <LoopForever+0x16>)
  movs r3, #0
 800502e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005030:	e001      	b.n	8005036 <LoopFillZerobss>

08005032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005034:	3204      	adds	r2, #4

08005036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005038:	d3fb      	bcc.n	8005032 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800503a:	f009 fafd 	bl	800e638 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800503e:	f7fe f89f 	bl	8003180 <main>

08005042 <LoopForever>:

LoopForever:
    b LoopForever
 8005042:	e7fe      	b.n	8005042 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005044:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800504c:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8005050:	08010dd8 	.word	0x08010dd8
  ldr r2, =_sbss
 8005054:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8005058:	20004be8 	.word	0x20004be8

0800505c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800505c:	e7fe      	b.n	800505c <ADC1_IRQHandler>

0800505e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800505e:	b580      	push	{r7, lr}
 8005060:	b082      	sub	sp, #8
 8005062:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005064:	2300      	movs	r3, #0
 8005066:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005068:	2003      	movs	r0, #3
 800506a:	f001 fe36 	bl	8006cda <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800506e:	200f      	movs	r0, #15
 8005070:	f7ff feca 	bl	8004e08 <HAL_InitTick>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d002      	beq.n	8005080 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	71fb      	strb	r3, [r7, #7]
 800507e:	e001      	b.n	8005084 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005080:	f7ff fc4c 	bl	800491c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005084:	79fb      	ldrb	r3, [r7, #7]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3708      	adds	r7, #8
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
	...

08005090 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005090:	b480      	push	{r7}
 8005092:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005094:	4b06      	ldr	r3, [pc, #24]	; (80050b0 <HAL_IncTick+0x20>)
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	461a      	mov	r2, r3
 800509a:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <HAL_IncTick+0x24>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4413      	add	r3, r2
 80050a0:	4a04      	ldr	r2, [pc, #16]	; (80050b4 <HAL_IncTick+0x24>)
 80050a2:	6013      	str	r3, [r2, #0]
}
 80050a4:	bf00      	nop
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	20000040 	.word	0x20000040
 80050b4:	200020c4 	.word	0x200020c4

080050b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050b8:	b480      	push	{r7}
 80050ba:	af00      	add	r7, sp, #0
  return uwTick;
 80050bc:	4b03      	ldr	r3, [pc, #12]	; (80050cc <HAL_GetTick+0x14>)
 80050be:	681b      	ldr	r3, [r3, #0]
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop
 80050cc:	200020c4 	.word	0x200020c4

080050d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80050d8:	f7ff ffee 	bl	80050b8 <HAL_GetTick>
 80050dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e8:	d005      	beq.n	80050f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80050ea:	4b0a      	ldr	r3, [pc, #40]	; (8005114 <HAL_Delay+0x44>)
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	461a      	mov	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	4413      	add	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80050f6:	bf00      	nop
 80050f8:	f7ff ffde 	bl	80050b8 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	429a      	cmp	r2, r3
 8005106:	d8f7      	bhi.n	80050f8 <HAL_Delay+0x28>
  {
  }
}
 8005108:	bf00      	nop
 800510a:	bf00      	nop
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	20000040 	.word	0x20000040

08005118 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	431a      	orrs	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	609a      	str	r2, [r3, #8]
}
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	609a      	str	r2, [r3, #8]
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005174:	4618      	mov	r0, r3
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
 800518c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	3360      	adds	r3, #96	; 0x60
 8005192:	461a      	mov	r2, r3
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	009b      	lsls	r3, r3, #2
 8005198:	4413      	add	r3, r2
 800519a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	4b08      	ldr	r3, [pc, #32]	; (80051c4 <LL_ADC_SetOffset+0x44>)
 80051a2:	4013      	ands	r3, r2
 80051a4:	687a      	ldr	r2, [r7, #4]
 80051a6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80051aa:	683a      	ldr	r2, [r7, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80051b8:	bf00      	nop
 80051ba:	371c      	adds	r7, #28
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr
 80051c4:	03fff000 	.word	0x03fff000

080051c8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b085      	sub	sp, #20
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	3360      	adds	r3, #96	; 0x60
 80051d6:	461a      	mov	r2, r3
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b087      	sub	sp, #28
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	3360      	adds	r3, #96	; 0x60
 8005204:	461a      	mov	r2, r3
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4413      	add	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	431a      	orrs	r2, r3
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800521e:	bf00      	nop
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800522a:	b480      	push	{r7}
 800522c:	b087      	sub	sp, #28
 800522e:	af00      	add	r7, sp, #0
 8005230:	60f8      	str	r0, [r7, #12]
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	3330      	adds	r3, #48	; 0x30
 800523a:	461a      	mov	r2, r3
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	0a1b      	lsrs	r3, r3, #8
 8005240:	009b      	lsls	r3, r3, #2
 8005242:	f003 030c 	and.w	r3, r3, #12
 8005246:	4413      	add	r3, r2
 8005248:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	f003 031f 	and.w	r3, r3, #31
 8005254:	211f      	movs	r1, #31
 8005256:	fa01 f303 	lsl.w	r3, r1, r3
 800525a:	43db      	mvns	r3, r3
 800525c:	401a      	ands	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	0e9b      	lsrs	r3, r3, #26
 8005262:	f003 011f 	and.w	r1, r3, #31
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	f003 031f 	and.w	r3, r3, #31
 800526c:	fa01 f303 	lsl.w	r3, r1, r3
 8005270:	431a      	orrs	r2, r3
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005276:	bf00      	nop
 8005278:	371c      	adds	r7, #28
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005282:	b480      	push	{r7}
 8005284:	b087      	sub	sp, #28
 8005286:	af00      	add	r7, sp, #0
 8005288:	60f8      	str	r0, [r7, #12]
 800528a:	60b9      	str	r1, [r7, #8]
 800528c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	3314      	adds	r3, #20
 8005292:	461a      	mov	r2, r3
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	0e5b      	lsrs	r3, r3, #25
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	f003 0304 	and.w	r3, r3, #4
 800529e:	4413      	add	r3, r2
 80052a0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	0d1b      	lsrs	r3, r3, #20
 80052aa:	f003 031f 	and.w	r3, r3, #31
 80052ae:	2107      	movs	r1, #7
 80052b0:	fa01 f303 	lsl.w	r3, r1, r3
 80052b4:	43db      	mvns	r3, r3
 80052b6:	401a      	ands	r2, r3
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	0d1b      	lsrs	r3, r3, #20
 80052bc:	f003 031f 	and.w	r3, r3, #31
 80052c0:	6879      	ldr	r1, [r7, #4]
 80052c2:	fa01 f303 	lsl.w	r3, r1, r3
 80052c6:	431a      	orrs	r2, r3
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80052cc:	bf00      	nop
 80052ce:	371c      	adds	r7, #28
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f0:	43db      	mvns	r3, r3
 80052f2:	401a      	ands	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f003 0318 	and.w	r3, r3, #24
 80052fa:	4908      	ldr	r1, [pc, #32]	; (800531c <LL_ADC_SetChannelSingleDiff+0x44>)
 80052fc:	40d9      	lsrs	r1, r3
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	400b      	ands	r3, r1
 8005302:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005306:	431a      	orrs	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800530e:	bf00      	nop
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	0007ffff 	.word	0x0007ffff

08005320 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005330:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	6093      	str	r3, [r2, #8]
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005344:	b480      	push	{r7}
 8005346:	b083      	sub	sp, #12
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005358:	d101      	bne.n	800535e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800535a:	2301      	movs	r3, #1
 800535c:	e000      	b.n	8005360 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800536c:	b480      	push	{r7}
 800536e:	b083      	sub	sp, #12
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800537c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005380:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	689b      	ldr	r3, [r3, #8]
 80053a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053a8:	d101      	bne.n	80053ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80053aa:	2301      	movs	r3, #1
 80053ac:	e000      	b.n	80053b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80053ae:	2300      	movs	r3, #0
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d101      	bne.n	80053d4 <LL_ADC_IsEnabled+0x18>
 80053d0:	2301      	movs	r3, #1
 80053d2:	e000      	b.n	80053d6 <LL_ADC_IsEnabled+0x1a>
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr

080053e2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b083      	sub	sp, #12
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f003 0304 	and.w	r3, r3, #4
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d101      	bne.n	80053fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e000      	b.n	80053fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80053fa:	2300      	movs	r3, #0
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f003 0308 	and.w	r3, r3, #8
 8005418:	2b08      	cmp	r3, #8
 800541a:	d101      	bne.n	8005420 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
	...

08005430 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b088      	sub	sp, #32
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005438:	2300      	movs	r3, #0
 800543a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800543c:	2300      	movs	r3, #0
 800543e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d101      	bne.n	800544a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	e12c      	b.n	80056a4 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005454:	2b00      	cmp	r3, #0
 8005456:	d109      	bne.n	800546c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7ff fa87 	bl	800496c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff ff67 	bl	8005344 <LL_ADC_IsDeepPowerDownEnabled>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d004      	beq.n	8005486 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4618      	mov	r0, r3
 8005482:	f7ff ff4d 	bl	8005320 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f7ff ff82 	bl	8005394 <LL_ADC_IsInternalRegulatorEnabled>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d115      	bne.n	80054c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4618      	mov	r0, r3
 800549c:	f7ff ff66 	bl	800536c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80054a0:	4b82      	ldr	r3, [pc, #520]	; (80056ac <HAL_ADC_Init+0x27c>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	099b      	lsrs	r3, r3, #6
 80054a6:	4a82      	ldr	r2, [pc, #520]	; (80056b0 <HAL_ADC_Init+0x280>)
 80054a8:	fba2 2303 	umull	r2, r3, r2, r3
 80054ac:	099b      	lsrs	r3, r3, #6
 80054ae:	3301      	adds	r3, #1
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80054b4:	e002      	b.n	80054bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d1f9      	bne.n	80054b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff ff64 	bl	8005394 <LL_ADC_IsInternalRegulatorEnabled>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10d      	bne.n	80054ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d6:	f043 0210 	orr.w	r2, r3, #16
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e2:	f043 0201 	orr.w	r2, r3, #1
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7ff ff75 	bl	80053e2 <LL_ADC_REG_IsConversionOngoing>
 80054f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054fe:	f003 0310 	and.w	r3, r3, #16
 8005502:	2b00      	cmp	r3, #0
 8005504:	f040 80c5 	bne.w	8005692 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	2b00      	cmp	r3, #0
 800550c:	f040 80c1 	bne.w	8005692 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005514:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005518:	f043 0202 	orr.w	r2, r3, #2
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4618      	mov	r0, r3
 8005526:	f7ff ff49 	bl	80053bc <LL_ADC_IsEnabled>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10b      	bne.n	8005548 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005530:	4860      	ldr	r0, [pc, #384]	; (80056b4 <HAL_ADC_Init+0x284>)
 8005532:	f7ff ff43 	bl	80053bc <LL_ADC_IsEnabled>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d105      	bne.n	8005548 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	4619      	mov	r1, r3
 8005542:	485d      	ldr	r0, [pc, #372]	; (80056b8 <HAL_ADC_Init+0x288>)
 8005544:	f7ff fde8 	bl	8005118 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	7e5b      	ldrb	r3, [r3, #25]
 800554c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005552:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005558:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800555e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005566:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005568:	4313      	orrs	r3, r2
 800556a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d106      	bne.n	8005584 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	3b01      	subs	r3, #1
 800557c:	045b      	lsls	r3, r3, #17
 800557e:	69ba      	ldr	r2, [r7, #24]
 8005580:	4313      	orrs	r3, r2
 8005582:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	2b00      	cmp	r3, #0
 800558a:	d009      	beq.n	80055a0 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005590:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005598:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	4313      	orrs	r3, r2
 800559e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68da      	ldr	r2, [r3, #12]
 80055a6:	4b45      	ldr	r3, [pc, #276]	; (80056bc <HAL_ADC_Init+0x28c>)
 80055a8:	4013      	ands	r3, r2
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	6812      	ldr	r2, [r2, #0]
 80055ae:	69b9      	ldr	r1, [r7, #24]
 80055b0:	430b      	orrs	r3, r1
 80055b2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff ff12 	bl	80053e2 <LL_ADC_REG_IsConversionOngoing>
 80055be:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff ff1f 	bl	8005408 <LL_ADC_INJ_IsConversionOngoing>
 80055ca:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d13d      	bne.n	800564e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d13a      	bne.n	800564e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80055dc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80055e4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80055e6:	4313      	orrs	r3, r2
 80055e8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055f4:	f023 0302 	bic.w	r3, r3, #2
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	6812      	ldr	r2, [r2, #0]
 80055fc:	69b9      	ldr	r1, [r7, #24]
 80055fe:	430b      	orrs	r3, r1
 8005600:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005608:	2b01      	cmp	r3, #1
 800560a:	d118      	bne.n	800563e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005616:	f023 0304 	bic.w	r3, r3, #4
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800561e:	687a      	ldr	r2, [r7, #4]
 8005620:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005622:	4311      	orrs	r1, r2
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005628:	4311      	orrs	r1, r2
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800562e:	430a      	orrs	r2, r1
 8005630:	431a      	orrs	r2, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0201 	orr.w	r2, r2, #1
 800563a:	611a      	str	r2, [r3, #16]
 800563c:	e007      	b.n	800564e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	691a      	ldr	r2, [r3, #16]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0201 	bic.w	r2, r2, #1
 800564c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	2b01      	cmp	r3, #1
 8005654:	d10c      	bne.n	8005670 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800565c:	f023 010f 	bic.w	r1, r3, #15
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	1e5a      	subs	r2, r3, #1
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	430a      	orrs	r2, r1
 800566c:	631a      	str	r2, [r3, #48]	; 0x30
 800566e:	e007      	b.n	8005680 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f022 020f 	bic.w	r2, r2, #15
 800567e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005684:	f023 0303 	bic.w	r3, r3, #3
 8005688:	f043 0201 	orr.w	r2, r3, #1
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	655a      	str	r2, [r3, #84]	; 0x54
 8005690:	e007      	b.n	80056a2 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005696:	f043 0210 	orr.w	r2, r3, #16
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80056a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3720      	adds	r7, #32
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	20000038 	.word	0x20000038
 80056b0:	053e2d63 	.word	0x053e2d63
 80056b4:	50040000 	.word	0x50040000
 80056b8:	50040300 	.word	0x50040300
 80056bc:	fff0c007 	.word	0xfff0c007

080056c0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b0b6      	sub	sp, #216	; 0xd8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80056d0:	2300      	movs	r3, #0
 80056d2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d101      	bne.n	80056e2 <HAL_ADC_ConfigChannel+0x22>
 80056de:	2302      	movs	r3, #2
 80056e0:	e3b9      	b.n	8005e56 <HAL_ADC_ConfigChannel+0x796>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7ff fe77 	bl	80053e2 <LL_ADC_REG_IsConversionOngoing>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f040 839e 	bne.w	8005e38 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	2b05      	cmp	r3, #5
 8005702:	d824      	bhi.n	800574e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	3b02      	subs	r3, #2
 800570a:	2b03      	cmp	r3, #3
 800570c:	d81b      	bhi.n	8005746 <HAL_ADC_ConfigChannel+0x86>
 800570e:	a201      	add	r2, pc, #4	; (adr r2, 8005714 <HAL_ADC_ConfigChannel+0x54>)
 8005710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005714:	08005725 	.word	0x08005725
 8005718:	0800572d 	.word	0x0800572d
 800571c:	08005735 	.word	0x08005735
 8005720:	0800573d 	.word	0x0800573d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	220c      	movs	r2, #12
 8005728:	605a      	str	r2, [r3, #4]
          break;
 800572a:	e011      	b.n	8005750 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2212      	movs	r2, #18
 8005730:	605a      	str	r2, [r3, #4]
          break;
 8005732:	e00d      	b.n	8005750 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	2218      	movs	r2, #24
 8005738:	605a      	str	r2, [r3, #4]
          break;
 800573a:	e009      	b.n	8005750 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005742:	605a      	str	r2, [r3, #4]
          break;
 8005744:	e004      	b.n	8005750 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	2206      	movs	r2, #6
 800574a:	605a      	str	r2, [r3, #4]
          break;
 800574c:	e000      	b.n	8005750 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800574e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6818      	ldr	r0, [r3, #0]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	6859      	ldr	r1, [r3, #4]
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	461a      	mov	r2, r3
 800575e:	f7ff fd64 	bl	800522a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4618      	mov	r0, r3
 8005768:	f7ff fe3b 	bl	80053e2 <LL_ADC_REG_IsConversionOngoing>
 800576c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4618      	mov	r0, r3
 8005776:	f7ff fe47 	bl	8005408 <LL_ADC_INJ_IsConversionOngoing>
 800577a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800577e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005782:	2b00      	cmp	r3, #0
 8005784:	f040 81a6 	bne.w	8005ad4 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005788:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800578c:	2b00      	cmp	r3, #0
 800578e:	f040 81a1 	bne.w	8005ad4 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6818      	ldr	r0, [r3, #0]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	6819      	ldr	r1, [r3, #0]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	461a      	mov	r2, r3
 80057a0:	f7ff fd6f 	bl	8005282 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	695a      	ldr	r2, [r3, #20]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	08db      	lsrs	r3, r3, #3
 80057b0:	f003 0303 	and.w	r3, r3, #3
 80057b4:	005b      	lsls	r3, r3, #1
 80057b6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	2b04      	cmp	r3, #4
 80057c4:	d00a      	beq.n	80057dc <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6818      	ldr	r0, [r3, #0]
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	6919      	ldr	r1, [r3, #16]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	681a      	ldr	r2, [r3, #0]
 80057d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80057d6:	f7ff fcd3 	bl	8005180 <LL_ADC_SetOffset>
 80057da:	e17b      	b.n	8005ad4 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2100      	movs	r1, #0
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff fcf0 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 80057e8:	4603      	mov	r3, r0
 80057ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10a      	bne.n	8005808 <HAL_ADC_ConfigChannel+0x148>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2100      	movs	r1, #0
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff fce5 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 80057fe:	4603      	mov	r3, r0
 8005800:	0e9b      	lsrs	r3, r3, #26
 8005802:	f003 021f 	and.w	r2, r3, #31
 8005806:	e01e      	b.n	8005846 <HAL_ADC_ConfigChannel+0x186>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2100      	movs	r1, #0
 800580e:	4618      	mov	r0, r3
 8005810:	f7ff fcda 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 8005814:	4603      	mov	r3, r0
 8005816:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800581a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800581e:	fa93 f3a3 	rbit	r3, r3
 8005822:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005826:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800582a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800582e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d101      	bne.n	800583a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8005836:	2320      	movs	r3, #32
 8005838:	e004      	b.n	8005844 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800583a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800583e:	fab3 f383 	clz	r3, r3
 8005842:	b2db      	uxtb	r3, r3
 8005844:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800584e:	2b00      	cmp	r3, #0
 8005850:	d105      	bne.n	800585e <HAL_ADC_ConfigChannel+0x19e>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	0e9b      	lsrs	r3, r3, #26
 8005858:	f003 031f 	and.w	r3, r3, #31
 800585c:	e018      	b.n	8005890 <HAL_ADC_ConfigChannel+0x1d0>
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005866:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800586a:	fa93 f3a3 	rbit	r3, r3
 800586e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8005872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005876:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800587a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8005882:	2320      	movs	r3, #32
 8005884:	e004      	b.n	8005890 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8005886:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800588a:	fab3 f383 	clz	r3, r3
 800588e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005890:	429a      	cmp	r2, r3
 8005892:	d106      	bne.n	80058a2 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2200      	movs	r2, #0
 800589a:	2100      	movs	r1, #0
 800589c:	4618      	mov	r0, r3
 800589e:	f7ff fca9 	bl	80051f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2101      	movs	r1, #1
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fc8d 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 80058ae:	4603      	mov	r3, r0
 80058b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10a      	bne.n	80058ce <HAL_ADC_ConfigChannel+0x20e>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2101      	movs	r1, #1
 80058be:	4618      	mov	r0, r3
 80058c0:	f7ff fc82 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 80058c4:	4603      	mov	r3, r0
 80058c6:	0e9b      	lsrs	r3, r3, #26
 80058c8:	f003 021f 	and.w	r2, r3, #31
 80058cc:	e01e      	b.n	800590c <HAL_ADC_ConfigChannel+0x24c>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2101      	movs	r1, #1
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7ff fc77 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 80058da:	4603      	mov	r3, r0
 80058dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80058e4:	fa93 f3a3 	rbit	r3, r3
 80058e8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80058ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80058f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80058f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d101      	bne.n	8005900 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80058fc:	2320      	movs	r3, #32
 80058fe:	e004      	b.n	800590a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8005900:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005904:	fab3 f383 	clz	r3, r3
 8005908:	b2db      	uxtb	r3, r3
 800590a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005914:	2b00      	cmp	r3, #0
 8005916:	d105      	bne.n	8005924 <HAL_ADC_ConfigChannel+0x264>
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	0e9b      	lsrs	r3, r3, #26
 800591e:	f003 031f 	and.w	r3, r3, #31
 8005922:	e018      	b.n	8005956 <HAL_ADC_ConfigChannel+0x296>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800592c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005930:	fa93 f3a3 	rbit	r3, r3
 8005934:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8005938:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800593c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8005940:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8005948:	2320      	movs	r3, #32
 800594a:	e004      	b.n	8005956 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 800594c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005950:	fab3 f383 	clz	r3, r3
 8005954:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005956:	429a      	cmp	r2, r3
 8005958:	d106      	bne.n	8005968 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2200      	movs	r2, #0
 8005960:	2101      	movs	r1, #1
 8005962:	4618      	mov	r0, r3
 8005964:	f7ff fc46 	bl	80051f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2102      	movs	r1, #2
 800596e:	4618      	mov	r0, r3
 8005970:	f7ff fc2a 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 8005974:	4603      	mov	r3, r0
 8005976:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10a      	bne.n	8005994 <HAL_ADC_ConfigChannel+0x2d4>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2102      	movs	r1, #2
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff fc1f 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 800598a:	4603      	mov	r3, r0
 800598c:	0e9b      	lsrs	r3, r3, #26
 800598e:	f003 021f 	and.w	r2, r3, #31
 8005992:	e01e      	b.n	80059d2 <HAL_ADC_ConfigChannel+0x312>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	2102      	movs	r1, #2
 800599a:	4618      	mov	r0, r3
 800599c:	f7ff fc14 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 80059a0:	4603      	mov	r3, r0
 80059a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80059aa:	fa93 f3a3 	rbit	r3, r3
 80059ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80059b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80059b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80059ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d101      	bne.n	80059c6 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80059c2:	2320      	movs	r3, #32
 80059c4:	e004      	b.n	80059d0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80059c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80059ca:	fab3 f383 	clz	r3, r3
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d105      	bne.n	80059ea <HAL_ADC_ConfigChannel+0x32a>
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	0e9b      	lsrs	r3, r3, #26
 80059e4:	f003 031f 	and.w	r3, r3, #31
 80059e8:	e016      	b.n	8005a18 <HAL_ADC_ConfigChannel+0x358>
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80059f6:	fa93 f3a3 	rbit	r3, r3
 80059fa:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80059fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80059fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8005a02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d101      	bne.n	8005a0e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8005a0a:	2320      	movs	r3, #32
 8005a0c:	e004      	b.n	8005a18 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8005a0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a12:	fab3 f383 	clz	r3, r3
 8005a16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d106      	bne.n	8005a2a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2200      	movs	r2, #0
 8005a22:	2102      	movs	r1, #2
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff fbe5 	bl	80051f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2103      	movs	r1, #3
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7ff fbc9 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 8005a36:	4603      	mov	r3, r0
 8005a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10a      	bne.n	8005a56 <HAL_ADC_ConfigChannel+0x396>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2103      	movs	r1, #3
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7ff fbbe 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	0e9b      	lsrs	r3, r3, #26
 8005a50:	f003 021f 	and.w	r2, r3, #31
 8005a54:	e017      	b.n	8005a86 <HAL_ADC_ConfigChannel+0x3c6>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2103      	movs	r1, #3
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f7ff fbb3 	bl	80051c8 <LL_ADC_GetOffsetChannel>
 8005a62:	4603      	mov	r3, r0
 8005a64:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a68:	fa93 f3a3 	rbit	r3, r3
 8005a6c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8005a6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a70:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8005a72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8005a78:	2320      	movs	r3, #32
 8005a7a:	e003      	b.n	8005a84 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8005a7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a7e:	fab3 f383 	clz	r3, r3
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d105      	bne.n	8005a9e <HAL_ADC_ConfigChannel+0x3de>
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	0e9b      	lsrs	r3, r3, #26
 8005a98:	f003 031f 	and.w	r3, r3, #31
 8005a9c:	e011      	b.n	8005ac2 <HAL_ADC_ConfigChannel+0x402>
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005aa6:	fa93 f3a3 	rbit	r3, r3
 8005aaa:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8005aac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005aae:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8005ab0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d101      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8005ab6:	2320      	movs	r3, #32
 8005ab8:	e003      	b.n	8005ac2 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8005aba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005abc:	fab3 f383 	clz	r3, r3
 8005ac0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d106      	bne.n	8005ad4 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2200      	movs	r2, #0
 8005acc:	2103      	movs	r1, #3
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7ff fb90 	bl	80051f4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff fc6f 	bl	80053bc <LL_ADC_IsEnabled>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f040 813f 	bne.w	8005d64 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6818      	ldr	r0, [r3, #0]
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	6819      	ldr	r1, [r3, #0]
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	461a      	mov	r2, r3
 8005af4:	f7ff fbf0 	bl	80052d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	4a8e      	ldr	r2, [pc, #568]	; (8005d38 <HAL_ADC_ConfigChannel+0x678>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	f040 8130 	bne.w	8005d64 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d10b      	bne.n	8005b2c <HAL_ADC_ConfigChannel+0x46c>
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	0e9b      	lsrs	r3, r3, #26
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	f003 031f 	and.w	r3, r3, #31
 8005b20:	2b09      	cmp	r3, #9
 8005b22:	bf94      	ite	ls
 8005b24:	2301      	movls	r3, #1
 8005b26:	2300      	movhi	r3, #0
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	e019      	b.n	8005b60 <HAL_ADC_ConfigChannel+0x4a0>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b34:	fa93 f3a3 	rbit	r3, r3
 8005b38:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8005b3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005b3c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8005b3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d101      	bne.n	8005b48 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8005b44:	2320      	movs	r3, #32
 8005b46:	e003      	b.n	8005b50 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8005b48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b4a:	fab3 f383 	clz	r3, r3
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	3301      	adds	r3, #1
 8005b52:	f003 031f 	and.w	r3, r3, #31
 8005b56:	2b09      	cmp	r3, #9
 8005b58:	bf94      	ite	ls
 8005b5a:	2301      	movls	r3, #1
 8005b5c:	2300      	movhi	r3, #0
 8005b5e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d079      	beq.n	8005c58 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d107      	bne.n	8005b80 <HAL_ADC_ConfigChannel+0x4c0>
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	0e9b      	lsrs	r3, r3, #26
 8005b76:	3301      	adds	r3, #1
 8005b78:	069b      	lsls	r3, r3, #26
 8005b7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005b7e:	e015      	b.n	8005bac <HAL_ADC_ConfigChannel+0x4ec>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b88:	fa93 f3a3 	rbit	r3, r3
 8005b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b90:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8005b92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d101      	bne.n	8005b9c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8005b98:	2320      	movs	r3, #32
 8005b9a:	e003      	b.n	8005ba4 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8005b9c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b9e:	fab3 f383 	clz	r3, r3
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	069b      	lsls	r3, r3, #26
 8005ba8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d109      	bne.n	8005bcc <HAL_ADC_ConfigChannel+0x50c>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	0e9b      	lsrs	r3, r3, #26
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	f003 031f 	and.w	r3, r3, #31
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bca:	e017      	b.n	8005bfc <HAL_ADC_ConfigChannel+0x53c>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bd4:	fa93 f3a3 	rbit	r3, r3
 8005bd8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8005bda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bdc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8005bde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8005be4:	2320      	movs	r3, #32
 8005be6:	e003      	b.n	8005bf0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8005be8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bea:	fab3 f383 	clz	r3, r3
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	f003 031f 	and.w	r3, r3, #31
 8005bf6:	2101      	movs	r1, #1
 8005bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bfc:	ea42 0103 	orr.w	r1, r2, r3
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10a      	bne.n	8005c22 <HAL_ADC_ConfigChannel+0x562>
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	0e9b      	lsrs	r3, r3, #26
 8005c12:	3301      	adds	r3, #1
 8005c14:	f003 021f 	and.w	r2, r3, #31
 8005c18:	4613      	mov	r3, r2
 8005c1a:	005b      	lsls	r3, r3, #1
 8005c1c:	4413      	add	r3, r2
 8005c1e:	051b      	lsls	r3, r3, #20
 8005c20:	e018      	b.n	8005c54 <HAL_ADC_ConfigChannel+0x594>
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c2a:	fa93 f3a3 	rbit	r3, r3
 8005c2e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c32:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8005c34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d101      	bne.n	8005c3e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8005c3a:	2320      	movs	r3, #32
 8005c3c:	e003      	b.n	8005c46 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8005c3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c40:	fab3 f383 	clz	r3, r3
 8005c44:	b2db      	uxtb	r3, r3
 8005c46:	3301      	adds	r3, #1
 8005c48:	f003 021f 	and.w	r2, r3, #31
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	005b      	lsls	r3, r3, #1
 8005c50:	4413      	add	r3, r2
 8005c52:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c54:	430b      	orrs	r3, r1
 8005c56:	e080      	b.n	8005d5a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d107      	bne.n	8005c74 <HAL_ADC_ConfigChannel+0x5b4>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	0e9b      	lsrs	r3, r3, #26
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	069b      	lsls	r3, r3, #26
 8005c6e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005c72:	e015      	b.n	8005ca0 <HAL_ADC_ConfigChannel+0x5e0>
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c7c:	fa93 f3a3 	rbit	r3, r3
 8005c80:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8005c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c84:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8005c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d101      	bne.n	8005c90 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8005c8c:	2320      	movs	r3, #32
 8005c8e:	e003      	b.n	8005c98 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8005c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c92:	fab3 f383 	clz	r3, r3
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	3301      	adds	r3, #1
 8005c9a:	069b      	lsls	r3, r3, #26
 8005c9c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d109      	bne.n	8005cc0 <HAL_ADC_ConfigChannel+0x600>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	0e9b      	lsrs	r3, r3, #26
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	f003 031f 	and.w	r3, r3, #31
 8005cb8:	2101      	movs	r1, #1
 8005cba:	fa01 f303 	lsl.w	r3, r1, r3
 8005cbe:	e017      	b.n	8005cf0 <HAL_ADC_ConfigChannel+0x630>
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	fa93 f3a3 	rbit	r3, r3
 8005ccc:	61fb      	str	r3, [r7, #28]
  return result;
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8005cd8:	2320      	movs	r3, #32
 8005cda:	e003      	b.n	8005ce4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8005cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cde:	fab3 f383 	clz	r3, r3
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	f003 031f 	and.w	r3, r3, #31
 8005cea:	2101      	movs	r1, #1
 8005cec:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf0:	ea42 0103 	orr.w	r1, r2, r3
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d10d      	bne.n	8005d1c <HAL_ADC_ConfigChannel+0x65c>
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	0e9b      	lsrs	r3, r3, #26
 8005d06:	3301      	adds	r3, #1
 8005d08:	f003 021f 	and.w	r2, r3, #31
 8005d0c:	4613      	mov	r3, r2
 8005d0e:	005b      	lsls	r3, r3, #1
 8005d10:	4413      	add	r3, r2
 8005d12:	3b1e      	subs	r3, #30
 8005d14:	051b      	lsls	r3, r3, #20
 8005d16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005d1a:	e01d      	b.n	8005d58 <HAL_ADC_ConfigChannel+0x698>
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	fa93 f3a3 	rbit	r3, r3
 8005d28:	613b      	str	r3, [r7, #16]
  return result;
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d103      	bne.n	8005d3c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8005d34:	2320      	movs	r3, #32
 8005d36:	e005      	b.n	8005d44 <HAL_ADC_ConfigChannel+0x684>
 8005d38:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005d3c:	69bb      	ldr	r3, [r7, #24]
 8005d3e:	fab3 f383 	clz	r3, r3
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	3301      	adds	r3, #1
 8005d46:	f003 021f 	and.w	r2, r3, #31
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	4413      	add	r3, r2
 8005d50:	3b1e      	subs	r3, #30
 8005d52:	051b      	lsls	r3, r3, #20
 8005d54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d58:	430b      	orrs	r3, r1
 8005d5a:	683a      	ldr	r2, [r7, #0]
 8005d5c:	6892      	ldr	r2, [r2, #8]
 8005d5e:	4619      	mov	r1, r3
 8005d60:	f7ff fa8f 	bl	8005282 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	4b3d      	ldr	r3, [pc, #244]	; (8005e60 <HAL_ADC_ConfigChannel+0x7a0>)
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d06c      	beq.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d70:	483c      	ldr	r0, [pc, #240]	; (8005e64 <HAL_ADC_ConfigChannel+0x7a4>)
 8005d72:	f7ff f9f7 	bl	8005164 <LL_ADC_GetCommonPathInternalCh>
 8005d76:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a3a      	ldr	r2, [pc, #232]	; (8005e68 <HAL_ADC_ConfigChannel+0x7a8>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d127      	bne.n	8005dd4 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005d84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d121      	bne.n	8005dd4 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a35      	ldr	r2, [pc, #212]	; (8005e6c <HAL_ADC_ConfigChannel+0x7ac>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d157      	bne.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005d9e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005da2:	4619      	mov	r1, r3
 8005da4:	482f      	ldr	r0, [pc, #188]	; (8005e64 <HAL_ADC_ConfigChannel+0x7a4>)
 8005da6:	f7ff f9ca 	bl	800513e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005daa:	4b31      	ldr	r3, [pc, #196]	; (8005e70 <HAL_ADC_ConfigChannel+0x7b0>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	099b      	lsrs	r3, r3, #6
 8005db0:	4a30      	ldr	r2, [pc, #192]	; (8005e74 <HAL_ADC_ConfigChannel+0x7b4>)
 8005db2:	fba2 2303 	umull	r2, r3, r2, r3
 8005db6:	099b      	lsrs	r3, r3, #6
 8005db8:	1c5a      	adds	r2, r3, #1
 8005dba:	4613      	mov	r3, r2
 8005dbc:	005b      	lsls	r3, r3, #1
 8005dbe:	4413      	add	r3, r2
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005dc4:	e002      	b.n	8005dcc <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1f9      	bne.n	8005dc6 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005dd2:	e03a      	b.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a27      	ldr	r2, [pc, #156]	; (8005e78 <HAL_ADC_ConfigChannel+0x7b8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d113      	bne.n	8005e06 <HAL_ADC_ConfigChannel+0x746>
 8005dde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005de2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10d      	bne.n	8005e06 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a1f      	ldr	r2, [pc, #124]	; (8005e6c <HAL_ADC_ConfigChannel+0x7ac>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d12a      	bne.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005df4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005df8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	4819      	ldr	r0, [pc, #100]	; (8005e64 <HAL_ADC_ConfigChannel+0x7a4>)
 8005e00:	f7ff f99d 	bl	800513e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005e04:	e021      	b.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a1c      	ldr	r2, [pc, #112]	; (8005e7c <HAL_ADC_ConfigChannel+0x7bc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d11c      	bne.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005e10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005e14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d116      	bne.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a12      	ldr	r2, [pc, #72]	; (8005e6c <HAL_ADC_ConfigChannel+0x7ac>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d111      	bne.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005e2a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005e2e:	4619      	mov	r1, r3
 8005e30:	480c      	ldr	r0, [pc, #48]	; (8005e64 <HAL_ADC_ConfigChannel+0x7a4>)
 8005e32:	f7ff f984 	bl	800513e <LL_ADC_SetCommonPathInternalCh>
 8005e36:	e008      	b.n	8005e4a <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e3c:	f043 0220 	orr.w	r2, r3, #32
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005e52:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	37d8      	adds	r7, #216	; 0xd8
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	80080000 	.word	0x80080000
 8005e64:	50040300 	.word	0x50040300
 8005e68:	c7520000 	.word	0xc7520000
 8005e6c:	50040000 	.word	0x50040000
 8005e70:	20000038 	.word	0x20000038
 8005e74:	053e2d63 	.word	0x053e2d63
 8005e78:	cb840000 	.word	0xcb840000
 8005e7c:	80000001 	.word	0x80000001

08005e80 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e0ed      	b.n	800606e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d102      	bne.n	8005ea4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f7fe fdc8 	bl	8004a34 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f042 0201 	orr.w	r2, r2, #1
 8005eb2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005eb4:	f7ff f900 	bl	80050b8 <HAL_GetTick>
 8005eb8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005eba:	e012      	b.n	8005ee2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ebc:	f7ff f8fc 	bl	80050b8 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b0a      	cmp	r3, #10
 8005ec8:	d90b      	bls.n	8005ee2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ece:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2205      	movs	r2, #5
 8005eda:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e0c5      	b.n	800606e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	f003 0301 	and.w	r3, r3, #1
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d0e5      	beq.n	8005ebc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f022 0202 	bic.w	r2, r2, #2
 8005efe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f00:	f7ff f8da 	bl	80050b8 <HAL_GetTick>
 8005f04:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f06:	e012      	b.n	8005f2e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005f08:	f7ff f8d6 	bl	80050b8 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b0a      	cmp	r3, #10
 8005f14:	d90b      	bls.n	8005f2e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f1a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2205      	movs	r2, #5
 8005f26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e09f      	b.n	800606e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f003 0302 	and.w	r3, r3, #2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1e5      	bne.n	8005f08 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	7e1b      	ldrb	r3, [r3, #24]
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d108      	bne.n	8005f56 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	e007      	b.n	8005f66 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f64:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	7e5b      	ldrb	r3, [r3, #25]
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d108      	bne.n	8005f80 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	e007      	b.n	8005f90 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	7e9b      	ldrb	r3, [r3, #26]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d108      	bne.n	8005faa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0220 	orr.w	r2, r2, #32
 8005fa6:	601a      	str	r2, [r3, #0]
 8005fa8:	e007      	b.n	8005fba <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 0220 	bic.w	r2, r2, #32
 8005fb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	7edb      	ldrb	r3, [r3, #27]
 8005fbe:	2b01      	cmp	r3, #1
 8005fc0:	d108      	bne.n	8005fd4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0210 	bic.w	r2, r2, #16
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	e007      	b.n	8005fe4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f042 0210 	orr.w	r2, r2, #16
 8005fe2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	7f1b      	ldrb	r3, [r3, #28]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d108      	bne.n	8005ffe <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f042 0208 	orr.w	r2, r2, #8
 8005ffa:	601a      	str	r2, [r3, #0]
 8005ffc:	e007      	b.n	800600e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0208 	bic.w	r2, r2, #8
 800600c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	7f5b      	ldrb	r3, [r3, #29]
 8006012:	2b01      	cmp	r3, #1
 8006014:	d108      	bne.n	8006028 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f042 0204 	orr.w	r2, r2, #4
 8006024:	601a      	str	r2, [r3, #0]
 8006026:	e007      	b.n	8006038 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f022 0204 	bic.w	r2, r2, #4
 8006036:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	689a      	ldr	r2, [r3, #8]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	431a      	orrs	r2, r3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	431a      	orrs	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	ea42 0103 	orr.w	r1, r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	1e5a      	subs	r2, r3, #1
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	430a      	orrs	r2, r1
 800605c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3710      	adds	r7, #16
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}

08006076 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8006076:	b480      	push	{r7}
 8006078:	b087      	sub	sp, #28
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
 800607e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 3020 	ldrb.w	r3, [r3, #32]
 800608c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800608e:	7cfb      	ldrb	r3, [r7, #19]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d003      	beq.n	800609c <HAL_CAN_ConfigFilter+0x26>
 8006094:	7cfb      	ldrb	r3, [r7, #19]
 8006096:	2b02      	cmp	r3, #2
 8006098:	f040 80aa 	bne.w	80061f0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80060a2:	f043 0201 	orr.w	r2, r3, #1
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	695b      	ldr	r3, [r3, #20]
 80060b0:	f003 031f 	and.w	r3, r3, #31
 80060b4:	2201      	movs	r2, #1
 80060b6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ba:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	43db      	mvns	r3, r3
 80060c6:	401a      	ands	r2, r3
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	69db      	ldr	r3, [r3, #28]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d123      	bne.n	800611e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	43db      	mvns	r3, r3
 80060e0:	401a      	ands	r2, r3
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060f4:	683a      	ldr	r2, [r7, #0]
 80060f6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80060f8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	3248      	adds	r2, #72	; 0x48
 80060fe:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006112:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006114:	6979      	ldr	r1, [r7, #20]
 8006116:	3348      	adds	r3, #72	; 0x48
 8006118:	00db      	lsls	r3, r3, #3
 800611a:	440b      	add	r3, r1
 800611c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d122      	bne.n	800616c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	431a      	orrs	r2, r3
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006146:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	3248      	adds	r2, #72	; 0x48
 800614c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	689b      	ldr	r3, [r3, #8]
 8006154:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006160:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006162:	6979      	ldr	r1, [r7, #20]
 8006164:	3348      	adds	r3, #72	; 0x48
 8006166:	00db      	lsls	r3, r3, #3
 8006168:	440b      	add	r3, r1
 800616a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d109      	bne.n	8006188 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	43db      	mvns	r3, r3
 800617e:	401a      	ands	r2, r3
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006186:	e007      	b.n	8006198 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	431a      	orrs	r2, r3
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	691b      	ldr	r3, [r3, #16]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d109      	bne.n	80061b4 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	43db      	mvns	r3, r3
 80061aa:	401a      	ands	r2, r3
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80061b2:	e007      	b.n	80061c4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	431a      	orrs	r2, r3
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	6a1b      	ldr	r3, [r3, #32]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d107      	bne.n	80061dc <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	431a      	orrs	r2, r3
 80061d6:	697b      	ldr	r3, [r7, #20]
 80061d8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80061e2:	f023 0201 	bic.w	r2, r3, #1
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80061ec:	2300      	movs	r3, #0
 80061ee:	e006      	b.n	80061fe <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
  }
}
 80061fe:	4618      	mov	r0, r3
 8006200:	371c      	adds	r7, #28
 8006202:	46bd      	mov	sp, r7
 8006204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006208:	4770      	bx	lr

0800620a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800620a:	b580      	push	{r7, lr}
 800620c:	b084      	sub	sp, #16
 800620e:	af00      	add	r7, sp, #0
 8006210:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b01      	cmp	r3, #1
 800621c:	d12e      	bne.n	800627c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2202      	movs	r2, #2
 8006222:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f022 0201 	bic.w	r2, r2, #1
 8006234:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006236:	f7fe ff3f 	bl	80050b8 <HAL_GetTick>
 800623a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800623c:	e012      	b.n	8006264 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800623e:	f7fe ff3b 	bl	80050b8 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b0a      	cmp	r3, #10
 800624a:	d90b      	bls.n	8006264 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006250:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2205      	movs	r2, #5
 800625c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e012      	b.n	800628a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1e5      	bne.n	800623e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8006278:	2300      	movs	r3, #0
 800627a:	e006      	b.n	800628a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006280:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
  }
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}

08006292 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006292:	b480      	push	{r7}
 8006294:	b089      	sub	sp, #36	; 0x24
 8006296:	af00      	add	r7, sp, #0
 8006298:	60f8      	str	r0, [r7, #12]
 800629a:	60b9      	str	r1, [r7, #8]
 800629c:	607a      	str	r2, [r7, #4]
 800629e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80062a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80062b0:	7ffb      	ldrb	r3, [r7, #31]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d003      	beq.n	80062be <HAL_CAN_AddTxMessage+0x2c>
 80062b6:	7ffb      	ldrb	r3, [r7, #31]
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	f040 80ad 	bne.w	8006418 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10a      	bne.n	80062de <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d105      	bne.n	80062de <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f000 8095 	beq.w	8006408 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	0e1b      	lsrs	r3, r3, #24
 80062e2:	f003 0303 	and.w	r3, r3, #3
 80062e6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80062e8:	2201      	movs	r2, #1
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	409a      	lsls	r2, r3
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10d      	bne.n	8006316 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006304:	68f9      	ldr	r1, [r7, #12]
 8006306:	6809      	ldr	r1, [r1, #0]
 8006308:	431a      	orrs	r2, r3
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	3318      	adds	r3, #24
 800630e:	011b      	lsls	r3, r3, #4
 8006310:	440b      	add	r3, r1
 8006312:	601a      	str	r2, [r3, #0]
 8006314:	e00f      	b.n	8006336 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006320:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006326:	68f9      	ldr	r1, [r7, #12]
 8006328:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800632a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	3318      	adds	r3, #24
 8006330:	011b      	lsls	r3, r3, #4
 8006332:	440b      	add	r3, r1
 8006334:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6819      	ldr	r1, [r3, #0]
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	3318      	adds	r3, #24
 8006342:	011b      	lsls	r3, r3, #4
 8006344:	440b      	add	r3, r1
 8006346:	3304      	adds	r3, #4
 8006348:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	7d1b      	ldrb	r3, [r3, #20]
 800634e:	2b01      	cmp	r3, #1
 8006350:	d111      	bne.n	8006376 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	3318      	adds	r3, #24
 800635a:	011b      	lsls	r3, r3, #4
 800635c:	4413      	add	r3, r2
 800635e:	3304      	adds	r3, #4
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	6811      	ldr	r1, [r2, #0]
 8006366:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	3318      	adds	r3, #24
 800636e:	011b      	lsls	r3, r3, #4
 8006370:	440b      	add	r3, r1
 8006372:	3304      	adds	r3, #4
 8006374:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	3307      	adds	r3, #7
 800637a:	781b      	ldrb	r3, [r3, #0]
 800637c:	061a      	lsls	r2, r3, #24
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	3306      	adds	r3, #6
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	041b      	lsls	r3, r3, #16
 8006386:	431a      	orrs	r2, r3
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	3305      	adds	r3, #5
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	021b      	lsls	r3, r3, #8
 8006390:	4313      	orrs	r3, r2
 8006392:	687a      	ldr	r2, [r7, #4]
 8006394:	3204      	adds	r2, #4
 8006396:	7812      	ldrb	r2, [r2, #0]
 8006398:	4610      	mov	r0, r2
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	6811      	ldr	r1, [r2, #0]
 800639e:	ea43 0200 	orr.w	r2, r3, r0
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	440b      	add	r3, r1
 80063a8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80063ac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	3303      	adds	r3, #3
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	061a      	lsls	r2, r3, #24
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	3302      	adds	r3, #2
 80063ba:	781b      	ldrb	r3, [r3, #0]
 80063bc:	041b      	lsls	r3, r3, #16
 80063be:	431a      	orrs	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3301      	adds	r3, #1
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	021b      	lsls	r3, r3, #8
 80063c8:	4313      	orrs	r3, r2
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	7812      	ldrb	r2, [r2, #0]
 80063ce:	4610      	mov	r0, r2
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	6811      	ldr	r1, [r2, #0]
 80063d4:	ea43 0200 	orr.w	r2, r3, r0
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	011b      	lsls	r3, r3, #4
 80063dc:	440b      	add	r3, r1
 80063de:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80063e2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	3318      	adds	r3, #24
 80063ec:	011b      	lsls	r3, r3, #4
 80063ee:	4413      	add	r3, r2
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	6811      	ldr	r1, [r2, #0]
 80063f6:	f043 0201 	orr.w	r2, r3, #1
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	3318      	adds	r3, #24
 80063fe:	011b      	lsls	r3, r3, #4
 8006400:	440b      	add	r3, r1
 8006402:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006404:	2300      	movs	r3, #0
 8006406:	e00e      	b.n	8006426 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e006      	b.n	8006426 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
  }
}
 8006426:	4618      	mov	r0, r3
 8006428:	3724      	adds	r7, #36	; 0x24
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr

08006432 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8006432:	b480      	push	{r7}
 8006434:	b085      	sub	sp, #20
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800643a:	2300      	movs	r3, #0
 800643c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006444:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8006446:	7afb      	ldrb	r3, [r7, #11]
 8006448:	2b01      	cmp	r3, #1
 800644a:	d002      	beq.n	8006452 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800644c:	7afb      	ldrb	r3, [r7, #11]
 800644e:	2b02      	cmp	r3, #2
 8006450:	d11d      	bne.n	800648e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d002      	beq.n	8006466 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	3301      	adds	r3, #1
 8006464:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d002      	beq.n	800647a <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	3301      	adds	r3, #1
 8006478:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d002      	beq.n	800648e <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	3301      	adds	r3, #1
 800648c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800648e:	68fb      	ldr	r3, [r7, #12]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3714      	adds	r7, #20
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800649c:	b480      	push	{r7}
 800649e:	b087      	sub	sp, #28
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
 80064a8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064b0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80064b2:	7dfb      	ldrb	r3, [r7, #23]
 80064b4:	2b01      	cmp	r3, #1
 80064b6:	d003      	beq.n	80064c0 <HAL_CAN_GetRxMessage+0x24>
 80064b8:	7dfb      	ldrb	r3, [r7, #23]
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	f040 80f3 	bne.w	80066a6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d10e      	bne.n	80064e4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	f003 0303 	and.w	r3, r3, #3
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d116      	bne.n	8006502 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e0e7      	b.n	80066b4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	f003 0303 	and.w	r3, r3, #3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d107      	bne.n	8006502 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e0d8      	b.n	80066b4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	331b      	adds	r3, #27
 800650a:	011b      	lsls	r3, r3, #4
 800650c:	4413      	add	r3, r2
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 0204 	and.w	r2, r3, #4
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d10c      	bne.n	800653a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	331b      	adds	r3, #27
 8006528:	011b      	lsls	r3, r3, #4
 800652a:	4413      	add	r3, r2
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	0d5b      	lsrs	r3, r3, #21
 8006530:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	601a      	str	r2, [r3, #0]
 8006538:	e00b      	b.n	8006552 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	331b      	adds	r3, #27
 8006542:	011b      	lsls	r3, r3, #4
 8006544:	4413      	add	r3, r2
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	08db      	lsrs	r3, r3, #3
 800654a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	331b      	adds	r3, #27
 800655a:	011b      	lsls	r3, r3, #4
 800655c:	4413      	add	r3, r2
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0202 	and.w	r2, r3, #2
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	331b      	adds	r3, #27
 8006570:	011b      	lsls	r3, r3, #4
 8006572:	4413      	add	r3, r2
 8006574:	3304      	adds	r3, #4
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 020f 	and.w	r2, r3, #15
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	331b      	adds	r3, #27
 8006588:	011b      	lsls	r3, r3, #4
 800658a:	4413      	add	r3, r2
 800658c:	3304      	adds	r3, #4
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	0a1b      	lsrs	r3, r3, #8
 8006592:	b2da      	uxtb	r2, r3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	331b      	adds	r3, #27
 80065a0:	011b      	lsls	r3, r3, #4
 80065a2:	4413      	add	r3, r2
 80065a4:	3304      	adds	r3, #4
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	0c1b      	lsrs	r3, r3, #16
 80065aa:	b29a      	uxth	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	011b      	lsls	r3, r3, #4
 80065b8:	4413      	add	r3, r2
 80065ba:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	011b      	lsls	r3, r3, #4
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	0a1a      	lsrs	r2, r3, #8
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	3301      	adds	r3, #1
 80065dc:	b2d2      	uxtb	r2, r2
 80065de:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	011b      	lsls	r3, r3, #4
 80065e8:	4413      	add	r3, r2
 80065ea:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	0c1a      	lsrs	r2, r3, #16
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	3302      	adds	r3, #2
 80065f6:	b2d2      	uxtb	r2, r2
 80065f8:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	011b      	lsls	r3, r3, #4
 8006602:	4413      	add	r3, r2
 8006604:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	0e1a      	lsrs	r2, r3, #24
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	3303      	adds	r3, #3
 8006610:	b2d2      	uxtb	r2, r2
 8006612:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	011b      	lsls	r3, r3, #4
 800661c:	4413      	add	r3, r2
 800661e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	3304      	adds	r3, #4
 8006628:	b2d2      	uxtb	r2, r2
 800662a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	011b      	lsls	r3, r3, #4
 8006634:	4413      	add	r3, r2
 8006636:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	0a1a      	lsrs	r2, r3, #8
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	3305      	adds	r3, #5
 8006642:	b2d2      	uxtb	r2, r2
 8006644:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	011b      	lsls	r3, r3, #4
 800664e:	4413      	add	r3, r2
 8006650:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	0c1a      	lsrs	r2, r3, #16
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	3306      	adds	r3, #6
 800665c:	b2d2      	uxtb	r2, r2
 800665e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	011b      	lsls	r3, r3, #4
 8006668:	4413      	add	r3, r2
 800666a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	0e1a      	lsrs	r2, r3, #24
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	3307      	adds	r3, #7
 8006676:	b2d2      	uxtb	r2, r2
 8006678:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d108      	bne.n	8006692 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68da      	ldr	r2, [r3, #12]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f042 0220 	orr.w	r2, r2, #32
 800668e:	60da      	str	r2, [r3, #12]
 8006690:	e007      	b.n	80066a2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	691a      	ldr	r2, [r3, #16]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f042 0220 	orr.w	r2, r2, #32
 80066a0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80066a2:	2300      	movs	r3, #0
 80066a4:	e006      	b.n	80066b4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066aa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
  }
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	371c      	adds	r7, #28
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80066ca:	2300      	movs	r3, #0
 80066cc:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80066d4:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80066d6:	7afb      	ldrb	r3, [r7, #11]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d002      	beq.n	80066e2 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80066dc:	7afb      	ldrb	r3, [r7, #11]
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d10f      	bne.n	8006702 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d106      	bne.n	80066f6 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	f003 0303 	and.w	r3, r3, #3
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	e005      	b.n	8006702 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	f003 0303 	and.w	r3, r3, #3
 8006700:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8006702:	68fb      	ldr	r3, [r7, #12]
}
 8006704:	4618      	mov	r0, r3
 8006706:	3714      	adds	r7, #20
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006720:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8006722:	7bfb      	ldrb	r3, [r7, #15]
 8006724:	2b01      	cmp	r3, #1
 8006726:	d002      	beq.n	800672e <HAL_CAN_ActivateNotification+0x1e>
 8006728:	7bfb      	ldrb	r3, [r7, #15]
 800672a:	2b02      	cmp	r3, #2
 800672c:	d109      	bne.n	8006742 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	6959      	ldr	r1, [r3, #20]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	683a      	ldr	r2, [r7, #0]
 800673a:	430a      	orrs	r2, r1
 800673c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800673e:	2300      	movs	r3, #0
 8006740:	e006      	b.n	8006750 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006746:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
  }
}
 8006750:	4618      	mov	r0, r3
 8006752:	3714      	adds	r7, #20
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b08a      	sub	sp, #40	; 0x28
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8006764:	2300      	movs	r3, #0
 8006766:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	695b      	ldr	r3, [r3, #20]
 800676e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8006798:	6a3b      	ldr	r3, [r7, #32]
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d07c      	beq.n	800689c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	f003 0301 	and.w	r3, r3, #1
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d023      	beq.n	80067f4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2201      	movs	r2, #1
 80067b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7fd ff64 	bl	800468c <HAL_CAN_TxMailbox0CompleteCallback>
 80067c4:	e016      	b.n	80067f4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	f003 0304 	and.w	r3, r3, #4
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d004      	beq.n	80067da <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80067d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80067d6:	627b      	str	r3, [r7, #36]	; 0x24
 80067d8:	e00c      	b.n	80067f4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d004      	beq.n	80067ee <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80067e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80067ea:	627b      	str	r3, [r7, #36]	; 0x24
 80067ec:	e002      	b.n	80067f4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f96b 	bl	8006aca <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d024      	beq.n	8006848 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006806:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800680e:	2b00      	cmp	r3, #0
 8006810:	d003      	beq.n	800681a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7fd ff4a 	bl	80046ac <HAL_CAN_TxMailbox1CompleteCallback>
 8006818:	e016      	b.n	8006848 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006820:	2b00      	cmp	r3, #0
 8006822:	d004      	beq.n	800682e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8006824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006826:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800682a:	627b      	str	r3, [r7, #36]	; 0x24
 800682c:	e00c      	b.n	8006848 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006834:	2b00      	cmp	r3, #0
 8006836:	d004      	beq.n	8006842 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800683a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800683e:	627b      	str	r3, [r7, #36]	; 0x24
 8006840:	e002      	b.n	8006848 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f94b 	bl	8006ade <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d024      	beq.n	800689c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800685a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800685c:	69bb      	ldr	r3, [r7, #24]
 800685e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d003      	beq.n	800686e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fd ff30 	bl	80046cc <HAL_CAN_TxMailbox2CompleteCallback>
 800686c:	e016      	b.n	800689c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800686e:	69bb      	ldr	r3, [r7, #24]
 8006870:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d004      	beq.n	8006882 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8006878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800687e:	627b      	str	r3, [r7, #36]	; 0x24
 8006880:	e00c      	b.n	800689c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006888:	2b00      	cmp	r3, #0
 800688a:	d004      	beq.n	8006896 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006892:	627b      	str	r3, [r7, #36]	; 0x24
 8006894:	e002      	b.n	800689c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 f92b 	bl	8006af2 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	f003 0308 	and.w	r3, r3, #8
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d00c      	beq.n	80068c0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	f003 0310 	and.w	r3, r3, #16
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d007      	beq.n	80068c0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80068b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068b6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2210      	movs	r2, #16
 80068be:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80068c0:	6a3b      	ldr	r3, [r7, #32]
 80068c2:	f003 0304 	and.w	r3, r3, #4
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00b      	beq.n	80068e2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f003 0308 	and.w	r3, r3, #8
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d006      	beq.n	80068e2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2208      	movs	r2, #8
 80068da:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 f912 	bl	8006b06 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d009      	beq.n	8006900 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68db      	ldr	r3, [r3, #12]
 80068f2:	f003 0303 	and.w	r3, r3, #3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d002      	beq.n	8006900 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7fd feaa 	bl	8004654 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006906:	2b00      	cmp	r3, #0
 8006908:	d00c      	beq.n	8006924 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	f003 0310 	and.w	r3, r3, #16
 8006910:	2b00      	cmp	r3, #0
 8006912:	d007      	beq.n	8006924 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8006914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006916:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800691a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	2210      	movs	r2, #16
 8006922:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8006924:	6a3b      	ldr	r3, [r7, #32]
 8006926:	f003 0320 	and.w	r3, r3, #32
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00b      	beq.n	8006946 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f003 0308 	and.w	r3, r3, #8
 8006934:	2b00      	cmp	r3, #0
 8006936:	d006      	beq.n	8006946 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2208      	movs	r2, #8
 800693e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f000 f8f4 	bl	8006b2e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8006946:	6a3b      	ldr	r3, [r7, #32]
 8006948:	f003 0310 	and.w	r3, r3, #16
 800694c:	2b00      	cmp	r3, #0
 800694e:	d009      	beq.n	8006964 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	f003 0303 	and.w	r3, r3, #3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d002      	beq.n	8006964 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 f8db 	bl	8006b1a <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006964:	6a3b      	ldr	r3, [r7, #32]
 8006966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00b      	beq.n	8006986 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800696e:	69fb      	ldr	r3, [r7, #28]
 8006970:	f003 0310 	and.w	r3, r3, #16
 8006974:	2b00      	cmp	r3, #0
 8006976:	d006      	beq.n	8006986 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2210      	movs	r2, #16
 800697e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f8de 	bl	8006b42 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00b      	beq.n	80069a8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	f003 0308 	and.w	r3, r3, #8
 8006996:	2b00      	cmp	r3, #0
 8006998:	d006      	beq.n	80069a8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2208      	movs	r2, #8
 80069a0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f8d7 	bl	8006b56 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80069a8:	6a3b      	ldr	r3, [r7, #32]
 80069aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d07b      	beq.n	8006aaa <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	f003 0304 	and.w	r3, r3, #4
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d072      	beq.n	8006aa2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d008      	beq.n	80069d8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d003      	beq.n	80069d8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80069d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d2:	f043 0301 	orr.w	r3, r3, #1
 80069d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d008      	beq.n	80069f4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d003      	beq.n	80069f4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	f043 0302 	orr.w	r3, r3, #2
 80069f2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d008      	beq.n	8006a10 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	f043 0304 	orr.w	r3, r3, #4
 8006a0e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006a10:	6a3b      	ldr	r3, [r7, #32]
 8006a12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d043      	beq.n	8006aa2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d03e      	beq.n	8006aa2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006a2a:	2b60      	cmp	r3, #96	; 0x60
 8006a2c:	d02b      	beq.n	8006a86 <HAL_CAN_IRQHandler+0x32a>
 8006a2e:	2b60      	cmp	r3, #96	; 0x60
 8006a30:	d82e      	bhi.n	8006a90 <HAL_CAN_IRQHandler+0x334>
 8006a32:	2b50      	cmp	r3, #80	; 0x50
 8006a34:	d022      	beq.n	8006a7c <HAL_CAN_IRQHandler+0x320>
 8006a36:	2b50      	cmp	r3, #80	; 0x50
 8006a38:	d82a      	bhi.n	8006a90 <HAL_CAN_IRQHandler+0x334>
 8006a3a:	2b40      	cmp	r3, #64	; 0x40
 8006a3c:	d019      	beq.n	8006a72 <HAL_CAN_IRQHandler+0x316>
 8006a3e:	2b40      	cmp	r3, #64	; 0x40
 8006a40:	d826      	bhi.n	8006a90 <HAL_CAN_IRQHandler+0x334>
 8006a42:	2b30      	cmp	r3, #48	; 0x30
 8006a44:	d010      	beq.n	8006a68 <HAL_CAN_IRQHandler+0x30c>
 8006a46:	2b30      	cmp	r3, #48	; 0x30
 8006a48:	d822      	bhi.n	8006a90 <HAL_CAN_IRQHandler+0x334>
 8006a4a:	2b10      	cmp	r3, #16
 8006a4c:	d002      	beq.n	8006a54 <HAL_CAN_IRQHandler+0x2f8>
 8006a4e:	2b20      	cmp	r3, #32
 8006a50:	d005      	beq.n	8006a5e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8006a52:	e01d      	b.n	8006a90 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8006a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a56:	f043 0308 	orr.w	r3, r3, #8
 8006a5a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a5c:	e019      	b.n	8006a92 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a60:	f043 0310 	orr.w	r3, r3, #16
 8006a64:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a66:	e014      	b.n	8006a92 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8006a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6a:	f043 0320 	orr.w	r3, r3, #32
 8006a6e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a70:	e00f      	b.n	8006a92 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a78:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a7a:	e00a      	b.n	8006a92 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a82:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a84:	e005      	b.n	8006a92 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a8c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006a8e:	e000      	b.n	8006a92 <HAL_CAN_IRQHandler+0x336>
            break;
 8006a90:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	699a      	ldr	r2, [r3, #24]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006aa0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2204      	movs	r2, #4
 8006aa8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d008      	beq.n	8006ac2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ab6:	431a      	orrs	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f000 f854 	bl	8006b6a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006ac2:	bf00      	nop
 8006ac4:	3728      	adds	r7, #40	; 0x28
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}

08006aca <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006aca:	b480      	push	{r7}
 8006acc:	b083      	sub	sp, #12
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006ad2:	bf00      	nop
 8006ad4:	370c      	adds	r7, #12
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr

08006ade <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006ade:	b480      	push	{r7}
 8006ae0:	b083      	sub	sp, #12
 8006ae2:	af00      	add	r7, sp, #0
 8006ae4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006ae6:	bf00      	nop
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr

08006af2 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b083      	sub	sp, #12
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006afa:	bf00      	nop
 8006afc:	370c      	adds	r7, #12
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr

08006b06 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006b06:	b480      	push	{r7}
 8006b08:	b083      	sub	sp, #12
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006b0e:	bf00      	nop
 8006b10:	370c      	adds	r7, #12
 8006b12:	46bd      	mov	sp, r7
 8006b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b18:	4770      	bx	lr

08006b1a <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006b1a:	b480      	push	{r7}
 8006b1c:	b083      	sub	sp, #12
 8006b1e:	af00      	add	r7, sp, #0
 8006b20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006b22:	bf00      	nop
 8006b24:	370c      	adds	r7, #12
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr

08006b2e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006b2e:	b480      	push	{r7}
 8006b30:	b083      	sub	sp, #12
 8006b32:	af00      	add	r7, sp, #0
 8006b34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006b36:	bf00      	nop
 8006b38:	370c      	adds	r7, #12
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b083      	sub	sp, #12
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006b4a:	bf00      	nop
 8006b4c:	370c      	adds	r7, #12
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr

08006b56 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006b56:	b480      	push	{r7}
 8006b58:	b083      	sub	sp, #12
 8006b5a:	af00      	add	r7, sp, #0
 8006b5c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006b5e:	bf00      	nop
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006b6a:	b480      	push	{r7}
 8006b6c:	b083      	sub	sp, #12
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006b72:	bf00      	nop
 8006b74:	370c      	adds	r7, #12
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
	...

08006b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f003 0307 	and.w	r3, r3, #7
 8006b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b90:	4b0c      	ldr	r3, [pc, #48]	; (8006bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b96:	68ba      	ldr	r2, [r7, #8]
 8006b98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006bb2:	4a04      	ldr	r2, [pc, #16]	; (8006bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	60d3      	str	r3, [r2, #12]
}
 8006bb8:	bf00      	nop
 8006bba:	3714      	adds	r7, #20
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr
 8006bc4:	e000ed00 	.word	0xe000ed00

08006bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006bcc:	4b04      	ldr	r3, [pc, #16]	; (8006be0 <__NVIC_GetPriorityGrouping+0x18>)
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	0a1b      	lsrs	r3, r3, #8
 8006bd2:	f003 0307 	and.w	r3, r3, #7
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	e000ed00 	.word	0xe000ed00

08006be4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	4603      	mov	r3, r0
 8006bec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	db0b      	blt.n	8006c0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006bf6:	79fb      	ldrb	r3, [r7, #7]
 8006bf8:	f003 021f 	and.w	r2, r3, #31
 8006bfc:	4907      	ldr	r1, [pc, #28]	; (8006c1c <__NVIC_EnableIRQ+0x38>)
 8006bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c02:	095b      	lsrs	r3, r3, #5
 8006c04:	2001      	movs	r0, #1
 8006c06:	fa00 f202 	lsl.w	r2, r0, r2
 8006c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006c0e:	bf00      	nop
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr
 8006c1a:	bf00      	nop
 8006c1c:	e000e100 	.word	0xe000e100

08006c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	4603      	mov	r3, r0
 8006c28:	6039      	str	r1, [r7, #0]
 8006c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	db0a      	blt.n	8006c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	490c      	ldr	r1, [pc, #48]	; (8006c6c <__NVIC_SetPriority+0x4c>)
 8006c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c3e:	0112      	lsls	r2, r2, #4
 8006c40:	b2d2      	uxtb	r2, r2
 8006c42:	440b      	add	r3, r1
 8006c44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006c48:	e00a      	b.n	8006c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	b2da      	uxtb	r2, r3
 8006c4e:	4908      	ldr	r1, [pc, #32]	; (8006c70 <__NVIC_SetPriority+0x50>)
 8006c50:	79fb      	ldrb	r3, [r7, #7]
 8006c52:	f003 030f 	and.w	r3, r3, #15
 8006c56:	3b04      	subs	r3, #4
 8006c58:	0112      	lsls	r2, r2, #4
 8006c5a:	b2d2      	uxtb	r2, r2
 8006c5c:	440b      	add	r3, r1
 8006c5e:	761a      	strb	r2, [r3, #24]
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr
 8006c6c:	e000e100 	.word	0xe000e100
 8006c70:	e000ed00 	.word	0xe000ed00

08006c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b089      	sub	sp, #36	; 0x24
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f003 0307 	and.w	r3, r3, #7
 8006c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	f1c3 0307 	rsb	r3, r3, #7
 8006c8e:	2b04      	cmp	r3, #4
 8006c90:	bf28      	it	cs
 8006c92:	2304      	movcs	r3, #4
 8006c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	3304      	adds	r3, #4
 8006c9a:	2b06      	cmp	r3, #6
 8006c9c:	d902      	bls.n	8006ca4 <NVIC_EncodePriority+0x30>
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	3b03      	subs	r3, #3
 8006ca2:	e000      	b.n	8006ca6 <NVIC_EncodePriority+0x32>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb2:	43da      	mvns	r2, r3
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	401a      	ands	r2, r3
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc6:	43d9      	mvns	r1, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ccc:	4313      	orrs	r3, r2
         );
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3724      	adds	r7, #36	; 0x24
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b082      	sub	sp, #8
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7ff ff4c 	bl	8006b80 <__NVIC_SetPriorityGrouping>
}
 8006ce8:	bf00      	nop
 8006cea:	3708      	adds	r7, #8
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
 8006cfc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006d02:	f7ff ff61 	bl	8006bc8 <__NVIC_GetPriorityGrouping>
 8006d06:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	68b9      	ldr	r1, [r7, #8]
 8006d0c:	6978      	ldr	r0, [r7, #20]
 8006d0e:	f7ff ffb1 	bl	8006c74 <NVIC_EncodePriority>
 8006d12:	4602      	mov	r2, r0
 8006d14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d18:	4611      	mov	r1, r2
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f7ff ff80 	bl	8006c20 <__NVIC_SetPriority>
}
 8006d20:	bf00      	nop
 8006d22:	3718      	adds	r7, #24
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bd80      	pop	{r7, pc}

08006d28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	4603      	mov	r3, r0
 8006d30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7ff ff54 	bl	8006be4 <__NVIC_EnableIRQ>
}
 8006d3c:	bf00      	nop
 8006d3e:	3708      	adds	r7, #8
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d101      	bne.n	8006d56 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e014      	b.n	8006d80 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	791b      	ldrb	r3, [r3, #4]
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d105      	bne.n	8006d6c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7fd feca 	bl	8004b00 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2202      	movs	r2, #2
 8006d70:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3708      	adds	r7, #8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b086      	sub	sp, #24
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	607a      	str	r2, [r7, #4]
 8006d94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	795b      	ldrb	r3, [r3, #5]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d101      	bne.n	8006da6 <HAL_DAC_Start_DMA+0x1e>
 8006da2:	2302      	movs	r3, #2
 8006da4:	e0ab      	b.n	8006efe <HAL_DAC_Start_DMA+0x176>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2201      	movs	r2, #1
 8006daa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2202      	movs	r2, #2
 8006db0:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d12f      	bne.n	8006e18 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	4a52      	ldr	r2, [pc, #328]	; (8006f08 <HAL_DAC_Start_DMA+0x180>)
 8006dbe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	4a51      	ldr	r2, [pc, #324]	; (8006f0c <HAL_DAC_Start_DMA+0x184>)
 8006dc6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	4a50      	ldr	r2, [pc, #320]	; (8006f10 <HAL_DAC_Start_DMA+0x188>)
 8006dce:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006dde:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8006de0:	6a3b      	ldr	r3, [r7, #32]
 8006de2:	2b08      	cmp	r3, #8
 8006de4:	d013      	beq.n	8006e0e <HAL_DAC_Start_DMA+0x86>
 8006de6:	6a3b      	ldr	r3, [r7, #32]
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d845      	bhi.n	8006e78 <HAL_DAC_Start_DMA+0xf0>
 8006dec:	6a3b      	ldr	r3, [r7, #32]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <HAL_DAC_Start_DMA+0x72>
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	2b04      	cmp	r3, #4
 8006df6:	d005      	beq.n	8006e04 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8006df8:	e03e      	b.n	8006e78 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	3308      	adds	r3, #8
 8006e00:	613b      	str	r3, [r7, #16]
        break;
 8006e02:	e03c      	b.n	8006e7e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	330c      	adds	r3, #12
 8006e0a:	613b      	str	r3, [r7, #16]
        break;
 8006e0c:	e037      	b.n	8006e7e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	3310      	adds	r3, #16
 8006e14:	613b      	str	r3, [r7, #16]
        break;
 8006e16:	e032      	b.n	8006e7e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	4a3d      	ldr	r2, [pc, #244]	; (8006f14 <HAL_DAC_Start_DMA+0x18c>)
 8006e1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	4a3c      	ldr	r2, [pc, #240]	; (8006f18 <HAL_DAC_Start_DMA+0x190>)
 8006e26:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	4a3b      	ldr	r2, [pc, #236]	; (8006f1c <HAL_DAC_Start_DMA+0x194>)
 8006e2e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006e3e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8006e40:	6a3b      	ldr	r3, [r7, #32]
 8006e42:	2b08      	cmp	r3, #8
 8006e44:	d013      	beq.n	8006e6e <HAL_DAC_Start_DMA+0xe6>
 8006e46:	6a3b      	ldr	r3, [r7, #32]
 8006e48:	2b08      	cmp	r3, #8
 8006e4a:	d817      	bhi.n	8006e7c <HAL_DAC_Start_DMA+0xf4>
 8006e4c:	6a3b      	ldr	r3, [r7, #32]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <HAL_DAC_Start_DMA+0xd2>
 8006e52:	6a3b      	ldr	r3, [r7, #32]
 8006e54:	2b04      	cmp	r3, #4
 8006e56:	d005      	beq.n	8006e64 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8006e58:	e010      	b.n	8006e7c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	3314      	adds	r3, #20
 8006e60:	613b      	str	r3, [r7, #16]
        break;
 8006e62:	e00c      	b.n	8006e7e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	3318      	adds	r3, #24
 8006e6a:	613b      	str	r3, [r7, #16]
        break;
 8006e6c:	e007      	b.n	8006e7e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	331c      	adds	r3, #28
 8006e74:	613b      	str	r3, [r7, #16]
        break;
 8006e76:	e002      	b.n	8006e7e <HAL_DAC_Start_DMA+0xf6>
        break;
 8006e78:	bf00      	nop
 8006e7a:	e000      	b.n	8006e7e <HAL_DAC_Start_DMA+0xf6>
        break;
 8006e7c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d111      	bne.n	8006ea8 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e92:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6898      	ldr	r0, [r3, #8]
 8006e98:	6879      	ldr	r1, [r7, #4]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	693a      	ldr	r2, [r7, #16]
 8006e9e:	f000 fb13 	bl	80074c8 <HAL_DMA_Start_IT>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	75fb      	strb	r3, [r7, #23]
 8006ea6:	e010      	b.n	8006eca <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006eb6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	68d8      	ldr	r0, [r3, #12]
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	693a      	ldr	r2, [r7, #16]
 8006ec2:	f000 fb01 	bl	80074c8 <HAL_DMA_Start_IT>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8006ed0:	7dfb      	ldrb	r3, [r7, #23]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10c      	bne.n	8006ef0 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6819      	ldr	r1, [r3, #0]
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	f003 0310 	and.w	r3, r3, #16
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	409a      	lsls	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	430a      	orrs	r2, r1
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	e005      	b.n	8006efc <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	f043 0204 	orr.w	r2, r3, #4
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8006efc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3718      	adds	r7, #24
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	08007231 	.word	0x08007231
 8006f0c:	08007253 	.word	0x08007253
 8006f10:	0800726f 	.word	0x0800726f
 8006f14:	080072ed 	.word	0x080072ed
 8006f18:	0800730f 	.word	0x0800730f
 8006f1c:	0800732b 	.word	0x0800732b

08006f20 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f36:	d120      	bne.n	8006f7a <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f46:	d118      	bne.n	8006f7a <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2204      	movs	r2, #4
 8006f4c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	f043 0201 	orr.w	r2, r3, #1
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006f62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f72:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 f837 	bl	8006fe8 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f88:	d120      	bne.n	8006fcc <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006f94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f98:	d118      	bne.n	8006fcc <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2204      	movs	r2, #4
 8006f9e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	f043 0202 	orr.w	r2, r3, #2
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006fb4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006fc4:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f986 	bl	80072d8 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8006fcc:	bf00      	nop
 8006fce:	3708      	adds	r7, #8
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006ff0:	bf00      	nop
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffa:	4770      	bx	lr

08006ffc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b088      	sub	sp, #32
 8007000:	af00      	add	r7, sp, #0
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	795b      	ldrb	r3, [r3, #5]
 8007010:	2b01      	cmp	r3, #1
 8007012:	d101      	bne.n	8007018 <HAL_DAC_ConfigChannel+0x1c>
 8007014:	2302      	movs	r3, #2
 8007016:	e107      	b.n	8007228 <HAL_DAC_ConfigChannel+0x22c>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2201      	movs	r2, #1
 800701c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2202      	movs	r2, #2
 8007022:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b04      	cmp	r3, #4
 800702a:	d174      	bne.n	8007116 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800702c:	f7fe f844 	bl	80050b8 <HAL_GetTick>
 8007030:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d134      	bne.n	80070a2 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007038:	e011      	b.n	800705e <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800703a:	f7fe f83d 	bl	80050b8 <HAL_GetTick>
 800703e:	4602      	mov	r2, r0
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	2b01      	cmp	r3, #1
 8007046:	d90a      	bls.n	800705e <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	f043 0208 	orr.w	r2, r3, #8
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2203      	movs	r2, #3
 8007058:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800705a:	2303      	movs	r3, #3
 800705c:	e0e4      	b.n	8007228 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007064:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1e6      	bne.n	800703a <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800706c:	2001      	movs	r0, #1
 800706e:	f7fe f82f 	bl	80050d0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68ba      	ldr	r2, [r7, #8]
 8007078:	6992      	ldr	r2, [r2, #24]
 800707a:	641a      	str	r2, [r3, #64]	; 0x40
 800707c:	e01e      	b.n	80070bc <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800707e:	f7fe f81b 	bl	80050b8 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b01      	cmp	r3, #1
 800708a:	d90a      	bls.n	80070a2 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	f043 0208 	orr.w	r2, r3, #8
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2203      	movs	r2, #3
 800709c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e0c2      	b.n	8007228 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	dbe8      	blt.n	800707e <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80070ac:	2001      	movs	r0, #1
 80070ae:	f7fe f80f 	bl	80050d0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	6992      	ldr	r2, [r2, #24]
 80070ba:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f003 0310 	and.w	r3, r3, #16
 80070c8:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80070cc:	fa01 f303 	lsl.w	r3, r1, r3
 80070d0:	43db      	mvns	r3, r3
 80070d2:	ea02 0103 	and.w	r1, r2, r3
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	69da      	ldr	r2, [r3, #28]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f003 0310 	and.w	r3, r3, #16
 80070e0:	409a      	lsls	r2, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	430a      	orrs	r2, r1
 80070e8:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f003 0310 	and.w	r3, r3, #16
 80070f6:	21ff      	movs	r1, #255	; 0xff
 80070f8:	fa01 f303 	lsl.w	r3, r1, r3
 80070fc:	43db      	mvns	r3, r3
 80070fe:	ea02 0103 	and.w	r1, r2, r3
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	6a1a      	ldr	r2, [r3, #32]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f003 0310 	and.w	r3, r3, #16
 800710c:	409a      	lsls	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	430a      	orrs	r2, r1
 8007114:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	691b      	ldr	r3, [r3, #16]
 800711a:	2b01      	cmp	r3, #1
 800711c:	d11d      	bne.n	800715a <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007124:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f003 0310 	and.w	r3, r3, #16
 800712c:	221f      	movs	r2, #31
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	43db      	mvns	r3, r3
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	4013      	ands	r3, r2
 8007138:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	695b      	ldr	r3, [r3, #20]
 800713e:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f003 0310 	and.w	r3, r3, #16
 8007146:	697a      	ldr	r2, [r7, #20]
 8007148:	fa02 f303 	lsl.w	r3, r2, r3
 800714c:	69ba      	ldr	r2, [r7, #24]
 800714e:	4313      	orrs	r3, r2
 8007150:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	69ba      	ldr	r2, [r7, #24]
 8007158:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007160:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f003 0310 	and.w	r3, r3, #16
 8007168:	2207      	movs	r2, #7
 800716a:	fa02 f303 	lsl.w	r3, r2, r3
 800716e:	43db      	mvns	r3, r3
 8007170:	69ba      	ldr	r2, [r7, #24]
 8007172:	4013      	ands	r3, r2
 8007174:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	431a      	orrs	r2, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	4313      	orrs	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	f003 0310 	and.w	r3, r3, #16
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	fa02 f303 	lsl.w	r3, r2, r3
 8007194:	69ba      	ldr	r2, [r7, #24]
 8007196:	4313      	orrs	r3, r2
 8007198:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	69ba      	ldr	r2, [r7, #24]
 80071a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	6819      	ldr	r1, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f003 0310 	and.w	r3, r3, #16
 80071ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80071b2:	fa02 f303 	lsl.w	r3, r2, r3
 80071b6:	43da      	mvns	r2, r3
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	400a      	ands	r2, r1
 80071be:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f003 0310 	and.w	r3, r3, #16
 80071ce:	f640 72fc 	movw	r2, #4092	; 0xffc
 80071d2:	fa02 f303 	lsl.w	r3, r2, r3
 80071d6:	43db      	mvns	r3, r3
 80071d8:	69ba      	ldr	r2, [r7, #24]
 80071da:	4013      	ands	r3, r2
 80071dc:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f003 0310 	and.w	r3, r3, #16
 80071ea:	697a      	ldr	r2, [r7, #20]
 80071ec:	fa02 f303 	lsl.w	r3, r2, r3
 80071f0:	69ba      	ldr	r2, [r7, #24]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	6819      	ldr	r1, [r3, #0]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f003 0310 	and.w	r3, r3, #16
 800720a:	22c0      	movs	r2, #192	; 0xc0
 800720c:	fa02 f303 	lsl.w	r3, r2, r3
 8007210:	43da      	mvns	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	400a      	ands	r2, r1
 8007218:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2201      	movs	r2, #1
 800721e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007226:	2300      	movs	r3, #0
}
 8007228:	4618      	mov	r0, r3
 800722a:	3720      	adds	r7, #32
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f7fc fc86 	bl	8003b50 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2201      	movs	r2, #1
 8007248:	711a      	strb	r2, [r3, #4]
}
 800724a:	bf00      	nop
 800724c:	3710      	adds	r7, #16
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8007252:	b580      	push	{r7, lr}
 8007254:	b084      	sub	sp, #16
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f7fc fc55 	bl	8003b10 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007266:	bf00      	nop
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b084      	sub	sp, #16
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800727a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	691b      	ldr	r3, [r3, #16]
 8007280:	f043 0204 	orr.w	r2, r3, #4
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8007288:	68f8      	ldr	r0, [r7, #12]
 800728a:	f7ff fea3 	bl	8006fd4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2201      	movs	r2, #1
 8007292:	711a      	strb	r2, [r3, #4]
}
 8007294:	bf00      	nop
 8007296:	3710      	adds	r7, #16
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800729c:	b480      	push	{r7}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c2:	4770      	bx	lr

080072c4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80072d8:	b480      	push	{r7}
 80072da:	b083      	sub	sp, #12
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80072e0:	bf00      	nop
 80072e2:	370c      	adds	r7, #12
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80072fa:	68f8      	ldr	r0, [r7, #12]
 80072fc:	f7ff ffce 	bl	800729c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	711a      	strb	r2, [r3, #4]
}
 8007306:	bf00      	nop
 8007308:	3710      	adds	r7, #16
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b084      	sub	sp, #16
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800731a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f7ff ffc7 	bl	80072b0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8007322:	bf00      	nop
 8007324:	3710      	adds	r7, #16
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}

0800732a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800732a:	b580      	push	{r7, lr}
 800732c:	b084      	sub	sp, #16
 800732e:	af00      	add	r7, sp, #0
 8007330:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007336:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	691b      	ldr	r3, [r3, #16]
 800733c:	f043 0204 	orr.w	r2, r3, #4
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8007344:	68f8      	ldr	r0, [r7, #12]
 8007346:	f7ff ffbd 	bl	80072c4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2201      	movs	r2, #1
 800734e:	711a      	strb	r2, [r3, #4]
}
 8007350:	bf00      	nop
 8007352:	3710      	adds	r7, #16
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007358:	b480      	push	{r7}
 800735a:	b085      	sub	sp, #20
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d101      	bne.n	800736a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e098      	b.n	800749c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	461a      	mov	r2, r3
 8007370:	4b4d      	ldr	r3, [pc, #308]	; (80074a8 <HAL_DMA_Init+0x150>)
 8007372:	429a      	cmp	r2, r3
 8007374:	d80f      	bhi.n	8007396 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	461a      	mov	r2, r3
 800737c:	4b4b      	ldr	r3, [pc, #300]	; (80074ac <HAL_DMA_Init+0x154>)
 800737e:	4413      	add	r3, r2
 8007380:	4a4b      	ldr	r2, [pc, #300]	; (80074b0 <HAL_DMA_Init+0x158>)
 8007382:	fba2 2303 	umull	r2, r3, r2, r3
 8007386:	091b      	lsrs	r3, r3, #4
 8007388:	009a      	lsls	r2, r3, #2
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a48      	ldr	r2, [pc, #288]	; (80074b4 <HAL_DMA_Init+0x15c>)
 8007392:	641a      	str	r2, [r3, #64]	; 0x40
 8007394:	e00e      	b.n	80073b4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	461a      	mov	r2, r3
 800739c:	4b46      	ldr	r3, [pc, #280]	; (80074b8 <HAL_DMA_Init+0x160>)
 800739e:	4413      	add	r3, r2
 80073a0:	4a43      	ldr	r2, [pc, #268]	; (80074b0 <HAL_DMA_Init+0x158>)
 80073a2:	fba2 2303 	umull	r2, r3, r2, r3
 80073a6:	091b      	lsrs	r3, r3, #4
 80073a8:	009a      	lsls	r2, r3, #2
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a42      	ldr	r2, [pc, #264]	; (80074bc <HAL_DMA_Init+0x164>)
 80073b2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80073ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80073d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80073f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80073f8:	68fa      	ldr	r2, [r7, #12]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	68fa      	ldr	r2, [r7, #12]
 8007404:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	689b      	ldr	r3, [r3, #8]
 800740a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800740e:	d039      	beq.n	8007484 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007414:	4a27      	ldr	r2, [pc, #156]	; (80074b4 <HAL_DMA_Init+0x15c>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d11a      	bne.n	8007450 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800741a:	4b29      	ldr	r3, [pc, #164]	; (80074c0 <HAL_DMA_Init+0x168>)
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007422:	f003 031c 	and.w	r3, r3, #28
 8007426:	210f      	movs	r1, #15
 8007428:	fa01 f303 	lsl.w	r3, r1, r3
 800742c:	43db      	mvns	r3, r3
 800742e:	4924      	ldr	r1, [pc, #144]	; (80074c0 <HAL_DMA_Init+0x168>)
 8007430:	4013      	ands	r3, r2
 8007432:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8007434:	4b22      	ldr	r3, [pc, #136]	; (80074c0 <HAL_DMA_Init+0x168>)
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6859      	ldr	r1, [r3, #4]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007440:	f003 031c 	and.w	r3, r3, #28
 8007444:	fa01 f303 	lsl.w	r3, r1, r3
 8007448:	491d      	ldr	r1, [pc, #116]	; (80074c0 <HAL_DMA_Init+0x168>)
 800744a:	4313      	orrs	r3, r2
 800744c:	600b      	str	r3, [r1, #0]
 800744e:	e019      	b.n	8007484 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8007450:	4b1c      	ldr	r3, [pc, #112]	; (80074c4 <HAL_DMA_Init+0x16c>)
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007458:	f003 031c 	and.w	r3, r3, #28
 800745c:	210f      	movs	r1, #15
 800745e:	fa01 f303 	lsl.w	r3, r1, r3
 8007462:	43db      	mvns	r3, r3
 8007464:	4917      	ldr	r1, [pc, #92]	; (80074c4 <HAL_DMA_Init+0x16c>)
 8007466:	4013      	ands	r3, r2
 8007468:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800746a:	4b16      	ldr	r3, [pc, #88]	; (80074c4 <HAL_DMA_Init+0x16c>)
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6859      	ldr	r1, [r3, #4]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007476:	f003 031c 	and.w	r3, r3, #28
 800747a:	fa01 f303 	lsl.w	r3, r1, r3
 800747e:	4911      	ldr	r1, [pc, #68]	; (80074c4 <HAL_DMA_Init+0x16c>)
 8007480:	4313      	orrs	r3, r2
 8007482:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800749a:	2300      	movs	r3, #0
}
 800749c:	4618      	mov	r0, r3
 800749e:	3714      	adds	r7, #20
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr
 80074a8:	40020407 	.word	0x40020407
 80074ac:	bffdfff8 	.word	0xbffdfff8
 80074b0:	cccccccd 	.word	0xcccccccd
 80074b4:	40020000 	.word	0x40020000
 80074b8:	bffdfbf8 	.word	0xbffdfbf8
 80074bc:	40020400 	.word	0x40020400
 80074c0:	400200a8 	.word	0x400200a8
 80074c4:	400204a8 	.word	0x400204a8

080074c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074d6:	2300      	movs	r3, #0
 80074d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d101      	bne.n	80074e8 <HAL_DMA_Start_IT+0x20>
 80074e4:	2302      	movs	r3, #2
 80074e6:	e04b      	b.n	8007580 <HAL_DMA_Start_IT+0xb8>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d13a      	bne.n	8007572 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2202      	movs	r2, #2
 8007500:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2200      	movs	r2, #0
 8007508:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f022 0201 	bic.w	r2, r2, #1
 8007518:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	68b9      	ldr	r1, [r7, #8]
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f000 f8e0 	bl	80076e6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800752a:	2b00      	cmp	r3, #0
 800752c:	d008      	beq.n	8007540 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f042 020e 	orr.w	r2, r2, #14
 800753c:	601a      	str	r2, [r3, #0]
 800753e:	e00f      	b.n	8007560 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f022 0204 	bic.w	r2, r2, #4
 800754e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f042 020a 	orr.w	r2, r2, #10
 800755e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f042 0201 	orr.w	r2, r2, #1
 800756e:	601a      	str	r2, [r3, #0]
 8007570:	e005      	b.n	800757e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2200      	movs	r2, #0
 8007576:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800757a:	2302      	movs	r3, #2
 800757c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800757e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007580:	4618      	mov	r0, r3
 8007582:	3718      	adds	r7, #24
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075a4:	f003 031c 	and.w	r3, r3, #28
 80075a8:	2204      	movs	r2, #4
 80075aa:	409a      	lsls	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4013      	ands	r3, r2
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d026      	beq.n	8007602 <HAL_DMA_IRQHandler+0x7a>
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	f003 0304 	and.w	r3, r3, #4
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d021      	beq.n	8007602 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f003 0320 	and.w	r3, r3, #32
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d107      	bne.n	80075dc <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f022 0204 	bic.w	r2, r2, #4
 80075da:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075e0:	f003 021c 	and.w	r2, r3, #28
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075e8:	2104      	movs	r1, #4
 80075ea:	fa01 f202 	lsl.w	r2, r1, r2
 80075ee:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d071      	beq.n	80076dc <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007600:	e06c      	b.n	80076dc <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007606:	f003 031c 	and.w	r3, r3, #28
 800760a:	2202      	movs	r2, #2
 800760c:	409a      	lsls	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	4013      	ands	r3, r2
 8007612:	2b00      	cmp	r3, #0
 8007614:	d02e      	beq.n	8007674 <HAL_DMA_IRQHandler+0xec>
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	f003 0302 	and.w	r3, r3, #2
 800761c:	2b00      	cmp	r3, #0
 800761e:	d029      	beq.n	8007674 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 0320 	and.w	r3, r3, #32
 800762a:	2b00      	cmp	r3, #0
 800762c:	d10b      	bne.n	8007646 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f022 020a 	bic.w	r2, r2, #10
 800763c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800764a:	f003 021c 	and.w	r2, r3, #28
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007652:	2102      	movs	r1, #2
 8007654:	fa01 f202 	lsl.w	r2, r1, r2
 8007658:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007666:	2b00      	cmp	r3, #0
 8007668:	d038      	beq.n	80076dc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007672:	e033      	b.n	80076dc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007678:	f003 031c 	and.w	r3, r3, #28
 800767c:	2208      	movs	r2, #8
 800767e:	409a      	lsls	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	4013      	ands	r3, r2
 8007684:	2b00      	cmp	r3, #0
 8007686:	d02a      	beq.n	80076de <HAL_DMA_IRQHandler+0x156>
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f003 0308 	and.w	r3, r3, #8
 800768e:	2b00      	cmp	r3, #0
 8007690:	d025      	beq.n	80076de <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f022 020e 	bic.w	r2, r2, #14
 80076a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076a6:	f003 021c 	and.w	r2, r3, #28
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ae:	2101      	movs	r1, #1
 80076b0:	fa01 f202 	lsl.w	r2, r1, r2
 80076b4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2201      	movs	r2, #1
 80076ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d004      	beq.n	80076de <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80076dc:	bf00      	nop
 80076de:	bf00      	nop
}
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80076e6:	b480      	push	{r7}
 80076e8:	b085      	sub	sp, #20
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	60f8      	str	r0, [r7, #12]
 80076ee:	60b9      	str	r1, [r7, #8]
 80076f0:	607a      	str	r2, [r7, #4]
 80076f2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076f8:	f003 021c 	and.w	r2, r3, #28
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007700:	2101      	movs	r1, #1
 8007702:	fa01 f202 	lsl.w	r2, r1, r2
 8007706:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	683a      	ldr	r2, [r7, #0]
 800770e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	2b10      	cmp	r3, #16
 8007716:	d108      	bne.n	800772a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68ba      	ldr	r2, [r7, #8]
 8007726:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007728:	e007      	b.n	800773a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68ba      	ldr	r2, [r7, #8]
 8007730:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	60da      	str	r2, [r3, #12]
}
 800773a:	bf00      	nop
 800773c:	3714      	adds	r7, #20
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr
	...

08007748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007748:	b480      	push	{r7}
 800774a:	b087      	sub	sp, #28
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
 8007750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007752:	2300      	movs	r3, #0
 8007754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007756:	e148      	b.n	80079ea <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	2101      	movs	r1, #1
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	fa01 f303 	lsl.w	r3, r1, r3
 8007764:	4013      	ands	r3, r2
 8007766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2b00      	cmp	r3, #0
 800776c:	f000 813a 	beq.w	80079e4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	f003 0303 	and.w	r3, r3, #3
 8007778:	2b01      	cmp	r3, #1
 800777a:	d005      	beq.n	8007788 <HAL_GPIO_Init+0x40>
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	f003 0303 	and.w	r3, r3, #3
 8007784:	2b02      	cmp	r3, #2
 8007786:	d130      	bne.n	80077ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	005b      	lsls	r3, r3, #1
 8007792:	2203      	movs	r2, #3
 8007794:	fa02 f303 	lsl.w	r3, r2, r3
 8007798:	43db      	mvns	r3, r3
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	4013      	ands	r3, r2
 800779e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	68da      	ldr	r2, [r3, #12]
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	005b      	lsls	r3, r3, #1
 80077a8:	fa02 f303 	lsl.w	r3, r2, r3
 80077ac:	693a      	ldr	r2, [r7, #16]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	693a      	ldr	r2, [r7, #16]
 80077b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80077be:	2201      	movs	r2, #1
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	fa02 f303 	lsl.w	r3, r2, r3
 80077c6:	43db      	mvns	r3, r3
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	4013      	ands	r3, r2
 80077cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	091b      	lsrs	r3, r3, #4
 80077d4:	f003 0201 	and.w	r2, r3, #1
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	fa02 f303 	lsl.w	r3, r2, r3
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	f003 0303 	and.w	r3, r3, #3
 80077f2:	2b03      	cmp	r3, #3
 80077f4:	d017      	beq.n	8007826 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	005b      	lsls	r3, r3, #1
 8007800:	2203      	movs	r2, #3
 8007802:	fa02 f303 	lsl.w	r3, r2, r3
 8007806:	43db      	mvns	r3, r3
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	4013      	ands	r3, r2
 800780c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	689a      	ldr	r2, [r3, #8]
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	005b      	lsls	r3, r3, #1
 8007816:	fa02 f303 	lsl.w	r3, r2, r3
 800781a:	693a      	ldr	r2, [r7, #16]
 800781c:	4313      	orrs	r3, r2
 800781e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	f003 0303 	and.w	r3, r3, #3
 800782e:	2b02      	cmp	r3, #2
 8007830:	d123      	bne.n	800787a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	08da      	lsrs	r2, r3, #3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	3208      	adds	r2, #8
 800783a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800783e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	f003 0307 	and.w	r3, r3, #7
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	220f      	movs	r2, #15
 800784a:	fa02 f303 	lsl.w	r3, r2, r3
 800784e:	43db      	mvns	r3, r3
 8007850:	693a      	ldr	r2, [r7, #16]
 8007852:	4013      	ands	r3, r2
 8007854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	691a      	ldr	r2, [r3, #16]
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f003 0307 	and.w	r3, r3, #7
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	fa02 f303 	lsl.w	r3, r2, r3
 8007866:	693a      	ldr	r2, [r7, #16]
 8007868:	4313      	orrs	r3, r2
 800786a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	08da      	lsrs	r2, r3, #3
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	3208      	adds	r2, #8
 8007874:	6939      	ldr	r1, [r7, #16]
 8007876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	005b      	lsls	r3, r3, #1
 8007884:	2203      	movs	r2, #3
 8007886:	fa02 f303 	lsl.w	r3, r2, r3
 800788a:	43db      	mvns	r3, r3
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	4013      	ands	r3, r2
 8007890:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	f003 0203 	and.w	r2, r3, #3
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	005b      	lsls	r3, r3, #1
 800789e:	fa02 f303 	lsl.w	r3, r2, r3
 80078a2:	693a      	ldr	r2, [r7, #16]
 80078a4:	4313      	orrs	r3, r2
 80078a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	693a      	ldr	r2, [r7, #16]
 80078ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 8094 	beq.w	80079e4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078bc:	4b52      	ldr	r3, [pc, #328]	; (8007a08 <HAL_GPIO_Init+0x2c0>)
 80078be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078c0:	4a51      	ldr	r2, [pc, #324]	; (8007a08 <HAL_GPIO_Init+0x2c0>)
 80078c2:	f043 0301 	orr.w	r3, r3, #1
 80078c6:	6613      	str	r3, [r2, #96]	; 0x60
 80078c8:	4b4f      	ldr	r3, [pc, #316]	; (8007a08 <HAL_GPIO_Init+0x2c0>)
 80078ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078cc:	f003 0301 	and.w	r3, r3, #1
 80078d0:	60bb      	str	r3, [r7, #8]
 80078d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80078d4:	4a4d      	ldr	r2, [pc, #308]	; (8007a0c <HAL_GPIO_Init+0x2c4>)
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	089b      	lsrs	r3, r3, #2
 80078da:	3302      	adds	r3, #2
 80078dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f003 0303 	and.w	r3, r3, #3
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	220f      	movs	r2, #15
 80078ec:	fa02 f303 	lsl.w	r3, r2, r3
 80078f0:	43db      	mvns	r3, r3
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	4013      	ands	r3, r2
 80078f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80078fe:	d00d      	beq.n	800791c <HAL_GPIO_Init+0x1d4>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	4a43      	ldr	r2, [pc, #268]	; (8007a10 <HAL_GPIO_Init+0x2c8>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d007      	beq.n	8007918 <HAL_GPIO_Init+0x1d0>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a42      	ldr	r2, [pc, #264]	; (8007a14 <HAL_GPIO_Init+0x2cc>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d101      	bne.n	8007914 <HAL_GPIO_Init+0x1cc>
 8007910:	2302      	movs	r3, #2
 8007912:	e004      	b.n	800791e <HAL_GPIO_Init+0x1d6>
 8007914:	2307      	movs	r3, #7
 8007916:	e002      	b.n	800791e <HAL_GPIO_Init+0x1d6>
 8007918:	2301      	movs	r3, #1
 800791a:	e000      	b.n	800791e <HAL_GPIO_Init+0x1d6>
 800791c:	2300      	movs	r3, #0
 800791e:	697a      	ldr	r2, [r7, #20]
 8007920:	f002 0203 	and.w	r2, r2, #3
 8007924:	0092      	lsls	r2, r2, #2
 8007926:	4093      	lsls	r3, r2
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4313      	orrs	r3, r2
 800792c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800792e:	4937      	ldr	r1, [pc, #220]	; (8007a0c <HAL_GPIO_Init+0x2c4>)
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	089b      	lsrs	r3, r3, #2
 8007934:	3302      	adds	r3, #2
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800793c:	4b36      	ldr	r3, [pc, #216]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 800793e:	689b      	ldr	r3, [r3, #8]
 8007940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	43db      	mvns	r3, r3
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	4013      	ands	r3, r2
 800794a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d003      	beq.n	8007960 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007958:	693a      	ldr	r2, [r7, #16]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	4313      	orrs	r3, r2
 800795e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007960:	4a2d      	ldr	r2, [pc, #180]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007966:	4b2c      	ldr	r3, [pc, #176]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	43db      	mvns	r3, r3
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	4013      	ands	r3, r2
 8007974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800797e:	2b00      	cmp	r3, #0
 8007980:	d003      	beq.n	800798a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	4313      	orrs	r3, r2
 8007988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800798a:	4a23      	ldr	r2, [pc, #140]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007990:	4b21      	ldr	r3, [pc, #132]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	43db      	mvns	r3, r3
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	4013      	ands	r3, r2
 800799e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d003      	beq.n	80079b4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80079b4:	4a18      	ldr	r2, [pc, #96]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80079ba:	4b17      	ldr	r3, [pc, #92]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	43db      	mvns	r3, r3
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	4013      	ands	r3, r2
 80079c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d003      	beq.n	80079de <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	4313      	orrs	r3, r2
 80079dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80079de:	4a0e      	ldr	r2, [pc, #56]	; (8007a18 <HAL_GPIO_Init+0x2d0>)
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	3301      	adds	r3, #1
 80079e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	fa22 f303 	lsr.w	r3, r2, r3
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	f47f aeaf 	bne.w	8007758 <HAL_GPIO_Init+0x10>
  }
}
 80079fa:	bf00      	nop
 80079fc:	bf00      	nop
 80079fe:	371c      	adds	r7, #28
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr
 8007a08:	40021000 	.word	0x40021000
 8007a0c:	40010000 	.word	0x40010000
 8007a10:	48000400 	.word	0x48000400
 8007a14:	48000800 	.word	0x48000800
 8007a18:	40010400 	.word	0x40010400

08007a1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b085      	sub	sp, #20
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	460b      	mov	r3, r1
 8007a26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	691a      	ldr	r2, [r3, #16]
 8007a2c:	887b      	ldrh	r3, [r7, #2]
 8007a2e:	4013      	ands	r3, r2
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d002      	beq.n	8007a3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007a34:	2301      	movs	r3, #1
 8007a36:	73fb      	strb	r3, [r7, #15]
 8007a38:	e001      	b.n	8007a3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3714      	adds	r7, #20
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b083      	sub	sp, #12
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	807b      	strh	r3, [r7, #2]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007a5c:	787b      	ldrb	r3, [r7, #1]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d003      	beq.n	8007a6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007a62:	887a      	ldrh	r2, [r7, #2]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007a68:	e002      	b.n	8007a70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007a6a:	887a      	ldrh	r2, [r7, #2]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007a70:	bf00      	nop
 8007a72:	370c      	adds	r7, #12
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d101      	bne.n	8007a8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e081      	b.n	8007b92 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a94:	b2db      	uxtb	r3, r3
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d106      	bne.n	8007aa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f7fd f8a2 	bl	8004bec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2224      	movs	r2, #36	; 0x24
 8007aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 0201 	bic.w	r2, r2, #1
 8007abe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	685a      	ldr	r2, [r3, #4]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007acc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	689a      	ldr	r2, [r3, #8]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007adc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d107      	bne.n	8007af6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	689a      	ldr	r2, [r3, #8]
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007af2:	609a      	str	r2, [r3, #8]
 8007af4:	e006      	b.n	8007b04 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	689a      	ldr	r2, [r3, #8]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007b02:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d104      	bne.n	8007b16 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	6812      	ldr	r2, [r2, #0]
 8007b20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007b24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b28:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68da      	ldr	r2, [r3, #12]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007b38:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	691a      	ldr	r2, [r3, #16]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	695b      	ldr	r3, [r3, #20]
 8007b42:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	699b      	ldr	r3, [r3, #24]
 8007b4a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	430a      	orrs	r2, r1
 8007b52:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	69d9      	ldr	r1, [r3, #28]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6a1a      	ldr	r2, [r3, #32]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	430a      	orrs	r2, r1
 8007b62:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f042 0201 	orr.w	r2, r2, #1
 8007b72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2220      	movs	r2, #32
 8007b7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3708      	adds	r7, #8
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
	...

08007b9c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b088      	sub	sp, #32
 8007ba0:	af02      	add	r7, sp, #8
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	607a      	str	r2, [r7, #4]
 8007ba6:	461a      	mov	r2, r3
 8007ba8:	460b      	mov	r3, r1
 8007baa:	817b      	strh	r3, [r7, #10]
 8007bac:	4613      	mov	r3, r2
 8007bae:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	2b20      	cmp	r3, #32
 8007bba:	f040 80da 	bne.w	8007d72 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d101      	bne.n	8007bcc <HAL_I2C_Master_Transmit+0x30>
 8007bc8:	2302      	movs	r3, #2
 8007bca:	e0d3      	b.n	8007d74 <HAL_I2C_Master_Transmit+0x1d8>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007bd4:	f7fd fa70 	bl	80050b8 <HAL_GetTick>
 8007bd8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	9300      	str	r3, [sp, #0]
 8007bde:	2319      	movs	r3, #25
 8007be0:	2201      	movs	r2, #1
 8007be2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007be6:	68f8      	ldr	r0, [r7, #12]
 8007be8:	f000 f8f0 	bl	8007dcc <I2C_WaitOnFlagUntilTimeout>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d001      	beq.n	8007bf6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e0be      	b.n	8007d74 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2221      	movs	r2, #33	; 0x21
 8007bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2210      	movs	r2, #16
 8007c02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	893a      	ldrh	r2, [r7, #8]
 8007c16:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	2bff      	cmp	r3, #255	; 0xff
 8007c26:	d90e      	bls.n	8007c46 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	22ff      	movs	r2, #255	; 0xff
 8007c2c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c32:	b2da      	uxtb	r2, r3
 8007c34:	8979      	ldrh	r1, [r7, #10]
 8007c36:	4b51      	ldr	r3, [pc, #324]	; (8007d7c <HAL_I2C_Master_Transmit+0x1e0>)
 8007c38:	9300      	str	r3, [sp, #0]
 8007c3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	f000 fa6c 	bl	800811c <I2C_TransferConfig>
 8007c44:	e06c      	b.n	8007d20 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c54:	b2da      	uxtb	r2, r3
 8007c56:	8979      	ldrh	r1, [r7, #10]
 8007c58:	4b48      	ldr	r3, [pc, #288]	; (8007d7c <HAL_I2C_Master_Transmit+0x1e0>)
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c60:	68f8      	ldr	r0, [r7, #12]
 8007c62:	f000 fa5b 	bl	800811c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007c66:	e05b      	b.n	8007d20 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c68:	697a      	ldr	r2, [r7, #20]
 8007c6a:	6a39      	ldr	r1, [r7, #32]
 8007c6c:	68f8      	ldr	r0, [r7, #12]
 8007c6e:	f000 f8ed 	bl	8007e4c <I2C_WaitOnTXISFlagUntilTimeout>
 8007c72:	4603      	mov	r3, r0
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d001      	beq.n	8007c7c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e07b      	b.n	8007d74 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c80:	781a      	ldrb	r2, [r3, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8c:	1c5a      	adds	r2, r3, #1
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	b29a      	uxth	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d034      	beq.n	8007d20 <HAL_I2C_Master_Transmit+0x184>
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d130      	bne.n	8007d20 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	9300      	str	r3, [sp, #0]
 8007cc2:	6a3b      	ldr	r3, [r7, #32]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	2180      	movs	r1, #128	; 0x80
 8007cc8:	68f8      	ldr	r0, [r7, #12]
 8007cca:	f000 f87f 	bl	8007dcc <I2C_WaitOnFlagUntilTimeout>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d001      	beq.n	8007cd8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e04d      	b.n	8007d74 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	2bff      	cmp	r3, #255	; 0xff
 8007ce0:	d90e      	bls.n	8007d00 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	22ff      	movs	r2, #255	; 0xff
 8007ce6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cec:	b2da      	uxtb	r2, r3
 8007cee:	8979      	ldrh	r1, [r7, #10]
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f000 fa0f 	bl	800811c <I2C_TransferConfig>
 8007cfe:	e00f      	b.n	8007d20 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d04:	b29a      	uxth	r2, r3
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	8979      	ldrh	r1, [r7, #10]
 8007d12:	2300      	movs	r3, #0
 8007d14:	9300      	str	r3, [sp, #0]
 8007d16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d1a:	68f8      	ldr	r0, [r7, #12]
 8007d1c:	f000 f9fe 	bl	800811c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d19e      	bne.n	8007c68 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	6a39      	ldr	r1, [r7, #32]
 8007d2e:	68f8      	ldr	r0, [r7, #12]
 8007d30:	f000 f8cc 	bl	8007ecc <I2C_WaitOnSTOPFlagUntilTimeout>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d001      	beq.n	8007d3e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e01a      	b.n	8007d74 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2220      	movs	r2, #32
 8007d44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6859      	ldr	r1, [r3, #4]
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	4b0b      	ldr	r3, [pc, #44]	; (8007d80 <HAL_I2C_Master_Transmit+0x1e4>)
 8007d52:	400b      	ands	r3, r1
 8007d54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	2220      	movs	r2, #32
 8007d5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	e000      	b.n	8007d74 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8007d72:	2302      	movs	r3, #2
  }
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3718      	adds	r7, #24
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	80002000 	.word	0x80002000
 8007d80:	fe00e800 	.word	0xfe00e800

08007d84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d103      	bne.n	8007da2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	699b      	ldr	r3, [r3, #24]
 8007da8:	f003 0301 	and.w	r3, r3, #1
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d007      	beq.n	8007dc0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	699a      	ldr	r2, [r3, #24]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 0201 	orr.w	r2, r2, #1
 8007dbe:	619a      	str	r2, [r3, #24]
  }
}
 8007dc0:	bf00      	nop
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	603b      	str	r3, [r7, #0]
 8007dd8:	4613      	mov	r3, r2
 8007dda:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ddc:	e022      	b.n	8007e24 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de4:	d01e      	beq.n	8007e24 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007de6:	f7fd f967 	bl	80050b8 <HAL_GetTick>
 8007dea:	4602      	mov	r2, r0
 8007dec:	69bb      	ldr	r3, [r7, #24]
 8007dee:	1ad3      	subs	r3, r2, r3
 8007df0:	683a      	ldr	r2, [r7, #0]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d302      	bcc.n	8007dfc <I2C_WaitOnFlagUntilTimeout+0x30>
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d113      	bne.n	8007e24 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e00:	f043 0220 	orr.w	r2, r3, #32
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2220      	movs	r2, #32
 8007e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	e00f      	b.n	8007e44 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	699a      	ldr	r2, [r3, #24]
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	68ba      	ldr	r2, [r7, #8]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	bf0c      	ite	eq
 8007e34:	2301      	moveq	r3, #1
 8007e36:	2300      	movne	r3, #0
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	79fb      	ldrb	r3, [r7, #7]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d0cd      	beq.n	8007dde <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3710      	adds	r7, #16
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}

08007e4c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007e58:	e02c      	b.n	8007eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	68b9      	ldr	r1, [r7, #8]
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f000 f870 	bl	8007f44 <I2C_IsErrorOccurred>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e02a      	b.n	8007ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e6e:	68bb      	ldr	r3, [r7, #8]
 8007e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e74:	d01e      	beq.n	8007eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e76:	f7fd f91f 	bl	80050b8 <HAL_GetTick>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	1ad3      	subs	r3, r2, r3
 8007e80:	68ba      	ldr	r2, [r7, #8]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d302      	bcc.n	8007e8c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d113      	bne.n	8007eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e90:	f043 0220 	orr.w	r2, r3, #32
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	2220      	movs	r2, #32
 8007e9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e007      	b.n	8007ec4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	f003 0302 	and.w	r3, r3, #2
 8007ebe:	2b02      	cmp	r3, #2
 8007ec0:	d1cb      	bne.n	8007e5a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007ec2:	2300      	movs	r3, #0
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	3710      	adds	r7, #16
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}

08007ecc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b084      	sub	sp, #16
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ed8:	e028      	b.n	8007f2c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	68b9      	ldr	r1, [r7, #8]
 8007ede:	68f8      	ldr	r0, [r7, #12]
 8007ee0:	f000 f830 	bl	8007f44 <I2C_IsErrorOccurred>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d001      	beq.n	8007eee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e026      	b.n	8007f3c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eee:	f7fd f8e3 	bl	80050b8 <HAL_GetTick>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	68ba      	ldr	r2, [r7, #8]
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d302      	bcc.n	8007f04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d113      	bne.n	8007f2c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f08:	f043 0220 	orr.w	r2, r3, #32
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2220      	movs	r2, #32
 8007f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	e007      	b.n	8007f3c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	699b      	ldr	r3, [r3, #24]
 8007f32:	f003 0320 	and.w	r3, r3, #32
 8007f36:	2b20      	cmp	r3, #32
 8007f38:	d1cf      	bne.n	8007eda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007f3a:	2300      	movs	r3, #0
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3710      	adds	r7, #16
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}

08007f44 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b08a      	sub	sp, #40	; 0x28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	699b      	ldr	r3, [r3, #24]
 8007f5c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007f66:	69bb      	ldr	r3, [r7, #24]
 8007f68:	f003 0310 	and.w	r3, r3, #16
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d075      	beq.n	800805c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	2210      	movs	r2, #16
 8007f76:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007f78:	e056      	b.n	8008028 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f80:	d052      	beq.n	8008028 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007f82:	f7fd f899 	bl	80050b8 <HAL_GetTick>
 8007f86:	4602      	mov	r2, r0
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	1ad3      	subs	r3, r2, r3
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d302      	bcc.n	8007f98 <I2C_IsErrorOccurred+0x54>
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d147      	bne.n	8008028 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007fa2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007faa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007fb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fba:	d12e      	bne.n	800801a <I2C_IsErrorOccurred+0xd6>
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fc2:	d02a      	beq.n	800801a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007fc4:	7cfb      	ldrb	r3, [r7, #19]
 8007fc6:	2b20      	cmp	r3, #32
 8007fc8:	d027      	beq.n	800801a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	685a      	ldr	r2, [r3, #4]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007fd8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007fda:	f7fd f86d 	bl	80050b8 <HAL_GetTick>
 8007fde:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007fe0:	e01b      	b.n	800801a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007fe2:	f7fd f869 	bl	80050b8 <HAL_GetTick>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	69fb      	ldr	r3, [r7, #28]
 8007fea:	1ad3      	subs	r3, r2, r3
 8007fec:	2b19      	cmp	r3, #25
 8007fee:	d914      	bls.n	800801a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ff4:	f043 0220 	orr.w	r2, r3, #32
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2220      	movs	r2, #32
 8008000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2200      	movs	r2, #0
 8008008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2200      	movs	r2, #0
 8008010:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8008014:	2301      	movs	r3, #1
 8008016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	f003 0320 	and.w	r3, r3, #32
 8008024:	2b20      	cmp	r3, #32
 8008026:	d1dc      	bne.n	8007fe2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	f003 0320 	and.w	r3, r3, #32
 8008032:	2b20      	cmp	r3, #32
 8008034:	d003      	beq.n	800803e <I2C_IsErrorOccurred+0xfa>
 8008036:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800803a:	2b00      	cmp	r3, #0
 800803c:	d09d      	beq.n	8007f7a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800803e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008042:	2b00      	cmp	r3, #0
 8008044:	d103      	bne.n	800804e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2220      	movs	r2, #32
 800804c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800804e:	6a3b      	ldr	r3, [r7, #32]
 8008050:	f043 0304 	orr.w	r3, r3, #4
 8008054:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008056:	2301      	movs	r3, #1
 8008058:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	699b      	ldr	r3, [r3, #24]
 8008062:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00b      	beq.n	8008086 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800806e:	6a3b      	ldr	r3, [r7, #32]
 8008070:	f043 0301 	orr.w	r3, r3, #1
 8008074:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800807e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800808c:	2b00      	cmp	r3, #0
 800808e:	d00b      	beq.n	80080a8 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	f043 0308 	orr.w	r3, r3, #8
 8008096:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80080a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00b      	beq.n	80080ca <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80080b2:	6a3b      	ldr	r3, [r7, #32]
 80080b4:	f043 0302 	orr.w	r3, r3, #2
 80080b8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80080ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d01c      	beq.n	800810c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f7ff fe56 	bl	8007d84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	6859      	ldr	r1, [r3, #4]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	4b0d      	ldr	r3, [pc, #52]	; (8008118 <I2C_IsErrorOccurred+0x1d4>)
 80080e4:	400b      	ands	r3, r1
 80080e6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80080ec:	6a3b      	ldr	r3, [r7, #32]
 80080ee:	431a      	orrs	r2, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2200      	movs	r2, #0
 8008100:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2200      	movs	r2, #0
 8008108:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800810c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008110:	4618      	mov	r0, r3
 8008112:	3728      	adds	r7, #40	; 0x28
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	fe00e800 	.word	0xfe00e800

0800811c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800811c:	b480      	push	{r7}
 800811e:	b087      	sub	sp, #28
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	607b      	str	r3, [r7, #4]
 8008126:	460b      	mov	r3, r1
 8008128:	817b      	strh	r3, [r7, #10]
 800812a:	4613      	mov	r3, r2
 800812c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800812e:	897b      	ldrh	r3, [r7, #10]
 8008130:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008134:	7a7b      	ldrb	r3, [r7, #9]
 8008136:	041b      	lsls	r3, r3, #16
 8008138:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800813c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008142:	6a3b      	ldr	r3, [r7, #32]
 8008144:	4313      	orrs	r3, r2
 8008146:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800814a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685a      	ldr	r2, [r3, #4]
 8008152:	6a3b      	ldr	r3, [r7, #32]
 8008154:	0d5b      	lsrs	r3, r3, #21
 8008156:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800815a:	4b08      	ldr	r3, [pc, #32]	; (800817c <I2C_TransferConfig+0x60>)
 800815c:	430b      	orrs	r3, r1
 800815e:	43db      	mvns	r3, r3
 8008160:	ea02 0103 	and.w	r1, r2, r3
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	430a      	orrs	r2, r1
 800816c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800816e:	bf00      	nop
 8008170:	371c      	adds	r7, #28
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	03ff63ff 	.word	0x03ff63ff

08008180 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008190:	b2db      	uxtb	r3, r3
 8008192:	2b20      	cmp	r3, #32
 8008194:	d138      	bne.n	8008208 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800819c:	2b01      	cmp	r3, #1
 800819e:	d101      	bne.n	80081a4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80081a0:	2302      	movs	r3, #2
 80081a2:	e032      	b.n	800820a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2224      	movs	r2, #36	; 0x24
 80081b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f022 0201 	bic.w	r2, r2, #1
 80081c2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	681a      	ldr	r2, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80081d2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6819      	ldr	r1, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	683a      	ldr	r2, [r7, #0]
 80081e0:	430a      	orrs	r2, r1
 80081e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f042 0201 	orr.w	r2, r2, #1
 80081f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2220      	movs	r2, #32
 80081f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008204:	2300      	movs	r3, #0
 8008206:	e000      	b.n	800820a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008208:	2302      	movs	r3, #2
  }
}
 800820a:	4618      	mov	r0, r3
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008216:	b480      	push	{r7}
 8008218:	b085      	sub	sp, #20
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
 800821e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008226:	b2db      	uxtb	r3, r3
 8008228:	2b20      	cmp	r3, #32
 800822a:	d139      	bne.n	80082a0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008232:	2b01      	cmp	r3, #1
 8008234:	d101      	bne.n	800823a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008236:	2302      	movs	r3, #2
 8008238:	e033      	b.n	80082a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2224      	movs	r2, #36	; 0x24
 8008246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f022 0201 	bic.w	r2, r2, #1
 8008258:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008268:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	021b      	lsls	r3, r3, #8
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	4313      	orrs	r3, r2
 8008272:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f042 0201 	orr.w	r2, r2, #1
 800828a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2220      	movs	r2, #32
 8008290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800829c:	2300      	movs	r3, #0
 800829e:	e000      	b.n	80082a2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80082a0:	2302      	movs	r3, #2
  }
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3714      	adds	r7, #20
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
	...

080082b0 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082b8:	4b0b      	ldr	r3, [pc, #44]	; (80082e8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80082ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082bc:	4a0a      	ldr	r2, [pc, #40]	; (80082e8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80082be:	f043 0301 	orr.w	r3, r3, #1
 80082c2:	6613      	str	r3, [r2, #96]	; 0x60
 80082c4:	4b08      	ldr	r3, [pc, #32]	; (80082e8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80082c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082c8:	f003 0301 	and.w	r3, r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]
 80082ce:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80082d0:	4b06      	ldr	r3, [pc, #24]	; (80082ec <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80082d2:	685a      	ldr	r2, [r3, #4]
 80082d4:	4905      	ldr	r1, [pc, #20]	; (80082ec <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4313      	orrs	r3, r2
 80082da:	604b      	str	r3, [r1, #4]
}
 80082dc:	bf00      	nop
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr
 80082e8:	40021000 	.word	0x40021000
 80082ec:	40010000 	.word	0x40010000

080082f0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80082f0:	b480      	push	{r7}
 80082f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80082f4:	4b05      	ldr	r3, [pc, #20]	; (800830c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4a04      	ldr	r2, [pc, #16]	; (800830c <HAL_PWR_EnableBkUpAccess+0x1c>)
 80082fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082fe:	6013      	str	r3, [r2, #0]
}
 8008300:	bf00      	nop
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	40007000 	.word	0x40007000

08008310 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008310:	b480      	push	{r7}
 8008312:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008314:	4b04      	ldr	r3, [pc, #16]	; (8008328 <HAL_PWREx_GetVoltageRange+0x18>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800831c:	4618      	mov	r0, r3
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	40007000 	.word	0x40007000

0800832c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800832c:	b480      	push	{r7}
 800832e:	b085      	sub	sp, #20
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800833a:	d130      	bne.n	800839e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800833c:	4b23      	ldr	r3, [pc, #140]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008344:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008348:	d038      	beq.n	80083bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800834a:	4b20      	ldr	r3, [pc, #128]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008352:	4a1e      	ldr	r2, [pc, #120]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008354:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008358:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800835a:	4b1d      	ldr	r3, [pc, #116]	; (80083d0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2232      	movs	r2, #50	; 0x32
 8008360:	fb02 f303 	mul.w	r3, r2, r3
 8008364:	4a1b      	ldr	r2, [pc, #108]	; (80083d4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008366:	fba2 2303 	umull	r2, r3, r2, r3
 800836a:	0c9b      	lsrs	r3, r3, #18
 800836c:	3301      	adds	r3, #1
 800836e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008370:	e002      	b.n	8008378 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3b01      	subs	r3, #1
 8008376:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008378:	4b14      	ldr	r3, [pc, #80]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800837a:	695b      	ldr	r3, [r3, #20]
 800837c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008380:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008384:	d102      	bne.n	800838c <HAL_PWREx_ControlVoltageScaling+0x60>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d1f2      	bne.n	8008372 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800838c:	4b0f      	ldr	r3, [pc, #60]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800838e:	695b      	ldr	r3, [r3, #20]
 8008390:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008398:	d110      	bne.n	80083bc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800839a:	2303      	movs	r3, #3
 800839c:	e00f      	b.n	80083be <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800839e:	4b0b      	ldr	r3, [pc, #44]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80083a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083aa:	d007      	beq.n	80083bc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80083ac:	4b07      	ldr	r3, [pc, #28]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80083b4:	4a05      	ldr	r2, [pc, #20]	; (80083cc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80083b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80083ba:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3714      	adds	r7, #20
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr
 80083ca:	bf00      	nop
 80083cc:	40007000 	.word	0x40007000
 80083d0:	20000038 	.word	0x20000038
 80083d4:	431bde83 	.word	0x431bde83

080083d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d102      	bne.n	80083ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	f000 bc02 	b.w	8008bf0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083ec:	4b96      	ldr	r3, [pc, #600]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	f003 030c 	and.w	r3, r3, #12
 80083f4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80083f6:	4b94      	ldr	r3, [pc, #592]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f003 0303 	and.w	r3, r3, #3
 80083fe:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f003 0310 	and.w	r3, r3, #16
 8008408:	2b00      	cmp	r3, #0
 800840a:	f000 80e4 	beq.w	80085d6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d007      	beq.n	8008424 <HAL_RCC_OscConfig+0x4c>
 8008414:	69bb      	ldr	r3, [r7, #24]
 8008416:	2b0c      	cmp	r3, #12
 8008418:	f040 808b 	bne.w	8008532 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	2b01      	cmp	r3, #1
 8008420:	f040 8087 	bne.w	8008532 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008424:	4b88      	ldr	r3, [pc, #544]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0302 	and.w	r3, r3, #2
 800842c:	2b00      	cmp	r3, #0
 800842e:	d005      	beq.n	800843c <HAL_RCC_OscConfig+0x64>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	699b      	ldr	r3, [r3, #24]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d101      	bne.n	800843c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8008438:	2301      	movs	r3, #1
 800843a:	e3d9      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a1a      	ldr	r2, [r3, #32]
 8008440:	4b81      	ldr	r3, [pc, #516]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f003 0308 	and.w	r3, r3, #8
 8008448:	2b00      	cmp	r3, #0
 800844a:	d004      	beq.n	8008456 <HAL_RCC_OscConfig+0x7e>
 800844c:	4b7e      	ldr	r3, [pc, #504]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008454:	e005      	b.n	8008462 <HAL_RCC_OscConfig+0x8a>
 8008456:	4b7c      	ldr	r3, [pc, #496]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008458:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800845c:	091b      	lsrs	r3, r3, #4
 800845e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008462:	4293      	cmp	r3, r2
 8008464:	d223      	bcs.n	80084ae <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a1b      	ldr	r3, [r3, #32]
 800846a:	4618      	mov	r0, r3
 800846c:	f000 fdbe 	bl	8008fec <RCC_SetFlashLatencyFromMSIRange>
 8008470:	4603      	mov	r3, r0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d001      	beq.n	800847a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8008476:	2301      	movs	r3, #1
 8008478:	e3ba      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800847a:	4b73      	ldr	r3, [pc, #460]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a72      	ldr	r2, [pc, #456]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008480:	f043 0308 	orr.w	r3, r3, #8
 8008484:	6013      	str	r3, [r2, #0]
 8008486:	4b70      	ldr	r3, [pc, #448]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6a1b      	ldr	r3, [r3, #32]
 8008492:	496d      	ldr	r1, [pc, #436]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008494:	4313      	orrs	r3, r2
 8008496:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008498:	4b6b      	ldr	r3, [pc, #428]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	69db      	ldr	r3, [r3, #28]
 80084a4:	021b      	lsls	r3, r3, #8
 80084a6:	4968      	ldr	r1, [pc, #416]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80084a8:	4313      	orrs	r3, r2
 80084aa:	604b      	str	r3, [r1, #4]
 80084ac:	e025      	b.n	80084fa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80084ae:	4b66      	ldr	r3, [pc, #408]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a65      	ldr	r2, [pc, #404]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80084b4:	f043 0308 	orr.w	r3, r3, #8
 80084b8:	6013      	str	r3, [r2, #0]
 80084ba:	4b63      	ldr	r3, [pc, #396]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	4960      	ldr	r1, [pc, #384]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80084c8:	4313      	orrs	r3, r2
 80084ca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80084cc:	4b5e      	ldr	r3, [pc, #376]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	69db      	ldr	r3, [r3, #28]
 80084d8:	021b      	lsls	r3, r3, #8
 80084da:	495b      	ldr	r1, [pc, #364]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80084dc:	4313      	orrs	r3, r2
 80084de:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80084e0:	69bb      	ldr	r3, [r7, #24]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d109      	bne.n	80084fa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6a1b      	ldr	r3, [r3, #32]
 80084ea:	4618      	mov	r0, r3
 80084ec:	f000 fd7e 	bl	8008fec <RCC_SetFlashLatencyFromMSIRange>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d001      	beq.n	80084fa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	e37a      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80084fa:	f000 fc81 	bl	8008e00 <HAL_RCC_GetSysClockFreq>
 80084fe:	4602      	mov	r2, r0
 8008500:	4b51      	ldr	r3, [pc, #324]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	091b      	lsrs	r3, r3, #4
 8008506:	f003 030f 	and.w	r3, r3, #15
 800850a:	4950      	ldr	r1, [pc, #320]	; (800864c <HAL_RCC_OscConfig+0x274>)
 800850c:	5ccb      	ldrb	r3, [r1, r3]
 800850e:	f003 031f 	and.w	r3, r3, #31
 8008512:	fa22 f303 	lsr.w	r3, r2, r3
 8008516:	4a4e      	ldr	r2, [pc, #312]	; (8008650 <HAL_RCC_OscConfig+0x278>)
 8008518:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800851a:	4b4e      	ldr	r3, [pc, #312]	; (8008654 <HAL_RCC_OscConfig+0x27c>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4618      	mov	r0, r3
 8008520:	f7fc fc72 	bl	8004e08 <HAL_InitTick>
 8008524:	4603      	mov	r3, r0
 8008526:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008528:	7bfb      	ldrb	r3, [r7, #15]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d052      	beq.n	80085d4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800852e:	7bfb      	ldrb	r3, [r7, #15]
 8008530:	e35e      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d032      	beq.n	80085a0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800853a:	4b43      	ldr	r3, [pc, #268]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a42      	ldr	r2, [pc, #264]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008540:	f043 0301 	orr.w	r3, r3, #1
 8008544:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008546:	f7fc fdb7 	bl	80050b8 <HAL_GetTick>
 800854a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800854c:	e008      	b.n	8008560 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800854e:	f7fc fdb3 	bl	80050b8 <HAL_GetTick>
 8008552:	4602      	mov	r2, r0
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	1ad3      	subs	r3, r2, r3
 8008558:	2b02      	cmp	r3, #2
 800855a:	d901      	bls.n	8008560 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800855c:	2303      	movs	r3, #3
 800855e:	e347      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008560:	4b39      	ldr	r3, [pc, #228]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f003 0302 	and.w	r3, r3, #2
 8008568:	2b00      	cmp	r3, #0
 800856a:	d0f0      	beq.n	800854e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800856c:	4b36      	ldr	r3, [pc, #216]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a35      	ldr	r2, [pc, #212]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008572:	f043 0308 	orr.w	r3, r3, #8
 8008576:	6013      	str	r3, [r2, #0]
 8008578:	4b33      	ldr	r3, [pc, #204]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	4930      	ldr	r1, [pc, #192]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008586:	4313      	orrs	r3, r2
 8008588:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800858a:	4b2f      	ldr	r3, [pc, #188]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	69db      	ldr	r3, [r3, #28]
 8008596:	021b      	lsls	r3, r3, #8
 8008598:	492b      	ldr	r1, [pc, #172]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800859a:	4313      	orrs	r3, r2
 800859c:	604b      	str	r3, [r1, #4]
 800859e:	e01a      	b.n	80085d6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80085a0:	4b29      	ldr	r3, [pc, #164]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	4a28      	ldr	r2, [pc, #160]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80085a6:	f023 0301 	bic.w	r3, r3, #1
 80085aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80085ac:	f7fc fd84 	bl	80050b8 <HAL_GetTick>
 80085b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80085b2:	e008      	b.n	80085c6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80085b4:	f7fc fd80 	bl	80050b8 <HAL_GetTick>
 80085b8:	4602      	mov	r2, r0
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	2b02      	cmp	r3, #2
 80085c0:	d901      	bls.n	80085c6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80085c2:	2303      	movs	r3, #3
 80085c4:	e314      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80085c6:	4b20      	ldr	r3, [pc, #128]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 0302 	and.w	r3, r3, #2
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d1f0      	bne.n	80085b4 <HAL_RCC_OscConfig+0x1dc>
 80085d2:	e000      	b.n	80085d6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80085d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f003 0301 	and.w	r3, r3, #1
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d073      	beq.n	80086ca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80085e2:	69bb      	ldr	r3, [r7, #24]
 80085e4:	2b08      	cmp	r3, #8
 80085e6:	d005      	beq.n	80085f4 <HAL_RCC_OscConfig+0x21c>
 80085e8:	69bb      	ldr	r3, [r7, #24]
 80085ea:	2b0c      	cmp	r3, #12
 80085ec:	d10e      	bne.n	800860c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	2b03      	cmp	r3, #3
 80085f2:	d10b      	bne.n	800860c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085f4:	4b14      	ldr	r3, [pc, #80]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d063      	beq.n	80086c8 <HAL_RCC_OscConfig+0x2f0>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d15f      	bne.n	80086c8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008608:	2301      	movs	r3, #1
 800860a:	e2f1      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008614:	d106      	bne.n	8008624 <HAL_RCC_OscConfig+0x24c>
 8008616:	4b0c      	ldr	r3, [pc, #48]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a0b      	ldr	r2, [pc, #44]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800861c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008620:	6013      	str	r3, [r2, #0]
 8008622:	e025      	b.n	8008670 <HAL_RCC_OscConfig+0x298>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800862c:	d114      	bne.n	8008658 <HAL_RCC_OscConfig+0x280>
 800862e:	4b06      	ldr	r3, [pc, #24]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a05      	ldr	r2, [pc, #20]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008634:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008638:	6013      	str	r3, [r2, #0]
 800863a:	4b03      	ldr	r3, [pc, #12]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a02      	ldr	r2, [pc, #8]	; (8008648 <HAL_RCC_OscConfig+0x270>)
 8008640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008644:	6013      	str	r3, [r2, #0]
 8008646:	e013      	b.n	8008670 <HAL_RCC_OscConfig+0x298>
 8008648:	40021000 	.word	0x40021000
 800864c:	08010b10 	.word	0x08010b10
 8008650:	20000038 	.word	0x20000038
 8008654:	2000003c 	.word	0x2000003c
 8008658:	4ba0      	ldr	r3, [pc, #640]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a9f      	ldr	r2, [pc, #636]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 800865e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008662:	6013      	str	r3, [r2, #0]
 8008664:	4b9d      	ldr	r3, [pc, #628]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a9c      	ldr	r2, [pc, #624]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 800866a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800866e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d013      	beq.n	80086a0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008678:	f7fc fd1e 	bl	80050b8 <HAL_GetTick>
 800867c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800867e:	e008      	b.n	8008692 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008680:	f7fc fd1a 	bl	80050b8 <HAL_GetTick>
 8008684:	4602      	mov	r2, r0
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	1ad3      	subs	r3, r2, r3
 800868a:	2b64      	cmp	r3, #100	; 0x64
 800868c:	d901      	bls.n	8008692 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800868e:	2303      	movs	r3, #3
 8008690:	e2ae      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008692:	4b92      	ldr	r3, [pc, #584]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800869a:	2b00      	cmp	r3, #0
 800869c:	d0f0      	beq.n	8008680 <HAL_RCC_OscConfig+0x2a8>
 800869e:	e014      	b.n	80086ca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086a0:	f7fc fd0a 	bl	80050b8 <HAL_GetTick>
 80086a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80086a6:	e008      	b.n	80086ba <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80086a8:	f7fc fd06 	bl	80050b8 <HAL_GetTick>
 80086ac:	4602      	mov	r2, r0
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	1ad3      	subs	r3, r2, r3
 80086b2:	2b64      	cmp	r3, #100	; 0x64
 80086b4:	d901      	bls.n	80086ba <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e29a      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80086ba:	4b88      	ldr	r3, [pc, #544]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1f0      	bne.n	80086a8 <HAL_RCC_OscConfig+0x2d0>
 80086c6:	e000      	b.n	80086ca <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80086c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f003 0302 	and.w	r3, r3, #2
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d060      	beq.n	8008798 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	2b04      	cmp	r3, #4
 80086da:	d005      	beq.n	80086e8 <HAL_RCC_OscConfig+0x310>
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	2b0c      	cmp	r3, #12
 80086e0:	d119      	bne.n	8008716 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	2b02      	cmp	r3, #2
 80086e6:	d116      	bne.n	8008716 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086e8:	4b7c      	ldr	r3, [pc, #496]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d005      	beq.n	8008700 <HAL_RCC_OscConfig+0x328>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d101      	bne.n	8008700 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80086fc:	2301      	movs	r3, #1
 80086fe:	e277      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008700:	4b76      	ldr	r3, [pc, #472]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	691b      	ldr	r3, [r3, #16]
 800870c:	061b      	lsls	r3, r3, #24
 800870e:	4973      	ldr	r1, [pc, #460]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008710:	4313      	orrs	r3, r2
 8008712:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008714:	e040      	b.n	8008798 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	68db      	ldr	r3, [r3, #12]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d023      	beq.n	8008766 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800871e:	4b6f      	ldr	r3, [pc, #444]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a6e      	ldr	r2, [pc, #440]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800872a:	f7fc fcc5 	bl	80050b8 <HAL_GetTick>
 800872e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008730:	e008      	b.n	8008744 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008732:	f7fc fcc1 	bl	80050b8 <HAL_GetTick>
 8008736:	4602      	mov	r2, r0
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	2b02      	cmp	r3, #2
 800873e:	d901      	bls.n	8008744 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008740:	2303      	movs	r3, #3
 8008742:	e255      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008744:	4b65      	ldr	r3, [pc, #404]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800874c:	2b00      	cmp	r3, #0
 800874e:	d0f0      	beq.n	8008732 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008750:	4b62      	ldr	r3, [pc, #392]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	691b      	ldr	r3, [r3, #16]
 800875c:	061b      	lsls	r3, r3, #24
 800875e:	495f      	ldr	r1, [pc, #380]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008760:	4313      	orrs	r3, r2
 8008762:	604b      	str	r3, [r1, #4]
 8008764:	e018      	b.n	8008798 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008766:	4b5d      	ldr	r3, [pc, #372]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a5c      	ldr	r2, [pc, #368]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 800876c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008772:	f7fc fca1 	bl	80050b8 <HAL_GetTick>
 8008776:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008778:	e008      	b.n	800878c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800877a:	f7fc fc9d 	bl	80050b8 <HAL_GetTick>
 800877e:	4602      	mov	r2, r0
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	1ad3      	subs	r3, r2, r3
 8008784:	2b02      	cmp	r3, #2
 8008786:	d901      	bls.n	800878c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008788:	2303      	movs	r3, #3
 800878a:	e231      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800878c:	4b53      	ldr	r3, [pc, #332]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008794:	2b00      	cmp	r3, #0
 8008796:	d1f0      	bne.n	800877a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f003 0308 	and.w	r3, r3, #8
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d03c      	beq.n	800881e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	695b      	ldr	r3, [r3, #20]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d01c      	beq.n	80087e6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80087ac:	4b4b      	ldr	r3, [pc, #300]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80087ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087b2:	4a4a      	ldr	r2, [pc, #296]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80087b4:	f043 0301 	orr.w	r3, r3, #1
 80087b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087bc:	f7fc fc7c 	bl	80050b8 <HAL_GetTick>
 80087c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80087c2:	e008      	b.n	80087d6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087c4:	f7fc fc78 	bl	80050b8 <HAL_GetTick>
 80087c8:	4602      	mov	r2, r0
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	1ad3      	subs	r3, r2, r3
 80087ce:	2b02      	cmp	r3, #2
 80087d0:	d901      	bls.n	80087d6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80087d2:	2303      	movs	r3, #3
 80087d4:	e20c      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80087d6:	4b41      	ldr	r3, [pc, #260]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80087d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087dc:	f003 0302 	and.w	r3, r3, #2
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d0ef      	beq.n	80087c4 <HAL_RCC_OscConfig+0x3ec>
 80087e4:	e01b      	b.n	800881e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80087e6:	4b3d      	ldr	r3, [pc, #244]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80087e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087ec:	4a3b      	ldr	r2, [pc, #236]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80087ee:	f023 0301 	bic.w	r3, r3, #1
 80087f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087f6:	f7fc fc5f 	bl	80050b8 <HAL_GetTick>
 80087fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80087fc:	e008      	b.n	8008810 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087fe:	f7fc fc5b 	bl	80050b8 <HAL_GetTick>
 8008802:	4602      	mov	r2, r0
 8008804:	693b      	ldr	r3, [r7, #16]
 8008806:	1ad3      	subs	r3, r2, r3
 8008808:	2b02      	cmp	r3, #2
 800880a:	d901      	bls.n	8008810 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800880c:	2303      	movs	r3, #3
 800880e:	e1ef      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008810:	4b32      	ldr	r3, [pc, #200]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008812:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008816:	f003 0302 	and.w	r3, r3, #2
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1ef      	bne.n	80087fe <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f003 0304 	and.w	r3, r3, #4
 8008826:	2b00      	cmp	r3, #0
 8008828:	f000 80a6 	beq.w	8008978 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800882c:	2300      	movs	r3, #0
 800882e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008830:	4b2a      	ldr	r3, [pc, #168]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008838:	2b00      	cmp	r3, #0
 800883a:	d10d      	bne.n	8008858 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800883c:	4b27      	ldr	r3, [pc, #156]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 800883e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008840:	4a26      	ldr	r2, [pc, #152]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 8008842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008846:	6593      	str	r3, [r2, #88]	; 0x58
 8008848:	4b24      	ldr	r3, [pc, #144]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 800884a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800884c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008850:	60bb      	str	r3, [r7, #8]
 8008852:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008854:	2301      	movs	r3, #1
 8008856:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008858:	4b21      	ldr	r3, [pc, #132]	; (80088e0 <HAL_RCC_OscConfig+0x508>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008860:	2b00      	cmp	r3, #0
 8008862:	d118      	bne.n	8008896 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008864:	4b1e      	ldr	r3, [pc, #120]	; (80088e0 <HAL_RCC_OscConfig+0x508>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a1d      	ldr	r2, [pc, #116]	; (80088e0 <HAL_RCC_OscConfig+0x508>)
 800886a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800886e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008870:	f7fc fc22 	bl	80050b8 <HAL_GetTick>
 8008874:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008876:	e008      	b.n	800888a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008878:	f7fc fc1e 	bl	80050b8 <HAL_GetTick>
 800887c:	4602      	mov	r2, r0
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	2b02      	cmp	r3, #2
 8008884:	d901      	bls.n	800888a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e1b2      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800888a:	4b15      	ldr	r3, [pc, #84]	; (80088e0 <HAL_RCC_OscConfig+0x508>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008892:	2b00      	cmp	r3, #0
 8008894:	d0f0      	beq.n	8008878 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	2b01      	cmp	r3, #1
 800889c:	d108      	bne.n	80088b0 <HAL_RCC_OscConfig+0x4d8>
 800889e:	4b0f      	ldr	r3, [pc, #60]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80088a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088a4:	4a0d      	ldr	r2, [pc, #52]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80088a6:	f043 0301 	orr.w	r3, r3, #1
 80088aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80088ae:	e029      	b.n	8008904 <HAL_RCC_OscConfig+0x52c>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	689b      	ldr	r3, [r3, #8]
 80088b4:	2b05      	cmp	r3, #5
 80088b6:	d115      	bne.n	80088e4 <HAL_RCC_OscConfig+0x50c>
 80088b8:	4b08      	ldr	r3, [pc, #32]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80088ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088be:	4a07      	ldr	r2, [pc, #28]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80088c0:	f043 0304 	orr.w	r3, r3, #4
 80088c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80088c8:	4b04      	ldr	r3, [pc, #16]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80088ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088ce:	4a03      	ldr	r2, [pc, #12]	; (80088dc <HAL_RCC_OscConfig+0x504>)
 80088d0:	f043 0301 	orr.w	r3, r3, #1
 80088d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80088d8:	e014      	b.n	8008904 <HAL_RCC_OscConfig+0x52c>
 80088da:	bf00      	nop
 80088dc:	40021000 	.word	0x40021000
 80088e0:	40007000 	.word	0x40007000
 80088e4:	4b9a      	ldr	r3, [pc, #616]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80088e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088ea:	4a99      	ldr	r2, [pc, #612]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80088ec:	f023 0301 	bic.w	r3, r3, #1
 80088f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80088f4:	4b96      	ldr	r3, [pc, #600]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80088f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088fa:	4a95      	ldr	r2, [pc, #596]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80088fc:	f023 0304 	bic.w	r3, r3, #4
 8008900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d016      	beq.n	800893a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800890c:	f7fc fbd4 	bl	80050b8 <HAL_GetTick>
 8008910:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008912:	e00a      	b.n	800892a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008914:	f7fc fbd0 	bl	80050b8 <HAL_GetTick>
 8008918:	4602      	mov	r2, r0
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	1ad3      	subs	r3, r2, r3
 800891e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008922:	4293      	cmp	r3, r2
 8008924:	d901      	bls.n	800892a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8008926:	2303      	movs	r3, #3
 8008928:	e162      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800892a:	4b89      	ldr	r3, [pc, #548]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 800892c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008930:	f003 0302 	and.w	r3, r3, #2
 8008934:	2b00      	cmp	r3, #0
 8008936:	d0ed      	beq.n	8008914 <HAL_RCC_OscConfig+0x53c>
 8008938:	e015      	b.n	8008966 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800893a:	f7fc fbbd 	bl	80050b8 <HAL_GetTick>
 800893e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008940:	e00a      	b.n	8008958 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008942:	f7fc fbb9 	bl	80050b8 <HAL_GetTick>
 8008946:	4602      	mov	r2, r0
 8008948:	693b      	ldr	r3, [r7, #16]
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008950:	4293      	cmp	r3, r2
 8008952:	d901      	bls.n	8008958 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008954:	2303      	movs	r3, #3
 8008956:	e14b      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008958:	4b7d      	ldr	r3, [pc, #500]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 800895a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800895e:	f003 0302 	and.w	r3, r3, #2
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1ed      	bne.n	8008942 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008966:	7ffb      	ldrb	r3, [r7, #31]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d105      	bne.n	8008978 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800896c:	4b78      	ldr	r3, [pc, #480]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 800896e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008970:	4a77      	ldr	r2, [pc, #476]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008972:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008976:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0320 	and.w	r3, r3, #32
 8008980:	2b00      	cmp	r3, #0
 8008982:	d03c      	beq.n	80089fe <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008988:	2b00      	cmp	r3, #0
 800898a:	d01c      	beq.n	80089c6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800898c:	4b70      	ldr	r3, [pc, #448]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 800898e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008992:	4a6f      	ldr	r2, [pc, #444]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008994:	f043 0301 	orr.w	r3, r3, #1
 8008998:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800899c:	f7fc fb8c 	bl	80050b8 <HAL_GetTick>
 80089a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80089a2:	e008      	b.n	80089b6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089a4:	f7fc fb88 	bl	80050b8 <HAL_GetTick>
 80089a8:	4602      	mov	r2, r0
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	1ad3      	subs	r3, r2, r3
 80089ae:	2b02      	cmp	r3, #2
 80089b0:	d901      	bls.n	80089b6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80089b2:	2303      	movs	r3, #3
 80089b4:	e11c      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80089b6:	4b66      	ldr	r3, [pc, #408]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80089b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80089bc:	f003 0302 	and.w	r3, r3, #2
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d0ef      	beq.n	80089a4 <HAL_RCC_OscConfig+0x5cc>
 80089c4:	e01b      	b.n	80089fe <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80089c6:	4b62      	ldr	r3, [pc, #392]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80089c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80089cc:	4a60      	ldr	r2, [pc, #384]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80089ce:	f023 0301 	bic.w	r3, r3, #1
 80089d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089d6:	f7fc fb6f 	bl	80050b8 <HAL_GetTick>
 80089da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80089dc:	e008      	b.n	80089f0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80089de:	f7fc fb6b 	bl	80050b8 <HAL_GetTick>
 80089e2:	4602      	mov	r2, r0
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d901      	bls.n	80089f0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e0ff      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80089f0:	4b57      	ldr	r3, [pc, #348]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 80089f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80089f6:	f003 0302 	and.w	r3, r3, #2
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d1ef      	bne.n	80089de <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	f000 80f3 	beq.w	8008bee <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	f040 80c9 	bne.w	8008ba4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008a12:	4b4f      	ldr	r3, [pc, #316]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	f003 0203 	and.w	r2, r3, #3
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a22:	429a      	cmp	r2, r3
 8008a24:	d12c      	bne.n	8008a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a30:	3b01      	subs	r3, #1
 8008a32:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d123      	bne.n	8008a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a42:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d11b      	bne.n	8008a80 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a52:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d113      	bne.n	8008a80 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a62:	085b      	lsrs	r3, r3, #1
 8008a64:	3b01      	subs	r3, #1
 8008a66:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d109      	bne.n	8008a80 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a76:	085b      	lsrs	r3, r3, #1
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d06b      	beq.n	8008b58 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	2b0c      	cmp	r3, #12
 8008a84:	d062      	beq.n	8008b4c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008a86:	4b32      	ldr	r3, [pc, #200]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d001      	beq.n	8008a96 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	e0ac      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008a96:	4b2e      	ldr	r3, [pc, #184]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4a2d      	ldr	r2, [pc, #180]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008a9c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008aa0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008aa2:	f7fc fb09 	bl	80050b8 <HAL_GetTick>
 8008aa6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008aa8:	e008      	b.n	8008abc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008aaa:	f7fc fb05 	bl	80050b8 <HAL_GetTick>
 8008aae:	4602      	mov	r2, r0
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	1ad3      	subs	r3, r2, r3
 8008ab4:	2b02      	cmp	r3, #2
 8008ab6:	d901      	bls.n	8008abc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8008ab8:	2303      	movs	r3, #3
 8008aba:	e099      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008abc:	4b24      	ldr	r3, [pc, #144]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d1f0      	bne.n	8008aaa <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008ac8:	4b21      	ldr	r3, [pc, #132]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008aca:	68da      	ldr	r2, [r3, #12]
 8008acc:	4b21      	ldr	r3, [pc, #132]	; (8008b54 <HAL_RCC_OscConfig+0x77c>)
 8008ace:	4013      	ands	r3, r2
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008ad8:	3a01      	subs	r2, #1
 8008ada:	0112      	lsls	r2, r2, #4
 8008adc:	4311      	orrs	r1, r2
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008ae2:	0212      	lsls	r2, r2, #8
 8008ae4:	4311      	orrs	r1, r2
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008aea:	0852      	lsrs	r2, r2, #1
 8008aec:	3a01      	subs	r2, #1
 8008aee:	0552      	lsls	r2, r2, #21
 8008af0:	4311      	orrs	r1, r2
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008af6:	0852      	lsrs	r2, r2, #1
 8008af8:	3a01      	subs	r2, #1
 8008afa:	0652      	lsls	r2, r2, #25
 8008afc:	4311      	orrs	r1, r2
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008b02:	06d2      	lsls	r2, r2, #27
 8008b04:	430a      	orrs	r2, r1
 8008b06:	4912      	ldr	r1, [pc, #72]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008b0c:	4b10      	ldr	r3, [pc, #64]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a0f      	ldr	r2, [pc, #60]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008b12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008b16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008b18:	4b0d      	ldr	r3, [pc, #52]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	4a0c      	ldr	r2, [pc, #48]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008b1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008b22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008b24:	f7fc fac8 	bl	80050b8 <HAL_GetTick>
 8008b28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b2a:	e008      	b.n	8008b3e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b2c:	f7fc fac4 	bl	80050b8 <HAL_GetTick>
 8008b30:	4602      	mov	r2, r0
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	1ad3      	subs	r3, r2, r3
 8008b36:	2b02      	cmp	r3, #2
 8008b38:	d901      	bls.n	8008b3e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8008b3a:	2303      	movs	r3, #3
 8008b3c:	e058      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b3e:	4b04      	ldr	r3, [pc, #16]	; (8008b50 <HAL_RCC_OscConfig+0x778>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d0f0      	beq.n	8008b2c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008b4a:	e050      	b.n	8008bee <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e04f      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
 8008b50:	40021000 	.word	0x40021000
 8008b54:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b58:	4b27      	ldr	r3, [pc, #156]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d144      	bne.n	8008bee <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008b64:	4b24      	ldr	r3, [pc, #144]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a23      	ldr	r2, [pc, #140]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008b6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008b6e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008b70:	4b21      	ldr	r3, [pc, #132]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008b72:	68db      	ldr	r3, [r3, #12]
 8008b74:	4a20      	ldr	r2, [pc, #128]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008b76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008b7a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008b7c:	f7fc fa9c 	bl	80050b8 <HAL_GetTick>
 8008b80:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b82:	e008      	b.n	8008b96 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b84:	f7fc fa98 	bl	80050b8 <HAL_GetTick>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	1ad3      	subs	r3, r2, r3
 8008b8e:	2b02      	cmp	r3, #2
 8008b90:	d901      	bls.n	8008b96 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8008b92:	2303      	movs	r3, #3
 8008b94:	e02c      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b96:	4b18      	ldr	r3, [pc, #96]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d0f0      	beq.n	8008b84 <HAL_RCC_OscConfig+0x7ac>
 8008ba2:	e024      	b.n	8008bee <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	2b0c      	cmp	r3, #12
 8008ba8:	d01f      	beq.n	8008bea <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008baa:	4b13      	ldr	r3, [pc, #76]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a12      	ldr	r2, [pc, #72]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008bb0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bb6:	f7fc fa7f 	bl	80050b8 <HAL_GetTick>
 8008bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bbc:	e008      	b.n	8008bd0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bbe:	f7fc fa7b 	bl	80050b8 <HAL_GetTick>
 8008bc2:	4602      	mov	r2, r0
 8008bc4:	693b      	ldr	r3, [r7, #16]
 8008bc6:	1ad3      	subs	r3, r2, r3
 8008bc8:	2b02      	cmp	r3, #2
 8008bca:	d901      	bls.n	8008bd0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e00f      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bd0:	4b09      	ldr	r3, [pc, #36]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d1f0      	bne.n	8008bbe <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8008bdc:	4b06      	ldr	r3, [pc, #24]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008bde:	68da      	ldr	r2, [r3, #12]
 8008be0:	4905      	ldr	r1, [pc, #20]	; (8008bf8 <HAL_RCC_OscConfig+0x820>)
 8008be2:	4b06      	ldr	r3, [pc, #24]	; (8008bfc <HAL_RCC_OscConfig+0x824>)
 8008be4:	4013      	ands	r3, r2
 8008be6:	60cb      	str	r3, [r1, #12]
 8008be8:	e001      	b.n	8008bee <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008bea:	2301      	movs	r3, #1
 8008bec:	e000      	b.n	8008bf0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8008bee:	2300      	movs	r3, #0
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3720      	adds	r7, #32
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}
 8008bf8:	40021000 	.word	0x40021000
 8008bfc:	feeefffc 	.word	0xfeeefffc

08008c00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
 8008c08:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d101      	bne.n	8008c14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c10:	2301      	movs	r3, #1
 8008c12:	e0e7      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008c14:	4b75      	ldr	r3, [pc, #468]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f003 0307 	and.w	r3, r3, #7
 8008c1c:	683a      	ldr	r2, [r7, #0]
 8008c1e:	429a      	cmp	r2, r3
 8008c20:	d910      	bls.n	8008c44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c22:	4b72      	ldr	r3, [pc, #456]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f023 0207 	bic.w	r2, r3, #7
 8008c2a:	4970      	ldr	r1, [pc, #448]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c32:	4b6e      	ldr	r3, [pc, #440]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0307 	and.w	r3, r3, #7
 8008c3a:	683a      	ldr	r2, [r7, #0]
 8008c3c:	429a      	cmp	r2, r3
 8008c3e:	d001      	beq.n	8008c44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e0cf      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f003 0302 	and.w	r3, r3, #2
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d010      	beq.n	8008c72 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689a      	ldr	r2, [r3, #8]
 8008c54:	4b66      	ldr	r3, [pc, #408]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d908      	bls.n	8008c72 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c60:	4b63      	ldr	r3, [pc, #396]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	4960      	ldr	r1, [pc, #384]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0301 	and.w	r3, r3, #1
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d04c      	beq.n	8008d18 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	2b03      	cmp	r3, #3
 8008c84:	d107      	bne.n	8008c96 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008c86:	4b5a      	ldr	r3, [pc, #360]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d121      	bne.n	8008cd6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008c92:	2301      	movs	r3, #1
 8008c94:	e0a6      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	2b02      	cmp	r3, #2
 8008c9c:	d107      	bne.n	8008cae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c9e:	4b54      	ldr	r3, [pc, #336]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d115      	bne.n	8008cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	e09a      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d107      	bne.n	8008cc6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008cb6:	4b4e      	ldr	r3, [pc, #312]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 0302 	and.w	r3, r3, #2
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d109      	bne.n	8008cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e08e      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008cc6:	4b4a      	ldr	r3, [pc, #296]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d101      	bne.n	8008cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e086      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008cd6:	4b46      	ldr	r3, [pc, #280]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f023 0203 	bic.w	r2, r3, #3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	4943      	ldr	r1, [pc, #268]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ce8:	f7fc f9e6 	bl	80050b8 <HAL_GetTick>
 8008cec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008cee:	e00a      	b.n	8008d06 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008cf0:	f7fc f9e2 	bl	80050b8 <HAL_GetTick>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	1ad3      	subs	r3, r2, r3
 8008cfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d901      	bls.n	8008d06 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008d02:	2303      	movs	r3, #3
 8008d04:	e06e      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d06:	4b3a      	ldr	r3, [pc, #232]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	f003 020c 	and.w	r2, r3, #12
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d1eb      	bne.n	8008cf0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0302 	and.w	r3, r3, #2
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d010      	beq.n	8008d46 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	689a      	ldr	r2, [r3, #8]
 8008d28:	4b31      	ldr	r3, [pc, #196]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008d2a:	689b      	ldr	r3, [r3, #8]
 8008d2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d208      	bcs.n	8008d46 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d34:	4b2e      	ldr	r3, [pc, #184]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	492b      	ldr	r1, [pc, #172]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008d42:	4313      	orrs	r3, r2
 8008d44:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008d46:	4b29      	ldr	r3, [pc, #164]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 0307 	and.w	r3, r3, #7
 8008d4e:	683a      	ldr	r2, [r7, #0]
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d210      	bcs.n	8008d76 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d54:	4b25      	ldr	r3, [pc, #148]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f023 0207 	bic.w	r2, r3, #7
 8008d5c:	4923      	ldr	r1, [pc, #140]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008d64:	4b21      	ldr	r3, [pc, #132]	; (8008dec <HAL_RCC_ClockConfig+0x1ec>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f003 0307 	and.w	r3, r3, #7
 8008d6c:	683a      	ldr	r2, [r7, #0]
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d001      	beq.n	8008d76 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e036      	b.n	8008de4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f003 0304 	and.w	r3, r3, #4
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d008      	beq.n	8008d94 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008d82:	4b1b      	ldr	r3, [pc, #108]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	4918      	ldr	r1, [pc, #96]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008d90:	4313      	orrs	r3, r2
 8008d92:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 0308 	and.w	r3, r3, #8
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d009      	beq.n	8008db4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008da0:	4b13      	ldr	r3, [pc, #76]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	00db      	lsls	r3, r3, #3
 8008dae:	4910      	ldr	r1, [pc, #64]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008db0:	4313      	orrs	r3, r2
 8008db2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008db4:	f000 f824 	bl	8008e00 <HAL_RCC_GetSysClockFreq>
 8008db8:	4602      	mov	r2, r0
 8008dba:	4b0d      	ldr	r3, [pc, #52]	; (8008df0 <HAL_RCC_ClockConfig+0x1f0>)
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	091b      	lsrs	r3, r3, #4
 8008dc0:	f003 030f 	and.w	r3, r3, #15
 8008dc4:	490b      	ldr	r1, [pc, #44]	; (8008df4 <HAL_RCC_ClockConfig+0x1f4>)
 8008dc6:	5ccb      	ldrb	r3, [r1, r3]
 8008dc8:	f003 031f 	and.w	r3, r3, #31
 8008dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8008dd0:	4a09      	ldr	r2, [pc, #36]	; (8008df8 <HAL_RCC_ClockConfig+0x1f8>)
 8008dd2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008dd4:	4b09      	ldr	r3, [pc, #36]	; (8008dfc <HAL_RCC_ClockConfig+0x1fc>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7fc f815 	bl	8004e08 <HAL_InitTick>
 8008dde:	4603      	mov	r3, r0
 8008de0:	72fb      	strb	r3, [r7, #11]

  return status;
 8008de2:	7afb      	ldrb	r3, [r7, #11]
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3710      	adds	r7, #16
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bd80      	pop	{r7, pc}
 8008dec:	40022000 	.word	0x40022000
 8008df0:	40021000 	.word	0x40021000
 8008df4:	08010b10 	.word	0x08010b10
 8008df8:	20000038 	.word	0x20000038
 8008dfc:	2000003c 	.word	0x2000003c

08008e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b089      	sub	sp, #36	; 0x24
 8008e04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008e06:	2300      	movs	r3, #0
 8008e08:	61fb      	str	r3, [r7, #28]
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008e0e:	4b3e      	ldr	r3, [pc, #248]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e10:	689b      	ldr	r3, [r3, #8]
 8008e12:	f003 030c 	and.w	r3, r3, #12
 8008e16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008e18:	4b3b      	ldr	r3, [pc, #236]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	f003 0303 	and.w	r3, r3, #3
 8008e20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008e22:	693b      	ldr	r3, [r7, #16]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d005      	beq.n	8008e34 <HAL_RCC_GetSysClockFreq+0x34>
 8008e28:	693b      	ldr	r3, [r7, #16]
 8008e2a:	2b0c      	cmp	r3, #12
 8008e2c:	d121      	bne.n	8008e72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	d11e      	bne.n	8008e72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008e34:	4b34      	ldr	r3, [pc, #208]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f003 0308 	and.w	r3, r3, #8
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d107      	bne.n	8008e50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008e40:	4b31      	ldr	r3, [pc, #196]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e46:	0a1b      	lsrs	r3, r3, #8
 8008e48:	f003 030f 	and.w	r3, r3, #15
 8008e4c:	61fb      	str	r3, [r7, #28]
 8008e4e:	e005      	b.n	8008e5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008e50:	4b2d      	ldr	r3, [pc, #180]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	091b      	lsrs	r3, r3, #4
 8008e56:	f003 030f 	and.w	r3, r3, #15
 8008e5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008e5c:	4a2b      	ldr	r2, [pc, #172]	; (8008f0c <HAL_RCC_GetSysClockFreq+0x10c>)
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10d      	bne.n	8008e88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008e6c:	69fb      	ldr	r3, [r7, #28]
 8008e6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008e70:	e00a      	b.n	8008e88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	2b04      	cmp	r3, #4
 8008e76:	d102      	bne.n	8008e7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008e78:	4b25      	ldr	r3, [pc, #148]	; (8008f10 <HAL_RCC_GetSysClockFreq+0x110>)
 8008e7a:	61bb      	str	r3, [r7, #24]
 8008e7c:	e004      	b.n	8008e88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	2b08      	cmp	r3, #8
 8008e82:	d101      	bne.n	8008e88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008e84:	4b23      	ldr	r3, [pc, #140]	; (8008f14 <HAL_RCC_GetSysClockFreq+0x114>)
 8008e86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	2b0c      	cmp	r3, #12
 8008e8c:	d134      	bne.n	8008ef8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008e8e:	4b1e      	ldr	r3, [pc, #120]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	f003 0303 	and.w	r3, r3, #3
 8008e96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	2b02      	cmp	r3, #2
 8008e9c:	d003      	beq.n	8008ea6 <HAL_RCC_GetSysClockFreq+0xa6>
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	2b03      	cmp	r3, #3
 8008ea2:	d003      	beq.n	8008eac <HAL_RCC_GetSysClockFreq+0xac>
 8008ea4:	e005      	b.n	8008eb2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008ea6:	4b1a      	ldr	r3, [pc, #104]	; (8008f10 <HAL_RCC_GetSysClockFreq+0x110>)
 8008ea8:	617b      	str	r3, [r7, #20]
      break;
 8008eaa:	e005      	b.n	8008eb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008eac:	4b19      	ldr	r3, [pc, #100]	; (8008f14 <HAL_RCC_GetSysClockFreq+0x114>)
 8008eae:	617b      	str	r3, [r7, #20]
      break;
 8008eb0:	e002      	b.n	8008eb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008eb2:	69fb      	ldr	r3, [r7, #28]
 8008eb4:	617b      	str	r3, [r7, #20]
      break;
 8008eb6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008eb8:	4b13      	ldr	r3, [pc, #76]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008eba:	68db      	ldr	r3, [r3, #12]
 8008ebc:	091b      	lsrs	r3, r3, #4
 8008ebe:	f003 0307 	and.w	r3, r3, #7
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008ec6:	4b10      	ldr	r3, [pc, #64]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	0a1b      	lsrs	r3, r3, #8
 8008ecc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ed0:	697a      	ldr	r2, [r7, #20]
 8008ed2:	fb03 f202 	mul.w	r2, r3, r2
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008edc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008ede:	4b0a      	ldr	r3, [pc, #40]	; (8008f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8008ee0:	68db      	ldr	r3, [r3, #12]
 8008ee2:	0e5b      	lsrs	r3, r3, #25
 8008ee4:	f003 0303 	and.w	r3, r3, #3
 8008ee8:	3301      	adds	r3, #1
 8008eea:	005b      	lsls	r3, r3, #1
 8008eec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008eee:	697a      	ldr	r2, [r7, #20]
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ef6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008ef8:	69bb      	ldr	r3, [r7, #24]
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3724      	adds	r7, #36	; 0x24
 8008efe:	46bd      	mov	sp, r7
 8008f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f04:	4770      	bx	lr
 8008f06:	bf00      	nop
 8008f08:	40021000 	.word	0x40021000
 8008f0c:	08010b28 	.word	0x08010b28
 8008f10:	00f42400 	.word	0x00f42400
 8008f14:	007a1200 	.word	0x007a1200

08008f18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008f1c:	4b03      	ldr	r3, [pc, #12]	; (8008f2c <HAL_RCC_GetHCLKFreq+0x14>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr
 8008f2a:	bf00      	nop
 8008f2c:	20000038 	.word	0x20000038

08008f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008f34:	f7ff fff0 	bl	8008f18 <HAL_RCC_GetHCLKFreq>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	4b06      	ldr	r3, [pc, #24]	; (8008f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008f3c:	689b      	ldr	r3, [r3, #8]
 8008f3e:	0a1b      	lsrs	r3, r3, #8
 8008f40:	f003 0307 	and.w	r3, r3, #7
 8008f44:	4904      	ldr	r1, [pc, #16]	; (8008f58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008f46:	5ccb      	ldrb	r3, [r1, r3]
 8008f48:	f003 031f 	and.w	r3, r3, #31
 8008f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	bd80      	pop	{r7, pc}
 8008f54:	40021000 	.word	0x40021000
 8008f58:	08010b20 	.word	0x08010b20

08008f5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008f60:	f7ff ffda 	bl	8008f18 <HAL_RCC_GetHCLKFreq>
 8008f64:	4602      	mov	r2, r0
 8008f66:	4b06      	ldr	r3, [pc, #24]	; (8008f80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008f68:	689b      	ldr	r3, [r3, #8]
 8008f6a:	0adb      	lsrs	r3, r3, #11
 8008f6c:	f003 0307 	and.w	r3, r3, #7
 8008f70:	4904      	ldr	r1, [pc, #16]	; (8008f84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008f72:	5ccb      	ldrb	r3, [r1, r3]
 8008f74:	f003 031f 	and.w	r3, r3, #31
 8008f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	40021000 	.word	0x40021000
 8008f84:	08010b20 	.word	0x08010b20

08008f88 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b083      	sub	sp, #12
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	220f      	movs	r2, #15
 8008f96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008f98:	4b12      	ldr	r3, [pc, #72]	; (8008fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	f003 0203 	and.w	r2, r3, #3
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008fa4:	4b0f      	ldr	r3, [pc, #60]	; (8008fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008fb0:	4b0c      	ldr	r3, [pc, #48]	; (8008fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008fbc:	4b09      	ldr	r3, [pc, #36]	; (8008fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	08db      	lsrs	r3, r3, #3
 8008fc2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008fca:	4b07      	ldr	r3, [pc, #28]	; (8008fe8 <HAL_RCC_GetClockConfig+0x60>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f003 0207 	and.w	r2, r3, #7
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	601a      	str	r2, [r3, #0]
}
 8008fd6:	bf00      	nop
 8008fd8:	370c      	adds	r7, #12
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	40021000 	.word	0x40021000
 8008fe8:	40022000 	.word	0x40022000

08008fec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b086      	sub	sp, #24
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008ff8:	4b2a      	ldr	r3, [pc, #168]	; (80090a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009000:	2b00      	cmp	r3, #0
 8009002:	d003      	beq.n	800900c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8009004:	f7ff f984 	bl	8008310 <HAL_PWREx_GetVoltageRange>
 8009008:	6178      	str	r0, [r7, #20]
 800900a:	e014      	b.n	8009036 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800900c:	4b25      	ldr	r3, [pc, #148]	; (80090a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800900e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009010:	4a24      	ldr	r2, [pc, #144]	; (80090a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009012:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009016:	6593      	str	r3, [r2, #88]	; 0x58
 8009018:	4b22      	ldr	r3, [pc, #136]	; (80090a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800901a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800901c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009020:	60fb      	str	r3, [r7, #12]
 8009022:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009024:	f7ff f974 	bl	8008310 <HAL_PWREx_GetVoltageRange>
 8009028:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800902a:	4b1e      	ldr	r3, [pc, #120]	; (80090a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800902c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800902e:	4a1d      	ldr	r2, [pc, #116]	; (80090a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8009030:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009034:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800903c:	d10b      	bne.n	8009056 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	2b80      	cmp	r3, #128	; 0x80
 8009042:	d919      	bls.n	8009078 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2ba0      	cmp	r3, #160	; 0xa0
 8009048:	d902      	bls.n	8009050 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800904a:	2302      	movs	r3, #2
 800904c:	613b      	str	r3, [r7, #16]
 800904e:	e013      	b.n	8009078 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009050:	2301      	movs	r3, #1
 8009052:	613b      	str	r3, [r7, #16]
 8009054:	e010      	b.n	8009078 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2b80      	cmp	r3, #128	; 0x80
 800905a:	d902      	bls.n	8009062 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800905c:	2303      	movs	r3, #3
 800905e:	613b      	str	r3, [r7, #16]
 8009060:	e00a      	b.n	8009078 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2b80      	cmp	r3, #128	; 0x80
 8009066:	d102      	bne.n	800906e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009068:	2302      	movs	r3, #2
 800906a:	613b      	str	r3, [r7, #16]
 800906c:	e004      	b.n	8009078 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2b70      	cmp	r3, #112	; 0x70
 8009072:	d101      	bne.n	8009078 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009074:	2301      	movs	r3, #1
 8009076:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009078:	4b0b      	ldr	r3, [pc, #44]	; (80090a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f023 0207 	bic.w	r2, r3, #7
 8009080:	4909      	ldr	r1, [pc, #36]	; (80090a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	4313      	orrs	r3, r2
 8009086:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009088:	4b07      	ldr	r3, [pc, #28]	; (80090a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 0307 	and.w	r3, r3, #7
 8009090:	693a      	ldr	r2, [r7, #16]
 8009092:	429a      	cmp	r2, r3
 8009094:	d001      	beq.n	800909a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009096:	2301      	movs	r3, #1
 8009098:	e000      	b.n	800909c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3718      	adds	r7, #24
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	40021000 	.word	0x40021000
 80090a8:	40022000 	.word	0x40022000

080090ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b086      	sub	sp, #24
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80090b4:	2300      	movs	r3, #0
 80090b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80090b8:	2300      	movs	r3, #0
 80090ba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d031      	beq.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090cc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80090d0:	d01a      	beq.n	8009108 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80090d2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80090d6:	d814      	bhi.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d009      	beq.n	80090f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80090dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80090e0:	d10f      	bne.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80090e2:	4b5d      	ldr	r3, [pc, #372]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80090e4:	68db      	ldr	r3, [r3, #12]
 80090e6:	4a5c      	ldr	r2, [pc, #368]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80090e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090ec:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80090ee:	e00c      	b.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	3304      	adds	r3, #4
 80090f4:	2100      	movs	r1, #0
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 f9de 	bl	80094b8 <RCCEx_PLLSAI1_Config>
 80090fc:	4603      	mov	r3, r0
 80090fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009100:	e003      	b.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	74fb      	strb	r3, [r7, #19]
      break;
 8009106:	e000      	b.n	800910a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8009108:	bf00      	nop
    }

    if(ret == HAL_OK)
 800910a:	7cfb      	ldrb	r3, [r7, #19]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d10b      	bne.n	8009128 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009110:	4b51      	ldr	r3, [pc, #324]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009116:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800911e:	494e      	ldr	r1, [pc, #312]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009120:	4313      	orrs	r3, r2
 8009122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009126:	e001      	b.n	800912c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009128:	7cfb      	ldrb	r3, [r7, #19]
 800912a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009134:	2b00      	cmp	r3, #0
 8009136:	f000 809e 	beq.w	8009276 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800913a:	2300      	movs	r3, #0
 800913c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800913e:	4b46      	ldr	r3, [pc, #280]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800914a:	2301      	movs	r3, #1
 800914c:	e000      	b.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800914e:	2300      	movs	r3, #0
 8009150:	2b00      	cmp	r3, #0
 8009152:	d00d      	beq.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009154:	4b40      	ldr	r3, [pc, #256]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009158:	4a3f      	ldr	r2, [pc, #252]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800915a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800915e:	6593      	str	r3, [r2, #88]	; 0x58
 8009160:	4b3d      	ldr	r3, [pc, #244]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009168:	60bb      	str	r3, [r7, #8]
 800916a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800916c:	2301      	movs	r3, #1
 800916e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009170:	4b3a      	ldr	r3, [pc, #232]	; (800925c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a39      	ldr	r2, [pc, #228]	; (800925c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8009176:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800917a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800917c:	f7fb ff9c 	bl	80050b8 <HAL_GetTick>
 8009180:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009182:	e009      	b.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009184:	f7fb ff98 	bl	80050b8 <HAL_GetTick>
 8009188:	4602      	mov	r2, r0
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	2b02      	cmp	r3, #2
 8009190:	d902      	bls.n	8009198 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	74fb      	strb	r3, [r7, #19]
        break;
 8009196:	e005      	b.n	80091a4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009198:	4b30      	ldr	r3, [pc, #192]	; (800925c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d0ef      	beq.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80091a4:	7cfb      	ldrb	r3, [r7, #19]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d15a      	bne.n	8009260 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80091aa:	4b2b      	ldr	r3, [pc, #172]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80091ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d01e      	beq.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80091c0:	697a      	ldr	r2, [r7, #20]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d019      	beq.n	80091fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80091c6:	4b24      	ldr	r3, [pc, #144]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80091c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091d0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80091d2:	4b21      	ldr	r3, [pc, #132]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80091d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091d8:	4a1f      	ldr	r2, [pc, #124]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80091da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80091e2:	4b1d      	ldr	r3, [pc, #116]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80091e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091e8:	4a1b      	ldr	r2, [pc, #108]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80091ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80091f2:	4a19      	ldr	r2, [pc, #100]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	f003 0301 	and.w	r3, r3, #1
 8009200:	2b00      	cmp	r3, #0
 8009202:	d016      	beq.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009204:	f7fb ff58 	bl	80050b8 <HAL_GetTick>
 8009208:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800920a:	e00b      	b.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800920c:	f7fb ff54 	bl	80050b8 <HAL_GetTick>
 8009210:	4602      	mov	r2, r0
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	1ad3      	subs	r3, r2, r3
 8009216:	f241 3288 	movw	r2, #5000	; 0x1388
 800921a:	4293      	cmp	r3, r2
 800921c:	d902      	bls.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800921e:	2303      	movs	r3, #3
 8009220:	74fb      	strb	r3, [r7, #19]
            break;
 8009222:	e006      	b.n	8009232 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009224:	4b0c      	ldr	r3, [pc, #48]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800922a:	f003 0302 	and.w	r3, r3, #2
 800922e:	2b00      	cmp	r3, #0
 8009230:	d0ec      	beq.n	800920c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8009232:	7cfb      	ldrb	r3, [r7, #19]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d10b      	bne.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009238:	4b07      	ldr	r3, [pc, #28]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800923a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800923e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009246:	4904      	ldr	r1, [pc, #16]	; (8009258 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8009248:	4313      	orrs	r3, r2
 800924a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800924e:	e009      	b.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009250:	7cfb      	ldrb	r3, [r7, #19]
 8009252:	74bb      	strb	r3, [r7, #18]
 8009254:	e006      	b.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8009256:	bf00      	nop
 8009258:	40021000 	.word	0x40021000
 800925c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009260:	7cfb      	ldrb	r3, [r7, #19]
 8009262:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009264:	7c7b      	ldrb	r3, [r7, #17]
 8009266:	2b01      	cmp	r3, #1
 8009268:	d105      	bne.n	8009276 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800926a:	4b8a      	ldr	r3, [pc, #552]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800926c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800926e:	4a89      	ldr	r2, [pc, #548]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009270:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009274:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f003 0301 	and.w	r3, r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00a      	beq.n	8009298 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009282:	4b84      	ldr	r3, [pc, #528]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009288:	f023 0203 	bic.w	r2, r3, #3
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6a1b      	ldr	r3, [r3, #32]
 8009290:	4980      	ldr	r1, [pc, #512]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009292:	4313      	orrs	r3, r2
 8009294:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f003 0302 	and.w	r3, r3, #2
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d00a      	beq.n	80092ba <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80092a4:	4b7b      	ldr	r3, [pc, #492]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80092a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092aa:	f023 020c 	bic.w	r2, r3, #12
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092b2:	4978      	ldr	r1, [pc, #480]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80092b4:	4313      	orrs	r3, r2
 80092b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f003 0320 	and.w	r3, r3, #32
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d00a      	beq.n	80092dc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092c6:	4b73      	ldr	r3, [pc, #460]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80092c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092cc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d4:	496f      	ldr	r1, [pc, #444]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80092d6:	4313      	orrs	r3, r2
 80092d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d00a      	beq.n	80092fe <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80092e8:	4b6a      	ldr	r3, [pc, #424]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80092ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092ee:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092f6:	4967      	ldr	r1, [pc, #412]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80092f8:	4313      	orrs	r3, r2
 80092fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009306:	2b00      	cmp	r3, #0
 8009308:	d00a      	beq.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800930a:	4b62      	ldr	r3, [pc, #392]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800930c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009310:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009318:	495e      	ldr	r1, [pc, #376]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800931a:	4313      	orrs	r3, r2
 800931c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009328:	2b00      	cmp	r3, #0
 800932a:	d00a      	beq.n	8009342 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800932c:	4b59      	ldr	r3, [pc, #356]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800932e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009332:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800933a:	4956      	ldr	r1, [pc, #344]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800933c:	4313      	orrs	r3, r2
 800933e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00a      	beq.n	8009364 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800934e:	4b51      	ldr	r3, [pc, #324]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009354:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800935c:	494d      	ldr	r1, [pc, #308]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800935e:	4313      	orrs	r3, r2
 8009360:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800936c:	2b00      	cmp	r3, #0
 800936e:	d028      	beq.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009370:	4b48      	ldr	r3, [pc, #288]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009376:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800937e:	4945      	ldr	r1, [pc, #276]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009380:	4313      	orrs	r3, r2
 8009382:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800938e:	d106      	bne.n	800939e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009390:	4b40      	ldr	r3, [pc, #256]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	4a3f      	ldr	r2, [pc, #252]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800939a:	60d3      	str	r3, [r2, #12]
 800939c:	e011      	b.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80093a6:	d10c      	bne.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	3304      	adds	r3, #4
 80093ac:	2101      	movs	r1, #1
 80093ae:	4618      	mov	r0, r3
 80093b0:	f000 f882 	bl	80094b8 <RCCEx_PLLSAI1_Config>
 80093b4:	4603      	mov	r3, r0
 80093b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80093b8:	7cfb      	ldrb	r3, [r7, #19]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d001      	beq.n	80093c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80093be:	7cfb      	ldrb	r3, [r7, #19]
 80093c0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d028      	beq.n	8009420 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80093ce:	4b31      	ldr	r3, [pc, #196]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80093d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093dc:	492d      	ldr	r1, [pc, #180]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80093de:	4313      	orrs	r3, r2
 80093e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80093ec:	d106      	bne.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093ee:	4b29      	ldr	r3, [pc, #164]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80093f0:	68db      	ldr	r3, [r3, #12]
 80093f2:	4a28      	ldr	r2, [pc, #160]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80093f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093f8:	60d3      	str	r3, [r2, #12]
 80093fa:	e011      	b.n	8009420 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009400:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009404:	d10c      	bne.n	8009420 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	3304      	adds	r3, #4
 800940a:	2101      	movs	r1, #1
 800940c:	4618      	mov	r0, r3
 800940e:	f000 f853 	bl	80094b8 <RCCEx_PLLSAI1_Config>
 8009412:	4603      	mov	r3, r0
 8009414:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009416:	7cfb      	ldrb	r3, [r7, #19]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d001      	beq.n	8009420 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800941c:	7cfb      	ldrb	r3, [r7, #19]
 800941e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009428:	2b00      	cmp	r3, #0
 800942a:	d01c      	beq.n	8009466 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800942c:	4b19      	ldr	r3, [pc, #100]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800942e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009432:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800943a:	4916      	ldr	r1, [pc, #88]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800943c:	4313      	orrs	r3, r2
 800943e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009446:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800944a:	d10c      	bne.n	8009466 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	3304      	adds	r3, #4
 8009450:	2102      	movs	r1, #2
 8009452:	4618      	mov	r0, r3
 8009454:	f000 f830 	bl	80094b8 <RCCEx_PLLSAI1_Config>
 8009458:	4603      	mov	r3, r0
 800945a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800945c:	7cfb      	ldrb	r3, [r7, #19]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d001      	beq.n	8009466 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8009462:	7cfb      	ldrb	r3, [r7, #19]
 8009464:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800946e:	2b00      	cmp	r3, #0
 8009470:	d00a      	beq.n	8009488 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009472:	4b08      	ldr	r3, [pc, #32]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009478:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009480:	4904      	ldr	r1, [pc, #16]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8009482:	4313      	orrs	r3, r2
 8009484:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009488:	7cbb      	ldrb	r3, [r7, #18]
}
 800948a:	4618      	mov	r0, r3
 800948c:	3718      	adds	r7, #24
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
 8009492:	bf00      	nop
 8009494:	40021000 	.word	0x40021000

08009498 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8009498:	b480      	push	{r7}
 800949a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800949c:	4b05      	ldr	r3, [pc, #20]	; (80094b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a04      	ldr	r2, [pc, #16]	; (80094b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80094a2:	f043 0304 	orr.w	r3, r3, #4
 80094a6:	6013      	str	r3, [r2, #0]
}
 80094a8:	bf00      	nop
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	40021000 	.word	0x40021000

080094b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80094c2:	2300      	movs	r3, #0
 80094c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80094c6:	4b74      	ldr	r3, [pc, #464]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094c8:	68db      	ldr	r3, [r3, #12]
 80094ca:	f003 0303 	and.w	r3, r3, #3
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d018      	beq.n	8009504 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80094d2:	4b71      	ldr	r3, [pc, #452]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094d4:	68db      	ldr	r3, [r3, #12]
 80094d6:	f003 0203 	and.w	r2, r3, #3
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	429a      	cmp	r2, r3
 80094e0:	d10d      	bne.n	80094fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
       ||
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d009      	beq.n	80094fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80094ea:	4b6b      	ldr	r3, [pc, #428]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	091b      	lsrs	r3, r3, #4
 80094f0:	f003 0307 	and.w	r3, r3, #7
 80094f4:	1c5a      	adds	r2, r3, #1
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	685b      	ldr	r3, [r3, #4]
       ||
 80094fa:	429a      	cmp	r2, r3
 80094fc:	d047      	beq.n	800958e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	73fb      	strb	r3, [r7, #15]
 8009502:	e044      	b.n	800958e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	2b03      	cmp	r3, #3
 800950a:	d018      	beq.n	800953e <RCCEx_PLLSAI1_Config+0x86>
 800950c:	2b03      	cmp	r3, #3
 800950e:	d825      	bhi.n	800955c <RCCEx_PLLSAI1_Config+0xa4>
 8009510:	2b01      	cmp	r3, #1
 8009512:	d002      	beq.n	800951a <RCCEx_PLLSAI1_Config+0x62>
 8009514:	2b02      	cmp	r3, #2
 8009516:	d009      	beq.n	800952c <RCCEx_PLLSAI1_Config+0x74>
 8009518:	e020      	b.n	800955c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800951a:	4b5f      	ldr	r3, [pc, #380]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0302 	and.w	r3, r3, #2
 8009522:	2b00      	cmp	r3, #0
 8009524:	d11d      	bne.n	8009562 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8009526:	2301      	movs	r3, #1
 8009528:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800952a:	e01a      	b.n	8009562 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800952c:	4b5a      	ldr	r3, [pc, #360]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009534:	2b00      	cmp	r3, #0
 8009536:	d116      	bne.n	8009566 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8009538:	2301      	movs	r3, #1
 800953a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800953c:	e013      	b.n	8009566 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800953e:	4b56      	ldr	r3, [pc, #344]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009546:	2b00      	cmp	r3, #0
 8009548:	d10f      	bne.n	800956a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800954a:	4b53      	ldr	r3, [pc, #332]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009552:	2b00      	cmp	r3, #0
 8009554:	d109      	bne.n	800956a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8009556:	2301      	movs	r3, #1
 8009558:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800955a:	e006      	b.n	800956a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	73fb      	strb	r3, [r7, #15]
      break;
 8009560:	e004      	b.n	800956c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8009562:	bf00      	nop
 8009564:	e002      	b.n	800956c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8009566:	bf00      	nop
 8009568:	e000      	b.n	800956c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800956a:	bf00      	nop
    }

    if(status == HAL_OK)
 800956c:	7bfb      	ldrb	r3, [r7, #15]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d10d      	bne.n	800958e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8009572:	4b49      	ldr	r3, [pc, #292]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6819      	ldr	r1, [r3, #0]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	3b01      	subs	r3, #1
 8009584:	011b      	lsls	r3, r3, #4
 8009586:	430b      	orrs	r3, r1
 8009588:	4943      	ldr	r1, [pc, #268]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800958a:	4313      	orrs	r3, r2
 800958c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800958e:	7bfb      	ldrb	r3, [r7, #15]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d17c      	bne.n	800968e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8009594:	4b40      	ldr	r3, [pc, #256]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a3f      	ldr	r2, [pc, #252]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800959a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800959e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80095a0:	f7fb fd8a 	bl	80050b8 <HAL_GetTick>
 80095a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80095a6:	e009      	b.n	80095bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80095a8:	f7fb fd86 	bl	80050b8 <HAL_GetTick>
 80095ac:	4602      	mov	r2, r0
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	1ad3      	subs	r3, r2, r3
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d902      	bls.n	80095bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80095b6:	2303      	movs	r3, #3
 80095b8:	73fb      	strb	r3, [r7, #15]
        break;
 80095ba:	e005      	b.n	80095c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80095bc:	4b36      	ldr	r3, [pc, #216]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d1ef      	bne.n	80095a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80095c8:	7bfb      	ldrb	r3, [r7, #15]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d15f      	bne.n	800968e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d110      	bne.n	80095f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80095d4:	4b30      	ldr	r3, [pc, #192]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80095d6:	691b      	ldr	r3, [r3, #16]
 80095d8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80095dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80095e0:	687a      	ldr	r2, [r7, #4]
 80095e2:	6892      	ldr	r2, [r2, #8]
 80095e4:	0211      	lsls	r1, r2, #8
 80095e6:	687a      	ldr	r2, [r7, #4]
 80095e8:	68d2      	ldr	r2, [r2, #12]
 80095ea:	06d2      	lsls	r2, r2, #27
 80095ec:	430a      	orrs	r2, r1
 80095ee:	492a      	ldr	r1, [pc, #168]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80095f0:	4313      	orrs	r3, r2
 80095f2:	610b      	str	r3, [r1, #16]
 80095f4:	e027      	b.n	8009646 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d112      	bne.n	8009622 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80095fc:	4b26      	ldr	r3, [pc, #152]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8009604:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	6892      	ldr	r2, [r2, #8]
 800960c:	0211      	lsls	r1, r2, #8
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	6912      	ldr	r2, [r2, #16]
 8009612:	0852      	lsrs	r2, r2, #1
 8009614:	3a01      	subs	r2, #1
 8009616:	0552      	lsls	r2, r2, #21
 8009618:	430a      	orrs	r2, r1
 800961a:	491f      	ldr	r1, [pc, #124]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800961c:	4313      	orrs	r3, r2
 800961e:	610b      	str	r3, [r1, #16]
 8009620:	e011      	b.n	8009646 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009622:	4b1d      	ldr	r3, [pc, #116]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009624:	691b      	ldr	r3, [r3, #16]
 8009626:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800962a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800962e:	687a      	ldr	r2, [r7, #4]
 8009630:	6892      	ldr	r2, [r2, #8]
 8009632:	0211      	lsls	r1, r2, #8
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	6952      	ldr	r2, [r2, #20]
 8009638:	0852      	lsrs	r2, r2, #1
 800963a:	3a01      	subs	r2, #1
 800963c:	0652      	lsls	r2, r2, #25
 800963e:	430a      	orrs	r2, r1
 8009640:	4915      	ldr	r1, [pc, #84]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009642:	4313      	orrs	r3, r2
 8009644:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8009646:	4b14      	ldr	r3, [pc, #80]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a13      	ldr	r2, [pc, #76]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800964c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009650:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009652:	f7fb fd31 	bl	80050b8 <HAL_GetTick>
 8009656:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009658:	e009      	b.n	800966e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800965a:	f7fb fd2d 	bl	80050b8 <HAL_GetTick>
 800965e:	4602      	mov	r2, r0
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	1ad3      	subs	r3, r2, r3
 8009664:	2b02      	cmp	r3, #2
 8009666:	d902      	bls.n	800966e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8009668:	2303      	movs	r3, #3
 800966a:	73fb      	strb	r3, [r7, #15]
          break;
 800966c:	e005      	b.n	800967a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800966e:	4b0a      	ldr	r3, [pc, #40]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009676:	2b00      	cmp	r3, #0
 8009678:	d0ef      	beq.n	800965a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800967a:	7bfb      	ldrb	r3, [r7, #15]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d106      	bne.n	800968e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8009680:	4b05      	ldr	r3, [pc, #20]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 8009682:	691a      	ldr	r2, [r3, #16]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	699b      	ldr	r3, [r3, #24]
 8009688:	4903      	ldr	r1, [pc, #12]	; (8009698 <RCCEx_PLLSAI1_Config+0x1e0>)
 800968a:	4313      	orrs	r3, r2
 800968c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800968e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009690:	4618      	mov	r0, r3
 8009692:	3710      	adds	r7, #16
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}
 8009698:	40021000 	.word	0x40021000

0800969c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d101      	bne.n	80096ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096aa:	2301      	movs	r3, #1
 80096ac:	e049      	b.n	8009742 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d106      	bne.n	80096c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f7fb faea 	bl	8004c9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2202      	movs	r2, #2
 80096cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	3304      	adds	r3, #4
 80096d8:	4619      	mov	r1, r3
 80096da:	4610      	mov	r0, r2
 80096dc:	f000 fae6 	bl	8009cac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2201      	movs	r2, #1
 80096e4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2201      	movs	r2, #1
 80096ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2201      	movs	r2, #1
 80096f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2201      	movs	r2, #1
 80096fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2201      	movs	r2, #1
 8009704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2201      	movs	r2, #1
 8009714:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2201      	movs	r2, #1
 800971c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2201      	movs	r2, #1
 8009724:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2201      	movs	r2, #1
 800972c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009740:	2300      	movs	r3, #0
}
 8009742:	4618      	mov	r0, r3
 8009744:	3708      	adds	r7, #8
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
	...

0800974c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800974c:	b480      	push	{r7}
 800974e:	b085      	sub	sp, #20
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b01      	cmp	r3, #1
 800975e:	d001      	beq.n	8009764 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009760:	2301      	movs	r3, #1
 8009762:	e033      	b.n	80097cc <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2202      	movs	r2, #2
 8009768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a19      	ldr	r2, [pc, #100]	; (80097d8 <HAL_TIM_Base_Start+0x8c>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d009      	beq.n	800978a <HAL_TIM_Base_Start+0x3e>
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800977e:	d004      	beq.n	800978a <HAL_TIM_Base_Start+0x3e>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a15      	ldr	r2, [pc, #84]	; (80097dc <HAL_TIM_Base_Start+0x90>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d115      	bne.n	80097b6 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	689a      	ldr	r2, [r3, #8]
 8009790:	4b13      	ldr	r3, [pc, #76]	; (80097e0 <HAL_TIM_Base_Start+0x94>)
 8009792:	4013      	ands	r3, r2
 8009794:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2b06      	cmp	r3, #6
 800979a:	d015      	beq.n	80097c8 <HAL_TIM_Base_Start+0x7c>
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097a2:	d011      	beq.n	80097c8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f042 0201 	orr.w	r2, r2, #1
 80097b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097b4:	e008      	b.n	80097c8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f042 0201 	orr.w	r2, r2, #1
 80097c4:	601a      	str	r2, [r3, #0]
 80097c6:	e000      	b.n	80097ca <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097c8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80097ca:	2300      	movs	r3, #0
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3714      	adds	r7, #20
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr
 80097d8:	40012c00 	.word	0x40012c00
 80097dc:	40014000 	.word	0x40014000
 80097e0:	00010007 	.word	0x00010007

080097e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097f2:	b2db      	uxtb	r3, r3
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	d001      	beq.n	80097fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80097f8:	2301      	movs	r3, #1
 80097fa:	e03b      	b.n	8009874 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2202      	movs	r2, #2
 8009800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68da      	ldr	r2, [r3, #12]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f042 0201 	orr.w	r2, r2, #1
 8009812:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a19      	ldr	r2, [pc, #100]	; (8009880 <HAL_TIM_Base_Start_IT+0x9c>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d009      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x4e>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009826:	d004      	beq.n	8009832 <HAL_TIM_Base_Start_IT+0x4e>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a15      	ldr	r2, [pc, #84]	; (8009884 <HAL_TIM_Base_Start_IT+0xa0>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d115      	bne.n	800985e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	689a      	ldr	r2, [r3, #8]
 8009838:	4b13      	ldr	r3, [pc, #76]	; (8009888 <HAL_TIM_Base_Start_IT+0xa4>)
 800983a:	4013      	ands	r3, r2
 800983c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2b06      	cmp	r3, #6
 8009842:	d015      	beq.n	8009870 <HAL_TIM_Base_Start_IT+0x8c>
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800984a:	d011      	beq.n	8009870 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f042 0201 	orr.w	r2, r2, #1
 800985a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800985c:	e008      	b.n	8009870 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f042 0201 	orr.w	r2, r2, #1
 800986c:	601a      	str	r2, [r3, #0]
 800986e:	e000      	b.n	8009872 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009870:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	3714      	adds	r7, #20
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	40012c00 	.word	0x40012c00
 8009884:	40014000 	.word	0x40014000
 8009888:	00010007 	.word	0x00010007

0800988c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	691b      	ldr	r3, [r3, #16]
 800989a:	f003 0302 	and.w	r3, r3, #2
 800989e:	2b02      	cmp	r3, #2
 80098a0:	d122      	bne.n	80098e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	68db      	ldr	r3, [r3, #12]
 80098a8:	f003 0302 	and.w	r3, r3, #2
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	d11b      	bne.n	80098e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f06f 0202 	mvn.w	r2, #2
 80098b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2201      	movs	r2, #1
 80098be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	699b      	ldr	r3, [r3, #24]
 80098c6:	f003 0303 	and.w	r3, r3, #3
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d003      	beq.n	80098d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 f9ce 	bl	8009c70 <HAL_TIM_IC_CaptureCallback>
 80098d4:	e005      	b.n	80098e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f000 f9c0 	bl	8009c5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 f9d1 	bl	8009c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2200      	movs	r2, #0
 80098e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	691b      	ldr	r3, [r3, #16]
 80098ee:	f003 0304 	and.w	r3, r3, #4
 80098f2:	2b04      	cmp	r3, #4
 80098f4:	d122      	bne.n	800993c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	f003 0304 	and.w	r3, r3, #4
 8009900:	2b04      	cmp	r3, #4
 8009902:	d11b      	bne.n	800993c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f06f 0204 	mvn.w	r2, #4
 800990c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2202      	movs	r2, #2
 8009912:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800991e:	2b00      	cmp	r3, #0
 8009920:	d003      	beq.n	800992a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f9a4 	bl	8009c70 <HAL_TIM_IC_CaptureCallback>
 8009928:	e005      	b.n	8009936 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 f996 	bl	8009c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 f9a7 	bl	8009c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2200      	movs	r2, #0
 800993a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	691b      	ldr	r3, [r3, #16]
 8009942:	f003 0308 	and.w	r3, r3, #8
 8009946:	2b08      	cmp	r3, #8
 8009948:	d122      	bne.n	8009990 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	68db      	ldr	r3, [r3, #12]
 8009950:	f003 0308 	and.w	r3, r3, #8
 8009954:	2b08      	cmp	r3, #8
 8009956:	d11b      	bne.n	8009990 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f06f 0208 	mvn.w	r2, #8
 8009960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2204      	movs	r2, #4
 8009966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	69db      	ldr	r3, [r3, #28]
 800996e:	f003 0303 	and.w	r3, r3, #3
 8009972:	2b00      	cmp	r3, #0
 8009974:	d003      	beq.n	800997e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f000 f97a 	bl	8009c70 <HAL_TIM_IC_CaptureCallback>
 800997c:	e005      	b.n	800998a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f000 f96c 	bl	8009c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 f97d 	bl	8009c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	691b      	ldr	r3, [r3, #16]
 8009996:	f003 0310 	and.w	r3, r3, #16
 800999a:	2b10      	cmp	r3, #16
 800999c:	d122      	bne.n	80099e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	68db      	ldr	r3, [r3, #12]
 80099a4:	f003 0310 	and.w	r3, r3, #16
 80099a8:	2b10      	cmp	r3, #16
 80099aa:	d11b      	bne.n	80099e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f06f 0210 	mvn.w	r2, #16
 80099b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2208      	movs	r2, #8
 80099ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	69db      	ldr	r3, [r3, #28]
 80099c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d003      	beq.n	80099d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 f950 	bl	8009c70 <HAL_TIM_IC_CaptureCallback>
 80099d0:	e005      	b.n	80099de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099d2:	6878      	ldr	r0, [r7, #4]
 80099d4:	f000 f942 	bl	8009c5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 f953 	bl	8009c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2200      	movs	r2, #0
 80099e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	f003 0301 	and.w	r3, r3, #1
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d10e      	bne.n	8009a10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	68db      	ldr	r3, [r3, #12]
 80099f8:	f003 0301 	and.w	r3, r3, #1
 80099fc:	2b01      	cmp	r3, #1
 80099fe:	d107      	bne.n	8009a10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f06f 0201 	mvn.w	r2, #1
 8009a08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f7fa ff6e 	bl	80048ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	691b      	ldr	r3, [r3, #16]
 8009a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a1a:	2b80      	cmp	r3, #128	; 0x80
 8009a1c:	d10e      	bne.n	8009a3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a28:	2b80      	cmp	r3, #128	; 0x80
 8009a2a:	d107      	bne.n	8009a3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 faa6 	bl	8009f88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a4a:	d10e      	bne.n	8009a6a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a56:	2b80      	cmp	r3, #128	; 0x80
 8009a58:	d107      	bne.n	8009a6a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 fa99 	bl	8009f9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a74:	2b40      	cmp	r3, #64	; 0x40
 8009a76:	d10e      	bne.n	8009a96 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	68db      	ldr	r3, [r3, #12]
 8009a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a82:	2b40      	cmp	r3, #64	; 0x40
 8009a84:	d107      	bne.n	8009a96 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009a8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 f901 	bl	8009c98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	f003 0320 	and.w	r3, r3, #32
 8009aa0:	2b20      	cmp	r3, #32
 8009aa2:	d10e      	bne.n	8009ac2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	68db      	ldr	r3, [r3, #12]
 8009aaa:	f003 0320 	and.w	r3, r3, #32
 8009aae:	2b20      	cmp	r3, #32
 8009ab0:	d107      	bne.n	8009ac2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	f06f 0220 	mvn.w	r2, #32
 8009aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fa59 	bl	8009f74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009ac2:	bf00      	nop
 8009ac4:	3708      	adds	r7, #8
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}

08009aca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009aca:	b580      	push	{r7, lr}
 8009acc:	b084      	sub	sp, #16
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
 8009ad2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d101      	bne.n	8009ae6 <HAL_TIM_ConfigClockSource+0x1c>
 8009ae2:	2302      	movs	r3, #2
 8009ae4:	e0b6      	b.n	8009c54 <HAL_TIM_ConfigClockSource+0x18a>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2201      	movs	r2, #1
 8009aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2202      	movs	r2, #2
 8009af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b04:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009b08:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b10:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68ba      	ldr	r2, [r7, #8]
 8009b18:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b22:	d03e      	beq.n	8009ba2 <HAL_TIM_ConfigClockSource+0xd8>
 8009b24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b28:	f200 8087 	bhi.w	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b30:	f000 8086 	beq.w	8009c40 <HAL_TIM_ConfigClockSource+0x176>
 8009b34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b38:	d87f      	bhi.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b3a:	2b70      	cmp	r3, #112	; 0x70
 8009b3c:	d01a      	beq.n	8009b74 <HAL_TIM_ConfigClockSource+0xaa>
 8009b3e:	2b70      	cmp	r3, #112	; 0x70
 8009b40:	d87b      	bhi.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b42:	2b60      	cmp	r3, #96	; 0x60
 8009b44:	d050      	beq.n	8009be8 <HAL_TIM_ConfigClockSource+0x11e>
 8009b46:	2b60      	cmp	r3, #96	; 0x60
 8009b48:	d877      	bhi.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b4a:	2b50      	cmp	r3, #80	; 0x50
 8009b4c:	d03c      	beq.n	8009bc8 <HAL_TIM_ConfigClockSource+0xfe>
 8009b4e:	2b50      	cmp	r3, #80	; 0x50
 8009b50:	d873      	bhi.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b52:	2b40      	cmp	r3, #64	; 0x40
 8009b54:	d058      	beq.n	8009c08 <HAL_TIM_ConfigClockSource+0x13e>
 8009b56:	2b40      	cmp	r3, #64	; 0x40
 8009b58:	d86f      	bhi.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b5a:	2b30      	cmp	r3, #48	; 0x30
 8009b5c:	d064      	beq.n	8009c28 <HAL_TIM_ConfigClockSource+0x15e>
 8009b5e:	2b30      	cmp	r3, #48	; 0x30
 8009b60:	d86b      	bhi.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b62:	2b20      	cmp	r3, #32
 8009b64:	d060      	beq.n	8009c28 <HAL_TIM_ConfigClockSource+0x15e>
 8009b66:	2b20      	cmp	r3, #32
 8009b68:	d867      	bhi.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d05c      	beq.n	8009c28 <HAL_TIM_ConfigClockSource+0x15e>
 8009b6e:	2b10      	cmp	r3, #16
 8009b70:	d05a      	beq.n	8009c28 <HAL_TIM_ConfigClockSource+0x15e>
 8009b72:	e062      	b.n	8009c3a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6818      	ldr	r0, [r3, #0]
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	6899      	ldr	r1, [r3, #8]
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	685a      	ldr	r2, [r3, #4]
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	f000 f970 	bl	8009e68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	689b      	ldr	r3, [r3, #8]
 8009b8e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009b96:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	68ba      	ldr	r2, [r7, #8]
 8009b9e:	609a      	str	r2, [r3, #8]
      break;
 8009ba0:	e04f      	b.n	8009c42 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6818      	ldr	r0, [r3, #0]
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	6899      	ldr	r1, [r3, #8]
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	68db      	ldr	r3, [r3, #12]
 8009bb2:	f000 f959 	bl	8009e68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	689a      	ldr	r2, [r3, #8]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009bc4:	609a      	str	r2, [r3, #8]
      break;
 8009bc6:	e03c      	b.n	8009c42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6818      	ldr	r0, [r3, #0]
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	6859      	ldr	r1, [r3, #4]
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	68db      	ldr	r3, [r3, #12]
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	f000 f8cd 	bl	8009d74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2150      	movs	r1, #80	; 0x50
 8009be0:	4618      	mov	r0, r3
 8009be2:	f000 f926 	bl	8009e32 <TIM_ITRx_SetConfig>
      break;
 8009be6:	e02c      	b.n	8009c42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6818      	ldr	r0, [r3, #0]
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	6859      	ldr	r1, [r3, #4]
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	68db      	ldr	r3, [r3, #12]
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	f000 f8ec 	bl	8009dd2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2160      	movs	r1, #96	; 0x60
 8009c00:	4618      	mov	r0, r3
 8009c02:	f000 f916 	bl	8009e32 <TIM_ITRx_SetConfig>
      break;
 8009c06:	e01c      	b.n	8009c42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6818      	ldr	r0, [r3, #0]
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	6859      	ldr	r1, [r3, #4]
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	461a      	mov	r2, r3
 8009c16:	f000 f8ad 	bl	8009d74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	2140      	movs	r1, #64	; 0x40
 8009c20:	4618      	mov	r0, r3
 8009c22:	f000 f906 	bl	8009e32 <TIM_ITRx_SetConfig>
      break;
 8009c26:	e00c      	b.n	8009c42 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4619      	mov	r1, r3
 8009c32:	4610      	mov	r0, r2
 8009c34:	f000 f8fd 	bl	8009e32 <TIM_ITRx_SetConfig>
      break;
 8009c38:	e003      	b.n	8009c42 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	73fb      	strb	r3, [r7, #15]
      break;
 8009c3e:	e000      	b.n	8009c42 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009c40:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3710      	adds	r7, #16
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bd80      	pop	{r7, pc}

08009c5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c5c:	b480      	push	{r7}
 8009c5e:	b083      	sub	sp, #12
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c64:	bf00      	nop
 8009c66:	370c      	adds	r7, #12
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr

08009c70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c70:	b480      	push	{r7}
 8009c72:	b083      	sub	sp, #12
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c78:	bf00      	nop
 8009c7a:	370c      	adds	r7, #12
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b083      	sub	sp, #12
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009c8c:	bf00      	nop
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ca0:	bf00      	nop
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	4a2a      	ldr	r2, [pc, #168]	; (8009d68 <TIM_Base_SetConfig+0xbc>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d003      	beq.n	8009ccc <TIM_Base_SetConfig+0x20>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cca:	d108      	bne.n	8009cde <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	685b      	ldr	r3, [r3, #4]
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	4a21      	ldr	r2, [pc, #132]	; (8009d68 <TIM_Base_SetConfig+0xbc>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d00b      	beq.n	8009cfe <TIM_Base_SetConfig+0x52>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cec:	d007      	beq.n	8009cfe <TIM_Base_SetConfig+0x52>
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	4a1e      	ldr	r2, [pc, #120]	; (8009d6c <TIM_Base_SetConfig+0xc0>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d003      	beq.n	8009cfe <TIM_Base_SetConfig+0x52>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	4a1d      	ldr	r2, [pc, #116]	; (8009d70 <TIM_Base_SetConfig+0xc4>)
 8009cfa:	4293      	cmp	r3, r2
 8009cfc:	d108      	bne.n	8009d10 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	68db      	ldr	r3, [r3, #12]
 8009d0a:	68fa      	ldr	r2, [r7, #12]
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	689a      	ldr	r2, [r3, #8]
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	4a0c      	ldr	r2, [pc, #48]	; (8009d68 <TIM_Base_SetConfig+0xbc>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d007      	beq.n	8009d4c <TIM_Base_SetConfig+0xa0>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	4a0b      	ldr	r2, [pc, #44]	; (8009d6c <TIM_Base_SetConfig+0xc0>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d003      	beq.n	8009d4c <TIM_Base_SetConfig+0xa0>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	4a0a      	ldr	r2, [pc, #40]	; (8009d70 <TIM_Base_SetConfig+0xc4>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d103      	bne.n	8009d54 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	691a      	ldr	r2, [r3, #16]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	615a      	str	r2, [r3, #20]
}
 8009d5a:	bf00      	nop
 8009d5c:	3714      	adds	r7, #20
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr
 8009d66:	bf00      	nop
 8009d68:	40012c00 	.word	0x40012c00
 8009d6c:	40014000 	.word	0x40014000
 8009d70:	40014400 	.word	0x40014400

08009d74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b087      	sub	sp, #28
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6a1b      	ldr	r3, [r3, #32]
 8009d84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	6a1b      	ldr	r3, [r3, #32]
 8009d8a:	f023 0201 	bic.w	r2, r3, #1
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	011b      	lsls	r3, r3, #4
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	4313      	orrs	r3, r2
 8009da8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	f023 030a 	bic.w	r3, r3, #10
 8009db0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009db2:	697a      	ldr	r2, [r7, #20]
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	693a      	ldr	r2, [r7, #16]
 8009dbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	697a      	ldr	r2, [r7, #20]
 8009dc4:	621a      	str	r2, [r3, #32]
}
 8009dc6:	bf00      	nop
 8009dc8:	371c      	adds	r7, #28
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr

08009dd2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009dd2:	b480      	push	{r7}
 8009dd4:	b087      	sub	sp, #28
 8009dd6:	af00      	add	r7, sp, #0
 8009dd8:	60f8      	str	r0, [r7, #12]
 8009dda:	60b9      	str	r1, [r7, #8]
 8009ddc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6a1b      	ldr	r3, [r3, #32]
 8009de2:	f023 0210 	bic.w	r2, r3, #16
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	699b      	ldr	r3, [r3, #24]
 8009dee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6a1b      	ldr	r3, [r3, #32]
 8009df4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009dfc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	031b      	lsls	r3, r3, #12
 8009e02:	697a      	ldr	r2, [r7, #20]
 8009e04:	4313      	orrs	r3, r2
 8009e06:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009e0e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	011b      	lsls	r3, r3, #4
 8009e14:	693a      	ldr	r2, [r7, #16]
 8009e16:	4313      	orrs	r3, r2
 8009e18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	697a      	ldr	r2, [r7, #20]
 8009e1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	693a      	ldr	r2, [r7, #16]
 8009e24:	621a      	str	r2, [r3, #32]
}
 8009e26:	bf00      	nop
 8009e28:	371c      	adds	r7, #28
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e30:	4770      	bx	lr

08009e32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e32:	b480      	push	{r7}
 8009e34:	b085      	sub	sp, #20
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	6078      	str	r0, [r7, #4]
 8009e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	689b      	ldr	r3, [r3, #8]
 8009e40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e4a:	683a      	ldr	r2, [r7, #0]
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	f043 0307 	orr.w	r3, r3, #7
 8009e54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	68fa      	ldr	r2, [r7, #12]
 8009e5a:	609a      	str	r2, [r3, #8]
}
 8009e5c:	bf00      	nop
 8009e5e:	3714      	adds	r7, #20
 8009e60:	46bd      	mov	sp, r7
 8009e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e66:	4770      	bx	lr

08009e68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b087      	sub	sp, #28
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	60f8      	str	r0, [r7, #12]
 8009e70:	60b9      	str	r1, [r7, #8]
 8009e72:	607a      	str	r2, [r7, #4]
 8009e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	689b      	ldr	r3, [r3, #8]
 8009e7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	021a      	lsls	r2, r3, #8
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	431a      	orrs	r2, r3
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	4313      	orrs	r3, r2
 8009e90:	697a      	ldr	r2, [r7, #20]
 8009e92:	4313      	orrs	r3, r2
 8009e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	697a      	ldr	r2, [r7, #20]
 8009e9a:	609a      	str	r2, [r3, #8]
}
 8009e9c:	bf00      	nop
 8009e9e:	371c      	adds	r7, #28
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr

08009ea8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
 8009eb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d101      	bne.n	8009ec0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009ebc:	2302      	movs	r3, #2
 8009ebe:	e04f      	b.n	8009f60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2202      	movs	r2, #2
 8009ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a21      	ldr	r2, [pc, #132]	; (8009f6c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d108      	bne.n	8009efc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009ef0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	68fa      	ldr	r2, [r7, #12]
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	68fa      	ldr	r2, [r7, #12]
 8009f14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a14      	ldr	r2, [pc, #80]	; (8009f6c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d009      	beq.n	8009f34 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f28:	d004      	beq.n	8009f34 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a10      	ldr	r2, [pc, #64]	; (8009f70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d10c      	bne.n	8009f4e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	689b      	ldr	r3, [r3, #8]
 8009f40:	68ba      	ldr	r2, [r7, #8]
 8009f42:	4313      	orrs	r3, r2
 8009f44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	68ba      	ldr	r2, [r7, #8]
 8009f4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2200      	movs	r2, #0
 8009f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f5e:	2300      	movs	r3, #0
}
 8009f60:	4618      	mov	r0, r3
 8009f62:	3714      	adds	r7, #20
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr
 8009f6c:	40012c00 	.word	0x40012c00
 8009f70:	40014000 	.word	0x40014000

08009f74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b083      	sub	sp, #12
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f7c:	bf00      	nop
 8009f7e:	370c      	adds	r7, #12
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b083      	sub	sp, #12
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f90:	bf00      	nop
 8009f92:	370c      	adds	r7, #12
 8009f94:	46bd      	mov	sp, r7
 8009f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9a:	4770      	bx	lr

08009f9c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b083      	sub	sp, #12
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009fa4:	bf00      	nop
 8009fa6:	370c      	adds	r7, #12
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fae:	4770      	bx	lr

08009fb0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b082      	sub	sp, #8
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d101      	bne.n	8009fc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009fbe:	2301      	movs	r3, #1
 8009fc0:	e040      	b.n	800a044 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d106      	bne.n	8009fd8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f7fa feae 	bl	8004d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2224      	movs	r2, #36	; 0x24
 8009fdc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	681a      	ldr	r2, [r3, #0]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f022 0201 	bic.w	r2, r2, #1
 8009fec:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 f8c0 	bl	800a174 <UART_SetConfig>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d101      	bne.n	8009ffe <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	e022      	b.n	800a044 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a002:	2b00      	cmp	r3, #0
 800a004:	d002      	beq.n	800a00c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f000 fae0 	bl	800a5cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685a      	ldr	r2, [r3, #4]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a01a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	689a      	ldr	r2, [r3, #8]
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a02a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	681a      	ldr	r2, [r3, #0]
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f042 0201 	orr.w	r2, r2, #1
 800a03a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 fb67 	bl	800a710 <UART_CheckIdleState>
 800a042:	4603      	mov	r3, r0
}
 800a044:	4618      	mov	r0, r3
 800a046:	3708      	adds	r7, #8
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}

0800a04c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b08a      	sub	sp, #40	; 0x28
 800a050:	af02      	add	r7, sp, #8
 800a052:	60f8      	str	r0, [r7, #12]
 800a054:	60b9      	str	r1, [r7, #8]
 800a056:	603b      	str	r3, [r7, #0]
 800a058:	4613      	mov	r3, r2
 800a05a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a060:	2b20      	cmp	r3, #32
 800a062:	f040 8082 	bne.w	800a16a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d002      	beq.n	800a072 <HAL_UART_Transmit+0x26>
 800a06c:	88fb      	ldrh	r3, [r7, #6]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d101      	bne.n	800a076 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a072:	2301      	movs	r3, #1
 800a074:	e07a      	b.n	800a16c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d101      	bne.n	800a084 <HAL_UART_Transmit+0x38>
 800a080:	2302      	movs	r3, #2
 800a082:	e073      	b.n	800a16c <HAL_UART_Transmit+0x120>
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	2201      	movs	r2, #1
 800a088:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2200      	movs	r2, #0
 800a090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	2221      	movs	r2, #33	; 0x21
 800a098:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a09a:	f7fb f80d 	bl	80050b8 <HAL_GetTick>
 800a09e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	88fa      	ldrh	r2, [r7, #6]
 800a0a4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	88fa      	ldrh	r2, [r7, #6]
 800a0ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	689b      	ldr	r3, [r3, #8]
 800a0b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0b8:	d108      	bne.n	800a0cc <HAL_UART_Transmit+0x80>
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	691b      	ldr	r3, [r3, #16]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d104      	bne.n	800a0cc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	61bb      	str	r3, [r7, #24]
 800a0ca:	e003      	b.n	800a0d4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800a0dc:	e02d      	b.n	800a13a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	9300      	str	r3, [sp, #0]
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	2180      	movs	r1, #128	; 0x80
 800a0e8:	68f8      	ldr	r0, [r7, #12]
 800a0ea:	f000 fb5a 	bl	800a7a2 <UART_WaitOnFlagUntilTimeout>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d001      	beq.n	800a0f8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800a0f4:	2303      	movs	r3, #3
 800a0f6:	e039      	b.n	800a16c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d10b      	bne.n	800a116 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a0fe:	69bb      	ldr	r3, [r7, #24]
 800a100:	881a      	ldrh	r2, [r3, #0]
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a10a:	b292      	uxth	r2, r2
 800a10c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	3302      	adds	r3, #2
 800a112:	61bb      	str	r3, [r7, #24]
 800a114:	e008      	b.n	800a128 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a116:	69fb      	ldr	r3, [r7, #28]
 800a118:	781a      	ldrb	r2, [r3, #0]
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	b292      	uxth	r2, r2
 800a120:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	3301      	adds	r3, #1
 800a126:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a12e:	b29b      	uxth	r3, r3
 800a130:	3b01      	subs	r3, #1
 800a132:	b29a      	uxth	r2, r3
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a140:	b29b      	uxth	r3, r3
 800a142:	2b00      	cmp	r3, #0
 800a144:	d1cb      	bne.n	800a0de <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	9300      	str	r3, [sp, #0]
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	2200      	movs	r2, #0
 800a14e:	2140      	movs	r1, #64	; 0x40
 800a150:	68f8      	ldr	r0, [r7, #12]
 800a152:	f000 fb26 	bl	800a7a2 <UART_WaitOnFlagUntilTimeout>
 800a156:	4603      	mov	r3, r0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d001      	beq.n	800a160 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800a15c:	2303      	movs	r3, #3
 800a15e:	e005      	b.n	800a16c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2220      	movs	r2, #32
 800a164:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800a166:	2300      	movs	r3, #0
 800a168:	e000      	b.n	800a16c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800a16a:	2302      	movs	r3, #2
  }
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3720      	adds	r7, #32
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}

0800a174 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a178:	b08a      	sub	sp, #40	; 0x28
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a17e:	2300      	movs	r3, #0
 800a180:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	689a      	ldr	r2, [r3, #8]
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	431a      	orrs	r2, r3
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	695b      	ldr	r3, [r3, #20]
 800a192:	431a      	orrs	r2, r3
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	69db      	ldr	r3, [r3, #28]
 800a198:	4313      	orrs	r3, r2
 800a19a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	681a      	ldr	r2, [r3, #0]
 800a1a2:	4bb4      	ldr	r3, [pc, #720]	; (800a474 <UART_SetConfig+0x300>)
 800a1a4:	4013      	ands	r3, r2
 800a1a6:	68fa      	ldr	r2, [r7, #12]
 800a1a8:	6812      	ldr	r2, [r2, #0]
 800a1aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a1ac:	430b      	orrs	r3, r1
 800a1ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	68da      	ldr	r2, [r3, #12]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	699b      	ldr	r3, [r3, #24]
 800a1ca:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4aa9      	ldr	r2, [pc, #676]	; (800a478 <UART_SetConfig+0x304>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d004      	beq.n	800a1e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	6a1b      	ldr	r3, [r3, #32]
 800a1da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	689b      	ldr	r3, [r3, #8]
 800a1e6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1f0:	430a      	orrs	r2, r1
 800a1f2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	4aa0      	ldr	r2, [pc, #640]	; (800a47c <UART_SetConfig+0x308>)
 800a1fa:	4293      	cmp	r3, r2
 800a1fc:	d126      	bne.n	800a24c <UART_SetConfig+0xd8>
 800a1fe:	4ba0      	ldr	r3, [pc, #640]	; (800a480 <UART_SetConfig+0x30c>)
 800a200:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a204:	f003 0303 	and.w	r3, r3, #3
 800a208:	2b03      	cmp	r3, #3
 800a20a:	d81b      	bhi.n	800a244 <UART_SetConfig+0xd0>
 800a20c:	a201      	add	r2, pc, #4	; (adr r2, 800a214 <UART_SetConfig+0xa0>)
 800a20e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a212:	bf00      	nop
 800a214:	0800a225 	.word	0x0800a225
 800a218:	0800a235 	.word	0x0800a235
 800a21c:	0800a22d 	.word	0x0800a22d
 800a220:	0800a23d 	.word	0x0800a23d
 800a224:	2301      	movs	r3, #1
 800a226:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a22a:	e080      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a22c:	2302      	movs	r3, #2
 800a22e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a232:	e07c      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a234:	2304      	movs	r3, #4
 800a236:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a23a:	e078      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a23c:	2308      	movs	r3, #8
 800a23e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a242:	e074      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a244:	2310      	movs	r3, #16
 800a246:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a24a:	e070      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a8c      	ldr	r2, [pc, #560]	; (800a484 <UART_SetConfig+0x310>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d138      	bne.n	800a2c8 <UART_SetConfig+0x154>
 800a256:	4b8a      	ldr	r3, [pc, #552]	; (800a480 <UART_SetConfig+0x30c>)
 800a258:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a25c:	f003 030c 	and.w	r3, r3, #12
 800a260:	2b0c      	cmp	r3, #12
 800a262:	d82d      	bhi.n	800a2c0 <UART_SetConfig+0x14c>
 800a264:	a201      	add	r2, pc, #4	; (adr r2, 800a26c <UART_SetConfig+0xf8>)
 800a266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a26a:	bf00      	nop
 800a26c:	0800a2a1 	.word	0x0800a2a1
 800a270:	0800a2c1 	.word	0x0800a2c1
 800a274:	0800a2c1 	.word	0x0800a2c1
 800a278:	0800a2c1 	.word	0x0800a2c1
 800a27c:	0800a2b1 	.word	0x0800a2b1
 800a280:	0800a2c1 	.word	0x0800a2c1
 800a284:	0800a2c1 	.word	0x0800a2c1
 800a288:	0800a2c1 	.word	0x0800a2c1
 800a28c:	0800a2a9 	.word	0x0800a2a9
 800a290:	0800a2c1 	.word	0x0800a2c1
 800a294:	0800a2c1 	.word	0x0800a2c1
 800a298:	0800a2c1 	.word	0x0800a2c1
 800a29c:	0800a2b9 	.word	0x0800a2b9
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2a6:	e042      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a2a8:	2302      	movs	r3, #2
 800a2aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2ae:	e03e      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a2b0:	2304      	movs	r3, #4
 800a2b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2b6:	e03a      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a2b8:	2308      	movs	r3, #8
 800a2ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2be:	e036      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a2c0:	2310      	movs	r3, #16
 800a2c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a2c6:	e032      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a6a      	ldr	r2, [pc, #424]	; (800a478 <UART_SetConfig+0x304>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d12a      	bne.n	800a328 <UART_SetConfig+0x1b4>
 800a2d2:	4b6b      	ldr	r3, [pc, #428]	; (800a480 <UART_SetConfig+0x30c>)
 800a2d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a2dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a2e0:	d01a      	beq.n	800a318 <UART_SetConfig+0x1a4>
 800a2e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a2e6:	d81b      	bhi.n	800a320 <UART_SetConfig+0x1ac>
 800a2e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a2ec:	d00c      	beq.n	800a308 <UART_SetConfig+0x194>
 800a2ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a2f2:	d815      	bhi.n	800a320 <UART_SetConfig+0x1ac>
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d003      	beq.n	800a300 <UART_SetConfig+0x18c>
 800a2f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2fc:	d008      	beq.n	800a310 <UART_SetConfig+0x19c>
 800a2fe:	e00f      	b.n	800a320 <UART_SetConfig+0x1ac>
 800a300:	2300      	movs	r3, #0
 800a302:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a306:	e012      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a308:	2302      	movs	r3, #2
 800a30a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a30e:	e00e      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a310:	2304      	movs	r3, #4
 800a312:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a316:	e00a      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a318:	2308      	movs	r3, #8
 800a31a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a31e:	e006      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a320:	2310      	movs	r3, #16
 800a322:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a326:	e002      	b.n	800a32e <UART_SetConfig+0x1ba>
 800a328:	2310      	movs	r3, #16
 800a32a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a51      	ldr	r2, [pc, #324]	; (800a478 <UART_SetConfig+0x304>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d17a      	bne.n	800a42e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a338:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a33c:	2b08      	cmp	r3, #8
 800a33e:	d824      	bhi.n	800a38a <UART_SetConfig+0x216>
 800a340:	a201      	add	r2, pc, #4	; (adr r2, 800a348 <UART_SetConfig+0x1d4>)
 800a342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a346:	bf00      	nop
 800a348:	0800a36d 	.word	0x0800a36d
 800a34c:	0800a38b 	.word	0x0800a38b
 800a350:	0800a375 	.word	0x0800a375
 800a354:	0800a38b 	.word	0x0800a38b
 800a358:	0800a37b 	.word	0x0800a37b
 800a35c:	0800a38b 	.word	0x0800a38b
 800a360:	0800a38b 	.word	0x0800a38b
 800a364:	0800a38b 	.word	0x0800a38b
 800a368:	0800a383 	.word	0x0800a383
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a36c:	f7fe fde0 	bl	8008f30 <HAL_RCC_GetPCLK1Freq>
 800a370:	61f8      	str	r0, [r7, #28]
        break;
 800a372:	e010      	b.n	800a396 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a374:	4b44      	ldr	r3, [pc, #272]	; (800a488 <UART_SetConfig+0x314>)
 800a376:	61fb      	str	r3, [r7, #28]
        break;
 800a378:	e00d      	b.n	800a396 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a37a:	f7fe fd41 	bl	8008e00 <HAL_RCC_GetSysClockFreq>
 800a37e:	61f8      	str	r0, [r7, #28]
        break;
 800a380:	e009      	b.n	800a396 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a382:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a386:	61fb      	str	r3, [r7, #28]
        break;
 800a388:	e005      	b.n	800a396 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800a38a:	2300      	movs	r3, #0
 800a38c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a394:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a396:	69fb      	ldr	r3, [r7, #28]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	f000 8107 	beq.w	800a5ac <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	685a      	ldr	r2, [r3, #4]
 800a3a2:	4613      	mov	r3, r2
 800a3a4:	005b      	lsls	r3, r3, #1
 800a3a6:	4413      	add	r3, r2
 800a3a8:	69fa      	ldr	r2, [r7, #28]
 800a3aa:	429a      	cmp	r2, r3
 800a3ac:	d305      	bcc.n	800a3ba <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	685b      	ldr	r3, [r3, #4]
 800a3b2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a3b4:	69fa      	ldr	r2, [r7, #28]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d903      	bls.n	800a3c2 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a3c0:	e0f4      	b.n	800a5ac <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a3c2:	69fb      	ldr	r3, [r7, #28]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	461c      	mov	r4, r3
 800a3c8:	4615      	mov	r5, r2
 800a3ca:	f04f 0200 	mov.w	r2, #0
 800a3ce:	f04f 0300 	mov.w	r3, #0
 800a3d2:	022b      	lsls	r3, r5, #8
 800a3d4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a3d8:	0222      	lsls	r2, r4, #8
 800a3da:	68f9      	ldr	r1, [r7, #12]
 800a3dc:	6849      	ldr	r1, [r1, #4]
 800a3de:	0849      	lsrs	r1, r1, #1
 800a3e0:	2000      	movs	r0, #0
 800a3e2:	4688      	mov	r8, r1
 800a3e4:	4681      	mov	r9, r0
 800a3e6:	eb12 0a08 	adds.w	sl, r2, r8
 800a3ea:	eb43 0b09 	adc.w	fp, r3, r9
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	603b      	str	r3, [r7, #0]
 800a3f6:	607a      	str	r2, [r7, #4]
 800a3f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3fc:	4650      	mov	r0, sl
 800a3fe:	4659      	mov	r1, fp
 800a400:	f7f6 fc0c 	bl	8000c1c <__aeabi_uldivmod>
 800a404:	4602      	mov	r2, r0
 800a406:	460b      	mov	r3, r1
 800a408:	4613      	mov	r3, r2
 800a40a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a40c:	69bb      	ldr	r3, [r7, #24]
 800a40e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a412:	d308      	bcc.n	800a426 <UART_SetConfig+0x2b2>
 800a414:	69bb      	ldr	r3, [r7, #24]
 800a416:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a41a:	d204      	bcs.n	800a426 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	69ba      	ldr	r2, [r7, #24]
 800a422:	60da      	str	r2, [r3, #12]
 800a424:	e0c2      	b.n	800a5ac <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a42c:	e0be      	b.n	800a5ac <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	69db      	ldr	r3, [r3, #28]
 800a432:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a436:	d16a      	bne.n	800a50e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800a438:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a43c:	2b08      	cmp	r3, #8
 800a43e:	d834      	bhi.n	800a4aa <UART_SetConfig+0x336>
 800a440:	a201      	add	r2, pc, #4	; (adr r2, 800a448 <UART_SetConfig+0x2d4>)
 800a442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a446:	bf00      	nop
 800a448:	0800a46d 	.word	0x0800a46d
 800a44c:	0800a48d 	.word	0x0800a48d
 800a450:	0800a495 	.word	0x0800a495
 800a454:	0800a4ab 	.word	0x0800a4ab
 800a458:	0800a49b 	.word	0x0800a49b
 800a45c:	0800a4ab 	.word	0x0800a4ab
 800a460:	0800a4ab 	.word	0x0800a4ab
 800a464:	0800a4ab 	.word	0x0800a4ab
 800a468:	0800a4a3 	.word	0x0800a4a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a46c:	f7fe fd60 	bl	8008f30 <HAL_RCC_GetPCLK1Freq>
 800a470:	61f8      	str	r0, [r7, #28]
        break;
 800a472:	e020      	b.n	800a4b6 <UART_SetConfig+0x342>
 800a474:	efff69f3 	.word	0xefff69f3
 800a478:	40008000 	.word	0x40008000
 800a47c:	40013800 	.word	0x40013800
 800a480:	40021000 	.word	0x40021000
 800a484:	40004400 	.word	0x40004400
 800a488:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a48c:	f7fe fd66 	bl	8008f5c <HAL_RCC_GetPCLK2Freq>
 800a490:	61f8      	str	r0, [r7, #28]
        break;
 800a492:	e010      	b.n	800a4b6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a494:	4b4c      	ldr	r3, [pc, #304]	; (800a5c8 <UART_SetConfig+0x454>)
 800a496:	61fb      	str	r3, [r7, #28]
        break;
 800a498:	e00d      	b.n	800a4b6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a49a:	f7fe fcb1 	bl	8008e00 <HAL_RCC_GetSysClockFreq>
 800a49e:	61f8      	str	r0, [r7, #28]
        break;
 800a4a0:	e009      	b.n	800a4b6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4a6:	61fb      	str	r3, [r7, #28]
        break;
 800a4a8:	e005      	b.n	800a4b6 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a4b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a4b6:	69fb      	ldr	r3, [r7, #28]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d077      	beq.n	800a5ac <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a4bc:	69fb      	ldr	r3, [r7, #28]
 800a4be:	005a      	lsls	r2, r3, #1
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	085b      	lsrs	r3, r3, #1
 800a4c6:	441a      	add	r2, r3
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	685b      	ldr	r3, [r3, #4]
 800a4cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4d0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	2b0f      	cmp	r3, #15
 800a4d6:	d916      	bls.n	800a506 <UART_SetConfig+0x392>
 800a4d8:	69bb      	ldr	r3, [r7, #24]
 800a4da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4de:	d212      	bcs.n	800a506 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a4e0:	69bb      	ldr	r3, [r7, #24]
 800a4e2:	b29b      	uxth	r3, r3
 800a4e4:	f023 030f 	bic.w	r3, r3, #15
 800a4e8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a4ea:	69bb      	ldr	r3, [r7, #24]
 800a4ec:	085b      	lsrs	r3, r3, #1
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	f003 0307 	and.w	r3, r3, #7
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	8afb      	ldrh	r3, [r7, #22]
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	8afa      	ldrh	r2, [r7, #22]
 800a502:	60da      	str	r2, [r3, #12]
 800a504:	e052      	b.n	800a5ac <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800a506:	2301      	movs	r3, #1
 800a508:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a50c:	e04e      	b.n	800a5ac <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a50e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a512:	2b08      	cmp	r3, #8
 800a514:	d827      	bhi.n	800a566 <UART_SetConfig+0x3f2>
 800a516:	a201      	add	r2, pc, #4	; (adr r2, 800a51c <UART_SetConfig+0x3a8>)
 800a518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a51c:	0800a541 	.word	0x0800a541
 800a520:	0800a549 	.word	0x0800a549
 800a524:	0800a551 	.word	0x0800a551
 800a528:	0800a567 	.word	0x0800a567
 800a52c:	0800a557 	.word	0x0800a557
 800a530:	0800a567 	.word	0x0800a567
 800a534:	0800a567 	.word	0x0800a567
 800a538:	0800a567 	.word	0x0800a567
 800a53c:	0800a55f 	.word	0x0800a55f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a540:	f7fe fcf6 	bl	8008f30 <HAL_RCC_GetPCLK1Freq>
 800a544:	61f8      	str	r0, [r7, #28]
        break;
 800a546:	e014      	b.n	800a572 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a548:	f7fe fd08 	bl	8008f5c <HAL_RCC_GetPCLK2Freq>
 800a54c:	61f8      	str	r0, [r7, #28]
        break;
 800a54e:	e010      	b.n	800a572 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a550:	4b1d      	ldr	r3, [pc, #116]	; (800a5c8 <UART_SetConfig+0x454>)
 800a552:	61fb      	str	r3, [r7, #28]
        break;
 800a554:	e00d      	b.n	800a572 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a556:	f7fe fc53 	bl	8008e00 <HAL_RCC_GetSysClockFreq>
 800a55a:	61f8      	str	r0, [r7, #28]
        break;
 800a55c:	e009      	b.n	800a572 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a55e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a562:	61fb      	str	r3, [r7, #28]
        break;
 800a564:	e005      	b.n	800a572 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800a566:	2300      	movs	r3, #0
 800a568:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a56a:	2301      	movs	r3, #1
 800a56c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a570:	bf00      	nop
    }

    if (pclk != 0U)
 800a572:	69fb      	ldr	r3, [r7, #28]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d019      	beq.n	800a5ac <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	085a      	lsrs	r2, r3, #1
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	441a      	add	r2, r3
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	fbb2 f3f3 	udiv	r3, r2, r3
 800a58a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a58c:	69bb      	ldr	r3, [r7, #24]
 800a58e:	2b0f      	cmp	r3, #15
 800a590:	d909      	bls.n	800a5a6 <UART_SetConfig+0x432>
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a598:	d205      	bcs.n	800a5a6 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a59a:	69bb      	ldr	r3, [r7, #24]
 800a59c:	b29a      	uxth	r2, r3
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	60da      	str	r2, [r3, #12]
 800a5a4:	e002      	b.n	800a5ac <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a5b8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800a5bc:	4618      	mov	r0, r3
 800a5be:	3728      	adds	r7, #40	; 0x28
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a5c6:	bf00      	nop
 800a5c8:	00f42400 	.word	0x00f42400

0800a5cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d8:	f003 0301 	and.w	r3, r3, #1
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d00a      	beq.n	800a5f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	430a      	orrs	r2, r1
 800a5f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5fa:	f003 0302 	and.w	r3, r3, #2
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d00a      	beq.n	800a618 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	430a      	orrs	r2, r1
 800a616:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a61c:	f003 0304 	and.w	r3, r3, #4
 800a620:	2b00      	cmp	r3, #0
 800a622:	d00a      	beq.n	800a63a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	430a      	orrs	r2, r1
 800a638:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a63e:	f003 0308 	and.w	r3, r3, #8
 800a642:	2b00      	cmp	r3, #0
 800a644:	d00a      	beq.n	800a65c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	430a      	orrs	r2, r1
 800a65a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a660:	f003 0310 	and.w	r3, r3, #16
 800a664:	2b00      	cmp	r3, #0
 800a666:	d00a      	beq.n	800a67e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	430a      	orrs	r2, r1
 800a67c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a682:	f003 0320 	and.w	r3, r3, #32
 800a686:	2b00      	cmp	r3, #0
 800a688:	d00a      	beq.n	800a6a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	689b      	ldr	r3, [r3, #8]
 800a690:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	430a      	orrs	r2, r1
 800a69e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d01a      	beq.n	800a6e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	430a      	orrs	r2, r1
 800a6c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a6ca:	d10a      	bne.n	800a6e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	430a      	orrs	r2, r1
 800a6e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d00a      	beq.n	800a704 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	430a      	orrs	r2, r1
 800a702:	605a      	str	r2, [r3, #4]
  }
}
 800a704:	bf00      	nop
 800a706:	370c      	adds	r7, #12
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af02      	add	r7, sp, #8
 800a716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2200      	movs	r2, #0
 800a71c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a720:	f7fa fcca 	bl	80050b8 <HAL_GetTick>
 800a724:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f003 0308 	and.w	r3, r3, #8
 800a730:	2b08      	cmp	r3, #8
 800a732:	d10e      	bne.n	800a752 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a734:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a738:	9300      	str	r3, [sp, #0]
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 f82d 	bl	800a7a2 <UART_WaitOnFlagUntilTimeout>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d001      	beq.n	800a752 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a74e:	2303      	movs	r3, #3
 800a750:	e023      	b.n	800a79a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	f003 0304 	and.w	r3, r3, #4
 800a75c:	2b04      	cmp	r3, #4
 800a75e:	d10e      	bne.n	800a77e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a760:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a764:	9300      	str	r3, [sp, #0]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2200      	movs	r2, #0
 800a76a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f000 f817 	bl	800a7a2 <UART_WaitOnFlagUntilTimeout>
 800a774:	4603      	mov	r3, r0
 800a776:	2b00      	cmp	r3, #0
 800a778:	d001      	beq.n	800a77e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a77a:	2303      	movs	r3, #3
 800a77c:	e00d      	b.n	800a79a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2220      	movs	r2, #32
 800a782:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	2220      	movs	r2, #32
 800a788:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a798:	2300      	movs	r3, #0
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b09c      	sub	sp, #112	; 0x70
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	60f8      	str	r0, [r7, #12]
 800a7aa:	60b9      	str	r1, [r7, #8]
 800a7ac:	603b      	str	r3, [r7, #0]
 800a7ae:	4613      	mov	r3, r2
 800a7b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7b2:	e0a5      	b.n	800a900 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a7b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a7b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7ba:	f000 80a1 	beq.w	800a900 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a7be:	f7fa fc7b 	bl	80050b8 <HAL_GetTick>
 800a7c2:	4602      	mov	r2, r0
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	1ad3      	subs	r3, r2, r3
 800a7c8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d302      	bcc.n	800a7d4 <UART_WaitOnFlagUntilTimeout+0x32>
 800a7ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d13e      	bne.n	800a852 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a7dc:	e853 3f00 	ldrex	r3, [r3]
 800a7e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a7e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a7e8:	667b      	str	r3, [r7, #100]	; 0x64
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a7f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a7f4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a7f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a7fa:	e841 2300 	strex	r3, r2, [r1]
 800a7fe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a800:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a802:	2b00      	cmp	r3, #0
 800a804:	d1e6      	bne.n	800a7d4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	3308      	adds	r3, #8
 800a80c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a80e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a810:	e853 3f00 	ldrex	r3, [r3]
 800a814:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a818:	f023 0301 	bic.w	r3, r3, #1
 800a81c:	663b      	str	r3, [r7, #96]	; 0x60
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	3308      	adds	r3, #8
 800a824:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a826:	64ba      	str	r2, [r7, #72]	; 0x48
 800a828:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a82a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a82c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a82e:	e841 2300 	strex	r3, r2, [r1]
 800a832:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a836:	2b00      	cmp	r3, #0
 800a838:	d1e5      	bne.n	800a806 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2220      	movs	r2, #32
 800a83e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2220      	movs	r2, #32
 800a844:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a84e:	2303      	movs	r3, #3
 800a850:	e067      	b.n	800a922 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f003 0304 	and.w	r3, r3, #4
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d04f      	beq.n	800a900 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	69db      	ldr	r3, [r3, #28]
 800a866:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a86a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a86e:	d147      	bne.n	800a900 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a878:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a882:	e853 3f00 	ldrex	r3, [r3]
 800a886:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a88a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a88e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	461a      	mov	r2, r3
 800a896:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a898:	637b      	str	r3, [r7, #52]	; 0x34
 800a89a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a89c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a89e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a8a0:	e841 2300 	strex	r3, r2, [r1]
 800a8a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a8a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1e6      	bne.n	800a87a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	3308      	adds	r3, #8
 800a8b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b4:	697b      	ldr	r3, [r7, #20]
 800a8b6:	e853 3f00 	ldrex	r3, [r3]
 800a8ba:	613b      	str	r3, [r7, #16]
   return(result);
 800a8bc:	693b      	ldr	r3, [r7, #16]
 800a8be:	f023 0301 	bic.w	r3, r3, #1
 800a8c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	3308      	adds	r3, #8
 800a8ca:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a8cc:	623a      	str	r2, [r7, #32]
 800a8ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d0:	69f9      	ldr	r1, [r7, #28]
 800a8d2:	6a3a      	ldr	r2, [r7, #32]
 800a8d4:	e841 2300 	strex	r3, r2, [r1]
 800a8d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d1e5      	bne.n	800a8ac <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2220      	movs	r2, #32
 800a8e4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2220      	movs	r2, #32
 800a8f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a8fc:	2303      	movs	r3, #3
 800a8fe:	e010      	b.n	800a922 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	69da      	ldr	r2, [r3, #28]
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	4013      	ands	r3, r2
 800a90a:	68ba      	ldr	r2, [r7, #8]
 800a90c:	429a      	cmp	r2, r3
 800a90e:	bf0c      	ite	eq
 800a910:	2301      	moveq	r3, #1
 800a912:	2300      	movne	r3, #0
 800a914:	b2db      	uxtb	r3, r3
 800a916:	461a      	mov	r2, r3
 800a918:	79fb      	ldrb	r3, [r7, #7]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	f43f af4a 	beq.w	800a7b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a920:	2300      	movs	r3, #0
}
 800a922:	4618      	mov	r0, r3
 800a924:	3770      	adds	r7, #112	; 0x70
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}
	...

0800a92c <__NVIC_SetPriority>:
{
 800a92c:	b480      	push	{r7}
 800a92e:	b083      	sub	sp, #12
 800a930:	af00      	add	r7, sp, #0
 800a932:	4603      	mov	r3, r0
 800a934:	6039      	str	r1, [r7, #0]
 800a936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	db0a      	blt.n	800a956 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	b2da      	uxtb	r2, r3
 800a944:	490c      	ldr	r1, [pc, #48]	; (800a978 <__NVIC_SetPriority+0x4c>)
 800a946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a94a:	0112      	lsls	r2, r2, #4
 800a94c:	b2d2      	uxtb	r2, r2
 800a94e:	440b      	add	r3, r1
 800a950:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a954:	e00a      	b.n	800a96c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	b2da      	uxtb	r2, r3
 800a95a:	4908      	ldr	r1, [pc, #32]	; (800a97c <__NVIC_SetPriority+0x50>)
 800a95c:	79fb      	ldrb	r3, [r7, #7]
 800a95e:	f003 030f 	and.w	r3, r3, #15
 800a962:	3b04      	subs	r3, #4
 800a964:	0112      	lsls	r2, r2, #4
 800a966:	b2d2      	uxtb	r2, r2
 800a968:	440b      	add	r3, r1
 800a96a:	761a      	strb	r2, [r3, #24]
}
 800a96c:	bf00      	nop
 800a96e:	370c      	adds	r7, #12
 800a970:	46bd      	mov	sp, r7
 800a972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a976:	4770      	bx	lr
 800a978:	e000e100 	.word	0xe000e100
 800a97c:	e000ed00 	.word	0xe000ed00

0800a980 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a980:	b580      	push	{r7, lr}
 800a982:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a984:	4b05      	ldr	r3, [pc, #20]	; (800a99c <SysTick_Handler+0x1c>)
 800a986:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a988:	f002 fcec 	bl	800d364 <xTaskGetSchedulerState>
 800a98c:	4603      	mov	r3, r0
 800a98e:	2b01      	cmp	r3, #1
 800a990:	d001      	beq.n	800a996 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a992:	f003 fbd1 	bl	800e138 <xPortSysTickHandler>
  }
}
 800a996:	bf00      	nop
 800a998:	bd80      	pop	{r7, pc}
 800a99a:	bf00      	nop
 800a99c:	e000e010 	.word	0xe000e010

0800a9a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a9a4:	2100      	movs	r1, #0
 800a9a6:	f06f 0004 	mvn.w	r0, #4
 800a9aa:	f7ff ffbf 	bl	800a92c <__NVIC_SetPriority>
#endif
}
 800a9ae:	bf00      	nop
 800a9b0:	bd80      	pop	{r7, pc}
	...

0800a9b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a9b4:	b480      	push	{r7}
 800a9b6:	b083      	sub	sp, #12
 800a9b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9ba:	f3ef 8305 	mrs	r3, IPSR
 800a9be:	603b      	str	r3, [r7, #0]
  return(result);
 800a9c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d003      	beq.n	800a9ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a9c6:	f06f 0305 	mvn.w	r3, #5
 800a9ca:	607b      	str	r3, [r7, #4]
 800a9cc:	e00c      	b.n	800a9e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a9ce:	4b0a      	ldr	r3, [pc, #40]	; (800a9f8 <osKernelInitialize+0x44>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d105      	bne.n	800a9e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a9d6:	4b08      	ldr	r3, [pc, #32]	; (800a9f8 <osKernelInitialize+0x44>)
 800a9d8:	2201      	movs	r2, #1
 800a9da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	607b      	str	r3, [r7, #4]
 800a9e0:	e002      	b.n	800a9e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a9e2:	f04f 33ff 	mov.w	r3, #4294967295
 800a9e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a9e8:	687b      	ldr	r3, [r7, #4]
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	370c      	adds	r7, #12
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f4:	4770      	bx	lr
 800a9f6:	bf00      	nop
 800a9f8:	200020c8 	.word	0x200020c8

0800a9fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b082      	sub	sp, #8
 800aa00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa02:	f3ef 8305 	mrs	r3, IPSR
 800aa06:	603b      	str	r3, [r7, #0]
  return(result);
 800aa08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d003      	beq.n	800aa16 <osKernelStart+0x1a>
    stat = osErrorISR;
 800aa0e:	f06f 0305 	mvn.w	r3, #5
 800aa12:	607b      	str	r3, [r7, #4]
 800aa14:	e010      	b.n	800aa38 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800aa16:	4b0b      	ldr	r3, [pc, #44]	; (800aa44 <osKernelStart+0x48>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	2b01      	cmp	r3, #1
 800aa1c:	d109      	bne.n	800aa32 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800aa1e:	f7ff ffbf 	bl	800a9a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800aa22:	4b08      	ldr	r3, [pc, #32]	; (800aa44 <osKernelStart+0x48>)
 800aa24:	2202      	movs	r2, #2
 800aa26:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800aa28:	f002 f830 	bl	800ca8c <vTaskStartScheduler>
      stat = osOK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	607b      	str	r3, [r7, #4]
 800aa30:	e002      	b.n	800aa38 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800aa32:	f04f 33ff 	mov.w	r3, #4294967295
 800aa36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800aa38:	687b      	ldr	r3, [r7, #4]
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3708      	adds	r7, #8
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	200020c8 	.word	0x200020c8

0800aa48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b08e      	sub	sp, #56	; 0x38
 800aa4c:	af04      	add	r7, sp, #16
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	60b9      	str	r1, [r7, #8]
 800aa52:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800aa54:	2300      	movs	r3, #0
 800aa56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa58:	f3ef 8305 	mrs	r3, IPSR
 800aa5c:	617b      	str	r3, [r7, #20]
  return(result);
 800aa5e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d17e      	bne.n	800ab62 <osThreadNew+0x11a>
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d07b      	beq.n	800ab62 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800aa6a:	2340      	movs	r3, #64	; 0x40
 800aa6c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800aa6e:	2318      	movs	r3, #24
 800aa70:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800aa72:	2300      	movs	r3, #0
 800aa74:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800aa76:	f04f 33ff 	mov.w	r3, #4294967295
 800aa7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d045      	beq.n	800ab0e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d002      	beq.n	800aa90 <osThreadNew+0x48>
        name = attr->name;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	699b      	ldr	r3, [r3, #24]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d002      	beq.n	800aa9e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	699b      	ldr	r3, [r3, #24]
 800aa9c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aa9e:	69fb      	ldr	r3, [r7, #28]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d008      	beq.n	800aab6 <osThreadNew+0x6e>
 800aaa4:	69fb      	ldr	r3, [r7, #28]
 800aaa6:	2b38      	cmp	r3, #56	; 0x38
 800aaa8:	d805      	bhi.n	800aab6 <osThreadNew+0x6e>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	685b      	ldr	r3, [r3, #4]
 800aaae:	f003 0301 	and.w	r3, r3, #1
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d001      	beq.n	800aaba <osThreadNew+0x72>
        return (NULL);
 800aab6:	2300      	movs	r3, #0
 800aab8:	e054      	b.n	800ab64 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	695b      	ldr	r3, [r3, #20]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d003      	beq.n	800aaca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	695b      	ldr	r3, [r3, #20]
 800aac6:	089b      	lsrs	r3, r3, #2
 800aac8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	689b      	ldr	r3, [r3, #8]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d00e      	beq.n	800aaf0 <osThreadNew+0xa8>
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	68db      	ldr	r3, [r3, #12]
 800aad6:	2bbb      	cmp	r3, #187	; 0xbb
 800aad8:	d90a      	bls.n	800aaf0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d006      	beq.n	800aaf0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	695b      	ldr	r3, [r3, #20]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d002      	beq.n	800aaf0 <osThreadNew+0xa8>
        mem = 1;
 800aaea:	2301      	movs	r3, #1
 800aaec:	61bb      	str	r3, [r7, #24]
 800aaee:	e010      	b.n	800ab12 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	689b      	ldr	r3, [r3, #8]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10c      	bne.n	800ab12 <osThreadNew+0xca>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	68db      	ldr	r3, [r3, #12]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d108      	bne.n	800ab12 <osThreadNew+0xca>
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	691b      	ldr	r3, [r3, #16]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d104      	bne.n	800ab12 <osThreadNew+0xca>
          mem = 0;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	61bb      	str	r3, [r7, #24]
 800ab0c:	e001      	b.n	800ab12 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ab12:	69bb      	ldr	r3, [r7, #24]
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	d110      	bne.n	800ab3a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ab1c:	687a      	ldr	r2, [r7, #4]
 800ab1e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ab20:	9202      	str	r2, [sp, #8]
 800ab22:	9301      	str	r3, [sp, #4]
 800ab24:	69fb      	ldr	r3, [r7, #28]
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	68bb      	ldr	r3, [r7, #8]
 800ab2a:	6a3a      	ldr	r2, [r7, #32]
 800ab2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab2e:	68f8      	ldr	r0, [r7, #12]
 800ab30:	f001 fd42 	bl	800c5b8 <xTaskCreateStatic>
 800ab34:	4603      	mov	r3, r0
 800ab36:	613b      	str	r3, [r7, #16]
 800ab38:	e013      	b.n	800ab62 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ab3a:	69bb      	ldr	r3, [r7, #24]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d110      	bne.n	800ab62 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ab40:	6a3b      	ldr	r3, [r7, #32]
 800ab42:	b29a      	uxth	r2, r3
 800ab44:	f107 0310 	add.w	r3, r7, #16
 800ab48:	9301      	str	r3, [sp, #4]
 800ab4a:	69fb      	ldr	r3, [r7, #28]
 800ab4c:	9300      	str	r3, [sp, #0]
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ab52:	68f8      	ldr	r0, [r7, #12]
 800ab54:	f001 fd8d 	bl	800c672 <xTaskCreate>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	2b01      	cmp	r3, #1
 800ab5c:	d001      	beq.n	800ab62 <osThreadNew+0x11a>
            hTask = NULL;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ab62:	693b      	ldr	r3, [r7, #16]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3728      	adds	r7, #40	; 0x28
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b084      	sub	sp, #16
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ab74:	f3ef 8305 	mrs	r3, IPSR
 800ab78:	60bb      	str	r3, [r7, #8]
  return(result);
 800ab7a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d003      	beq.n	800ab88 <osDelay+0x1c>
    stat = osErrorISR;
 800ab80:	f06f 0305 	mvn.w	r3, #5
 800ab84:	60fb      	str	r3, [r7, #12]
 800ab86:	e007      	b.n	800ab98 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d002      	beq.n	800ab98 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f001 ff46 	bl	800ca24 <vTaskDelay>
    }
  }

  return (stat);
 800ab98:	68fb      	ldr	r3, [r7, #12]
}
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	3710      	adds	r7, #16
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}

0800aba2 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800aba2:	b580      	push	{r7, lr}
 800aba4:	b088      	sub	sp, #32
 800aba6:	af00      	add	r7, sp, #0
 800aba8:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800abaa:	2300      	movs	r3, #0
 800abac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abae:	f3ef 8305 	mrs	r3, IPSR
 800abb2:	60bb      	str	r3, [r7, #8]
  return(result);
 800abb4:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d174      	bne.n	800aca4 <osMutexNew+0x102>
    if (attr != NULL) {
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d003      	beq.n	800abc8 <osMutexNew+0x26>
      type = attr->attr_bits;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	61bb      	str	r3, [r7, #24]
 800abc6:	e001      	b.n	800abcc <osMutexNew+0x2a>
    } else {
      type = 0U;
 800abc8:	2300      	movs	r3, #0
 800abca:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800abcc:	69bb      	ldr	r3, [r7, #24]
 800abce:	f003 0301 	and.w	r3, r3, #1
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d002      	beq.n	800abdc <osMutexNew+0x3a>
      rmtx = 1U;
 800abd6:	2301      	movs	r3, #1
 800abd8:	617b      	str	r3, [r7, #20]
 800abda:	e001      	b.n	800abe0 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800abdc:	2300      	movs	r3, #0
 800abde:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	f003 0308 	and.w	r3, r3, #8
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d15c      	bne.n	800aca4 <osMutexNew+0x102>
      mem = -1;
 800abea:	f04f 33ff 	mov.w	r3, #4294967295
 800abee:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d015      	beq.n	800ac22 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	689b      	ldr	r3, [r3, #8]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d006      	beq.n	800ac0c <osMutexNew+0x6a>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	2b4f      	cmp	r3, #79	; 0x4f
 800ac04:	d902      	bls.n	800ac0c <osMutexNew+0x6a>
          mem = 1;
 800ac06:	2301      	movs	r3, #1
 800ac08:	613b      	str	r3, [r7, #16]
 800ac0a:	e00c      	b.n	800ac26 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	689b      	ldr	r3, [r3, #8]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d108      	bne.n	800ac26 <osMutexNew+0x84>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	68db      	ldr	r3, [r3, #12]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d104      	bne.n	800ac26 <osMutexNew+0x84>
            mem = 0;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	613b      	str	r3, [r7, #16]
 800ac20:	e001      	b.n	800ac26 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800ac22:	2300      	movs	r3, #0
 800ac24:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	2b01      	cmp	r3, #1
 800ac2a:	d112      	bne.n	800ac52 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d007      	beq.n	800ac42 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	689b      	ldr	r3, [r3, #8]
 800ac36:	4619      	mov	r1, r3
 800ac38:	2004      	movs	r0, #4
 800ac3a:	f000 fd68 	bl	800b70e <xQueueCreateMutexStatic>
 800ac3e:	61f8      	str	r0, [r7, #28]
 800ac40:	e016      	b.n	800ac70 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	689b      	ldr	r3, [r3, #8]
 800ac46:	4619      	mov	r1, r3
 800ac48:	2001      	movs	r0, #1
 800ac4a:	f000 fd60 	bl	800b70e <xQueueCreateMutexStatic>
 800ac4e:	61f8      	str	r0, [r7, #28]
 800ac50:	e00e      	b.n	800ac70 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d10b      	bne.n	800ac70 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d004      	beq.n	800ac68 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800ac5e:	2004      	movs	r0, #4
 800ac60:	f000 fd3d 	bl	800b6de <xQueueCreateMutex>
 800ac64:	61f8      	str	r0, [r7, #28]
 800ac66:	e003      	b.n	800ac70 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800ac68:	2001      	movs	r0, #1
 800ac6a:	f000 fd38 	bl	800b6de <xQueueCreateMutex>
 800ac6e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ac70:	69fb      	ldr	r3, [r7, #28]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d00c      	beq.n	800ac90 <osMutexNew+0xee>
        if (attr != NULL) {
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d003      	beq.n	800ac84 <osMutexNew+0xe2>
          name = attr->name;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	60fb      	str	r3, [r7, #12]
 800ac82:	e001      	b.n	800ac88 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800ac84:	2300      	movs	r3, #0
 800ac86:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800ac88:	68f9      	ldr	r1, [r7, #12]
 800ac8a:	69f8      	ldr	r0, [r7, #28]
 800ac8c:	f001 fc0c 	bl	800c4a8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d006      	beq.n	800aca4 <osMutexNew+0x102>
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d003      	beq.n	800aca4 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ac9c:	69fb      	ldr	r3, [r7, #28]
 800ac9e:	f043 0301 	orr.w	r3, r3, #1
 800aca2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800aca4:	69fb      	ldr	r3, [r7, #28]
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3720      	adds	r7, #32
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800acae:	b580      	push	{r7, lr}
 800acb0:	b086      	sub	sp, #24
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
 800acb6:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	f023 0301 	bic.w	r3, r3, #1
 800acbe:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f003 0301 	and.w	r3, r3, #1
 800acc6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800acc8:	2300      	movs	r3, #0
 800acca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800accc:	f3ef 8305 	mrs	r3, IPSR
 800acd0:	60bb      	str	r3, [r7, #8]
  return(result);
 800acd2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d003      	beq.n	800ace0 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800acd8:	f06f 0305 	mvn.w	r3, #5
 800acdc:	617b      	str	r3, [r7, #20]
 800acde:	e02c      	b.n	800ad3a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800ace0:	693b      	ldr	r3, [r7, #16]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d103      	bne.n	800acee <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800ace6:	f06f 0303 	mvn.w	r3, #3
 800acea:	617b      	str	r3, [r7, #20]
 800acec:	e025      	b.n	800ad3a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d011      	beq.n	800ad18 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800acf4:	6839      	ldr	r1, [r7, #0]
 800acf6:	6938      	ldr	r0, [r7, #16]
 800acf8:	f000 fd58 	bl	800b7ac <xQueueTakeMutexRecursive>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d01b      	beq.n	800ad3a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d003      	beq.n	800ad10 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800ad08:	f06f 0301 	mvn.w	r3, #1
 800ad0c:	617b      	str	r3, [r7, #20]
 800ad0e:	e014      	b.n	800ad3a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ad10:	f06f 0302 	mvn.w	r3, #2
 800ad14:	617b      	str	r3, [r7, #20]
 800ad16:	e010      	b.n	800ad3a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800ad18:	6839      	ldr	r1, [r7, #0]
 800ad1a:	6938      	ldr	r0, [r7, #16]
 800ad1c:	f001 f8ec 	bl	800bef8 <xQueueSemaphoreTake>
 800ad20:	4603      	mov	r3, r0
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d009      	beq.n	800ad3a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d003      	beq.n	800ad34 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800ad2c:	f06f 0301 	mvn.w	r3, #1
 800ad30:	617b      	str	r3, [r7, #20]
 800ad32:	e002      	b.n	800ad3a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800ad34:	f06f 0302 	mvn.w	r3, #2
 800ad38:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800ad3a:	697b      	ldr	r3, [r7, #20]
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3718      	adds	r7, #24
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}

0800ad44 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b086      	sub	sp, #24
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f023 0301 	bic.w	r3, r3, #1
 800ad52:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f003 0301 	and.w	r3, r3, #1
 800ad5a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad60:	f3ef 8305 	mrs	r3, IPSR
 800ad64:	60bb      	str	r3, [r7, #8]
  return(result);
 800ad66:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d003      	beq.n	800ad74 <osMutexRelease+0x30>
    stat = osErrorISR;
 800ad6c:	f06f 0305 	mvn.w	r3, #5
 800ad70:	617b      	str	r3, [r7, #20]
 800ad72:	e01f      	b.n	800adb4 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800ad74:	693b      	ldr	r3, [r7, #16]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d103      	bne.n	800ad82 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800ad7a:	f06f 0303 	mvn.w	r3, #3
 800ad7e:	617b      	str	r3, [r7, #20]
 800ad80:	e018      	b.n	800adb4 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d009      	beq.n	800ad9c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800ad88:	6938      	ldr	r0, [r7, #16]
 800ad8a:	f000 fcdb 	bl	800b744 <xQueueGiveMutexRecursive>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b01      	cmp	r3, #1
 800ad92:	d00f      	beq.n	800adb4 <osMutexRelease+0x70>
        stat = osErrorResource;
 800ad94:	f06f 0302 	mvn.w	r3, #2
 800ad98:	617b      	str	r3, [r7, #20]
 800ad9a:	e00b      	b.n	800adb4 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	2200      	movs	r2, #0
 800ada0:	2100      	movs	r1, #0
 800ada2:	6938      	ldr	r0, [r7, #16]
 800ada4:	f000 fda2 	bl	800b8ec <xQueueGenericSend>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d002      	beq.n	800adb4 <osMutexRelease+0x70>
        stat = osErrorResource;
 800adae:	f06f 0302 	mvn.w	r3, #2
 800adb2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800adb4:	697b      	ldr	r3, [r7, #20]
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3718      	adds	r7, #24
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}

0800adbe <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800adbe:	b580      	push	{r7, lr}
 800adc0:	b08a      	sub	sp, #40	; 0x28
 800adc2:	af02      	add	r7, sp, #8
 800adc4:	60f8      	str	r0, [r7, #12]
 800adc6:	60b9      	str	r1, [r7, #8]
 800adc8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800adca:	2300      	movs	r3, #0
 800adcc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adce:	f3ef 8305 	mrs	r3, IPSR
 800add2:	613b      	str	r3, [r7, #16]
  return(result);
 800add4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800add6:	2b00      	cmp	r3, #0
 800add8:	d175      	bne.n	800aec6 <osSemaphoreNew+0x108>
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d072      	beq.n	800aec6 <osSemaphoreNew+0x108>
 800ade0:	68ba      	ldr	r2, [r7, #8]
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d86e      	bhi.n	800aec6 <osSemaphoreNew+0x108>
    mem = -1;
 800ade8:	f04f 33ff 	mov.w	r3, #4294967295
 800adec:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d015      	beq.n	800ae20 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	689b      	ldr	r3, [r3, #8]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d006      	beq.n	800ae0a <osSemaphoreNew+0x4c>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	2b4f      	cmp	r3, #79	; 0x4f
 800ae02:	d902      	bls.n	800ae0a <osSemaphoreNew+0x4c>
        mem = 1;
 800ae04:	2301      	movs	r3, #1
 800ae06:	61bb      	str	r3, [r7, #24]
 800ae08:	e00c      	b.n	800ae24 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	689b      	ldr	r3, [r3, #8]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d108      	bne.n	800ae24 <osSemaphoreNew+0x66>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	68db      	ldr	r3, [r3, #12]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d104      	bne.n	800ae24 <osSemaphoreNew+0x66>
          mem = 0;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	61bb      	str	r3, [r7, #24]
 800ae1e:	e001      	b.n	800ae24 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800ae20:	2300      	movs	r3, #0
 800ae22:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800ae24:	69bb      	ldr	r3, [r7, #24]
 800ae26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae2a:	d04c      	beq.n	800aec6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d128      	bne.n	800ae84 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d10a      	bne.n	800ae4e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	689b      	ldr	r3, [r3, #8]
 800ae3c:	2203      	movs	r2, #3
 800ae3e:	9200      	str	r2, [sp, #0]
 800ae40:	2200      	movs	r2, #0
 800ae42:	2100      	movs	r1, #0
 800ae44:	2001      	movs	r0, #1
 800ae46:	f000 fb5b 	bl	800b500 <xQueueGenericCreateStatic>
 800ae4a:	61f8      	str	r0, [r7, #28]
 800ae4c:	e005      	b.n	800ae5a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800ae4e:	2203      	movs	r2, #3
 800ae50:	2100      	movs	r1, #0
 800ae52:	2001      	movs	r0, #1
 800ae54:	f000 fbcc 	bl	800b5f0 <xQueueGenericCreate>
 800ae58:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ae5a:	69fb      	ldr	r3, [r7, #28]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d022      	beq.n	800aea6 <osSemaphoreNew+0xe8>
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d01f      	beq.n	800aea6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ae66:	2300      	movs	r3, #0
 800ae68:	2200      	movs	r2, #0
 800ae6a:	2100      	movs	r1, #0
 800ae6c:	69f8      	ldr	r0, [r7, #28]
 800ae6e:	f000 fd3d 	bl	800b8ec <xQueueGenericSend>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b01      	cmp	r3, #1
 800ae76:	d016      	beq.n	800aea6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800ae78:	69f8      	ldr	r0, [r7, #28]
 800ae7a:	f001 f9c9 	bl	800c210 <vQueueDelete>
            hSemaphore = NULL;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	61fb      	str	r3, [r7, #28]
 800ae82:	e010      	b.n	800aea6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	2b01      	cmp	r3, #1
 800ae88:	d108      	bne.n	800ae9c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	689b      	ldr	r3, [r3, #8]
 800ae8e:	461a      	mov	r2, r3
 800ae90:	68b9      	ldr	r1, [r7, #8]
 800ae92:	68f8      	ldr	r0, [r7, #12]
 800ae94:	f000 fcc0 	bl	800b818 <xQueueCreateCountingSemaphoreStatic>
 800ae98:	61f8      	str	r0, [r7, #28]
 800ae9a:	e004      	b.n	800aea6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ae9c:	68b9      	ldr	r1, [r7, #8]
 800ae9e:	68f8      	ldr	r0, [r7, #12]
 800aea0:	f000 fcf1 	bl	800b886 <xQueueCreateCountingSemaphore>
 800aea4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d00c      	beq.n	800aec6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d003      	beq.n	800aeba <osSemaphoreNew+0xfc>
          name = attr->name;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	617b      	str	r3, [r7, #20]
 800aeb8:	e001      	b.n	800aebe <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800aeba:	2300      	movs	r3, #0
 800aebc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800aebe:	6979      	ldr	r1, [r7, #20]
 800aec0:	69f8      	ldr	r0, [r7, #28]
 800aec2:	f001 faf1 	bl	800c4a8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800aec6:	69fb      	ldr	r3, [r7, #28]
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3720      	adds	r7, #32
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}

0800aed0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800aed0:	b580      	push	{r7, lr}
 800aed2:	b086      	sub	sp, #24
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
 800aed8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800aede:	2300      	movs	r3, #0
 800aee0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d103      	bne.n	800aef0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800aee8:	f06f 0303 	mvn.w	r3, #3
 800aeec:	617b      	str	r3, [r7, #20]
 800aeee:	e039      	b.n	800af64 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aef0:	f3ef 8305 	mrs	r3, IPSR
 800aef4:	60fb      	str	r3, [r7, #12]
  return(result);
 800aef6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d022      	beq.n	800af42 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d003      	beq.n	800af0a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800af02:	f06f 0303 	mvn.w	r3, #3
 800af06:	617b      	str	r3, [r7, #20]
 800af08:	e02c      	b.n	800af64 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800af0a:	2300      	movs	r3, #0
 800af0c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800af0e:	f107 0308 	add.w	r3, r7, #8
 800af12:	461a      	mov	r2, r3
 800af14:	2100      	movs	r1, #0
 800af16:	6938      	ldr	r0, [r7, #16]
 800af18:	f001 f8fa 	bl	800c110 <xQueueReceiveFromISR>
 800af1c:	4603      	mov	r3, r0
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d003      	beq.n	800af2a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800af22:	f06f 0302 	mvn.w	r3, #2
 800af26:	617b      	str	r3, [r7, #20]
 800af28:	e01c      	b.n	800af64 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d019      	beq.n	800af64 <osSemaphoreAcquire+0x94>
 800af30:	4b0f      	ldr	r3, [pc, #60]	; (800af70 <osSemaphoreAcquire+0xa0>)
 800af32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af36:	601a      	str	r2, [r3, #0]
 800af38:	f3bf 8f4f 	dsb	sy
 800af3c:	f3bf 8f6f 	isb	sy
 800af40:	e010      	b.n	800af64 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	6938      	ldr	r0, [r7, #16]
 800af46:	f000 ffd7 	bl	800bef8 <xQueueSemaphoreTake>
 800af4a:	4603      	mov	r3, r0
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	d009      	beq.n	800af64 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d003      	beq.n	800af5e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800af56:	f06f 0301 	mvn.w	r3, #1
 800af5a:	617b      	str	r3, [r7, #20]
 800af5c:	e002      	b.n	800af64 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800af5e:	f06f 0302 	mvn.w	r3, #2
 800af62:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800af64:	697b      	ldr	r3, [r7, #20]
}
 800af66:	4618      	mov	r0, r3
 800af68:	3718      	adds	r7, #24
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	e000ed04 	.word	0xe000ed04

0800af74 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800af74:	b580      	push	{r7, lr}
 800af76:	b086      	sub	sp, #24
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800af80:	2300      	movs	r3, #0
 800af82:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800af84:	693b      	ldr	r3, [r7, #16]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d103      	bne.n	800af92 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800af8a:	f06f 0303 	mvn.w	r3, #3
 800af8e:	617b      	str	r3, [r7, #20]
 800af90:	e02c      	b.n	800afec <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af92:	f3ef 8305 	mrs	r3, IPSR
 800af96:	60fb      	str	r3, [r7, #12]
  return(result);
 800af98:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d01a      	beq.n	800afd4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800af9e:	2300      	movs	r3, #0
 800afa0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800afa2:	f107 0308 	add.w	r3, r7, #8
 800afa6:	4619      	mov	r1, r3
 800afa8:	6938      	ldr	r0, [r7, #16]
 800afaa:	f000 fe38 	bl	800bc1e <xQueueGiveFromISR>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d003      	beq.n	800afbc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800afb4:	f06f 0302 	mvn.w	r3, #2
 800afb8:	617b      	str	r3, [r7, #20]
 800afba:	e017      	b.n	800afec <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d014      	beq.n	800afec <osSemaphoreRelease+0x78>
 800afc2:	4b0d      	ldr	r3, [pc, #52]	; (800aff8 <osSemaphoreRelease+0x84>)
 800afc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800afc8:	601a      	str	r2, [r3, #0]
 800afca:	f3bf 8f4f 	dsb	sy
 800afce:	f3bf 8f6f 	isb	sy
 800afd2:	e00b      	b.n	800afec <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800afd4:	2300      	movs	r3, #0
 800afd6:	2200      	movs	r2, #0
 800afd8:	2100      	movs	r1, #0
 800afda:	6938      	ldr	r0, [r7, #16]
 800afdc:	f000 fc86 	bl	800b8ec <xQueueGenericSend>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d002      	beq.n	800afec <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800afe6:	f06f 0302 	mvn.w	r3, #2
 800afea:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800afec:	697b      	ldr	r3, [r7, #20]
}
 800afee:	4618      	mov	r0, r3
 800aff0:	3718      	adds	r7, #24
 800aff2:	46bd      	mov	sp, r7
 800aff4:	bd80      	pop	{r7, pc}
 800aff6:	bf00      	nop
 800aff8:	e000ed04 	.word	0xe000ed04

0800affc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800affc:	b580      	push	{r7, lr}
 800affe:	b08a      	sub	sp, #40	; 0x28
 800b000:	af02      	add	r7, sp, #8
 800b002:	60f8      	str	r0, [r7, #12]
 800b004:	60b9      	str	r1, [r7, #8]
 800b006:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800b008:	2300      	movs	r3, #0
 800b00a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b00c:	f3ef 8305 	mrs	r3, IPSR
 800b010:	613b      	str	r3, [r7, #16]
  return(result);
 800b012:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800b014:	2b00      	cmp	r3, #0
 800b016:	d15f      	bne.n	800b0d8 <osMessageQueueNew+0xdc>
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d05c      	beq.n	800b0d8 <osMessageQueueNew+0xdc>
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d059      	beq.n	800b0d8 <osMessageQueueNew+0xdc>
    mem = -1;
 800b024:	f04f 33ff 	mov.w	r3, #4294967295
 800b028:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d029      	beq.n	800b084 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d012      	beq.n	800b05e <osMessageQueueNew+0x62>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	68db      	ldr	r3, [r3, #12]
 800b03c:	2b4f      	cmp	r3, #79	; 0x4f
 800b03e:	d90e      	bls.n	800b05e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800b044:	2b00      	cmp	r3, #0
 800b046:	d00a      	beq.n	800b05e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	695a      	ldr	r2, [r3, #20]
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	68b9      	ldr	r1, [r7, #8]
 800b050:	fb01 f303 	mul.w	r3, r1, r3
 800b054:	429a      	cmp	r2, r3
 800b056:	d302      	bcc.n	800b05e <osMessageQueueNew+0x62>
        mem = 1;
 800b058:	2301      	movs	r3, #1
 800b05a:	61bb      	str	r3, [r7, #24]
 800b05c:	e014      	b.n	800b088 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	689b      	ldr	r3, [r3, #8]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d110      	bne.n	800b088 <osMessageQueueNew+0x8c>
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	68db      	ldr	r3, [r3, #12]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d10c      	bne.n	800b088 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800b072:	2b00      	cmp	r3, #0
 800b074:	d108      	bne.n	800b088 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	695b      	ldr	r3, [r3, #20]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d104      	bne.n	800b088 <osMessageQueueNew+0x8c>
          mem = 0;
 800b07e:	2300      	movs	r3, #0
 800b080:	61bb      	str	r3, [r7, #24]
 800b082:	e001      	b.n	800b088 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800b084:	2300      	movs	r3, #0
 800b086:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b088:	69bb      	ldr	r3, [r7, #24]
 800b08a:	2b01      	cmp	r3, #1
 800b08c:	d10b      	bne.n	800b0a6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	691a      	ldr	r2, [r3, #16]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	689b      	ldr	r3, [r3, #8]
 800b096:	2100      	movs	r1, #0
 800b098:	9100      	str	r1, [sp, #0]
 800b09a:	68b9      	ldr	r1, [r7, #8]
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f000 fa2f 	bl	800b500 <xQueueGenericCreateStatic>
 800b0a2:	61f8      	str	r0, [r7, #28]
 800b0a4:	e008      	b.n	800b0b8 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800b0a6:	69bb      	ldr	r3, [r7, #24]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d105      	bne.n	800b0b8 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	68b9      	ldr	r1, [r7, #8]
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f000 fa9d 	bl	800b5f0 <xQueueGenericCreate>
 800b0b6:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800b0b8:	69fb      	ldr	r3, [r7, #28]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d00c      	beq.n	800b0d8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d003      	beq.n	800b0cc <osMessageQueueNew+0xd0>
        name = attr->name;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	617b      	str	r3, [r7, #20]
 800b0ca:	e001      	b.n	800b0d0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800b0d0:	6979      	ldr	r1, [r7, #20]
 800b0d2:	69f8      	ldr	r0, [r7, #28]
 800b0d4:	f001 f9e8 	bl	800c4a8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800b0d8:	69fb      	ldr	r3, [r7, #28]
}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3720      	adds	r7, #32
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
	...

0800b0e4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b088      	sub	sp, #32
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	60f8      	str	r0, [r7, #12]
 800b0ec:	60b9      	str	r1, [r7, #8]
 800b0ee:	603b      	str	r3, [r7, #0]
 800b0f0:	4613      	mov	r3, r2
 800b0f2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0fc:	f3ef 8305 	mrs	r3, IPSR
 800b100:	617b      	str	r3, [r7, #20]
  return(result);
 800b102:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b104:	2b00      	cmp	r3, #0
 800b106:	d028      	beq.n	800b15a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b108:	69bb      	ldr	r3, [r7, #24]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d005      	beq.n	800b11a <osMessageQueuePut+0x36>
 800b10e:	68bb      	ldr	r3, [r7, #8]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d002      	beq.n	800b11a <osMessageQueuePut+0x36>
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d003      	beq.n	800b122 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800b11a:	f06f 0303 	mvn.w	r3, #3
 800b11e:	61fb      	str	r3, [r7, #28]
 800b120:	e038      	b.n	800b194 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800b122:	2300      	movs	r3, #0
 800b124:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800b126:	f107 0210 	add.w	r2, r7, #16
 800b12a:	2300      	movs	r3, #0
 800b12c:	68b9      	ldr	r1, [r7, #8]
 800b12e:	69b8      	ldr	r0, [r7, #24]
 800b130:	f000 fcda 	bl	800bae8 <xQueueGenericSendFromISR>
 800b134:	4603      	mov	r3, r0
 800b136:	2b01      	cmp	r3, #1
 800b138:	d003      	beq.n	800b142 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800b13a:	f06f 0302 	mvn.w	r3, #2
 800b13e:	61fb      	str	r3, [r7, #28]
 800b140:	e028      	b.n	800b194 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800b142:	693b      	ldr	r3, [r7, #16]
 800b144:	2b00      	cmp	r3, #0
 800b146:	d025      	beq.n	800b194 <osMessageQueuePut+0xb0>
 800b148:	4b15      	ldr	r3, [pc, #84]	; (800b1a0 <osMessageQueuePut+0xbc>)
 800b14a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b14e:	601a      	str	r2, [r3, #0]
 800b150:	f3bf 8f4f 	dsb	sy
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	e01c      	b.n	800b194 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b15a:	69bb      	ldr	r3, [r7, #24]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d002      	beq.n	800b166 <osMessageQueuePut+0x82>
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d103      	bne.n	800b16e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800b166:	f06f 0303 	mvn.w	r3, #3
 800b16a:	61fb      	str	r3, [r7, #28]
 800b16c:	e012      	b.n	800b194 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b16e:	2300      	movs	r3, #0
 800b170:	683a      	ldr	r2, [r7, #0]
 800b172:	68b9      	ldr	r1, [r7, #8]
 800b174:	69b8      	ldr	r0, [r7, #24]
 800b176:	f000 fbb9 	bl	800b8ec <xQueueGenericSend>
 800b17a:	4603      	mov	r3, r0
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	d009      	beq.n	800b194 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d003      	beq.n	800b18e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800b186:	f06f 0301 	mvn.w	r3, #1
 800b18a:	61fb      	str	r3, [r7, #28]
 800b18c:	e002      	b.n	800b194 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800b18e:	f06f 0302 	mvn.w	r3, #2
 800b192:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b194:	69fb      	ldr	r3, [r7, #28]
}
 800b196:	4618      	mov	r0, r3
 800b198:	3720      	adds	r7, #32
 800b19a:	46bd      	mov	sp, r7
 800b19c:	bd80      	pop	{r7, pc}
 800b19e:	bf00      	nop
 800b1a0:	e000ed04 	.word	0xe000ed04

0800b1a4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b088      	sub	sp, #32
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	60f8      	str	r0, [r7, #12]
 800b1ac:	60b9      	str	r1, [r7, #8]
 800b1ae:	607a      	str	r2, [r7, #4]
 800b1b0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1ba:	f3ef 8305 	mrs	r3, IPSR
 800b1be:	617b      	str	r3, [r7, #20]
  return(result);
 800b1c0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d028      	beq.n	800b218 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800b1c6:	69bb      	ldr	r3, [r7, #24]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d005      	beq.n	800b1d8 <osMessageQueueGet+0x34>
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d002      	beq.n	800b1d8 <osMessageQueueGet+0x34>
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d003      	beq.n	800b1e0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800b1d8:	f06f 0303 	mvn.w	r3, #3
 800b1dc:	61fb      	str	r3, [r7, #28]
 800b1de:	e037      	b.n	800b250 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800b1e4:	f107 0310 	add.w	r3, r7, #16
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	68b9      	ldr	r1, [r7, #8]
 800b1ec:	69b8      	ldr	r0, [r7, #24]
 800b1ee:	f000 ff8f 	bl	800c110 <xQueueReceiveFromISR>
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	d003      	beq.n	800b200 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800b1f8:	f06f 0302 	mvn.w	r3, #2
 800b1fc:	61fb      	str	r3, [r7, #28]
 800b1fe:	e027      	b.n	800b250 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800b200:	693b      	ldr	r3, [r7, #16]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d024      	beq.n	800b250 <osMessageQueueGet+0xac>
 800b206:	4b15      	ldr	r3, [pc, #84]	; (800b25c <osMessageQueueGet+0xb8>)
 800b208:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b20c:	601a      	str	r2, [r3, #0]
 800b20e:	f3bf 8f4f 	dsb	sy
 800b212:	f3bf 8f6f 	isb	sy
 800b216:	e01b      	b.n	800b250 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d002      	beq.n	800b224 <osMessageQueueGet+0x80>
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	2b00      	cmp	r3, #0
 800b222:	d103      	bne.n	800b22c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800b224:	f06f 0303 	mvn.w	r3, #3
 800b228:	61fb      	str	r3, [r7, #28]
 800b22a:	e011      	b.n	800b250 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800b22c:	683a      	ldr	r2, [r7, #0]
 800b22e:	68b9      	ldr	r1, [r7, #8]
 800b230:	69b8      	ldr	r0, [r7, #24]
 800b232:	f000 fd81 	bl	800bd38 <xQueueReceive>
 800b236:	4603      	mov	r3, r0
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d009      	beq.n	800b250 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d003      	beq.n	800b24a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800b242:	f06f 0301 	mvn.w	r3, #1
 800b246:	61fb      	str	r3, [r7, #28]
 800b248:	e002      	b.n	800b250 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800b24a:	f06f 0302 	mvn.w	r3, #2
 800b24e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b250:	69fb      	ldr	r3, [r7, #28]
}
 800b252:	4618      	mov	r0, r3
 800b254:	3720      	adds	r7, #32
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}
 800b25a:	bf00      	nop
 800b25c:	e000ed04 	.word	0xe000ed04

0800b260 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b260:	b480      	push	{r7}
 800b262:	b085      	sub	sp, #20
 800b264:	af00      	add	r7, sp, #0
 800b266:	60f8      	str	r0, [r7, #12]
 800b268:	60b9      	str	r1, [r7, #8]
 800b26a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4a07      	ldr	r2, [pc, #28]	; (800b28c <vApplicationGetIdleTaskMemory+0x2c>)
 800b270:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	4a06      	ldr	r2, [pc, #24]	; (800b290 <vApplicationGetIdleTaskMemory+0x30>)
 800b276:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2240      	movs	r2, #64	; 0x40
 800b27c:	601a      	str	r2, [r3, #0]
}
 800b27e:	bf00      	nop
 800b280:	3714      	adds	r7, #20
 800b282:	46bd      	mov	sp, r7
 800b284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b288:	4770      	bx	lr
 800b28a:	bf00      	nop
 800b28c:	200020cc 	.word	0x200020cc
 800b290:	20002188 	.word	0x20002188

0800b294 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b294:	b480      	push	{r7}
 800b296:	b085      	sub	sp, #20
 800b298:	af00      	add	r7, sp, #0
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	60b9      	str	r1, [r7, #8]
 800b29e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	4a07      	ldr	r2, [pc, #28]	; (800b2c0 <vApplicationGetTimerTaskMemory+0x2c>)
 800b2a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	4a06      	ldr	r2, [pc, #24]	; (800b2c4 <vApplicationGetTimerTaskMemory+0x30>)
 800b2aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2280      	movs	r2, #128	; 0x80
 800b2b0:	601a      	str	r2, [r3, #0]
}
 800b2b2:	bf00      	nop
 800b2b4:	3714      	adds	r7, #20
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr
 800b2be:	bf00      	nop
 800b2c0:	20002288 	.word	0x20002288
 800b2c4:	20002344 	.word	0x20002344

0800b2c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b083      	sub	sp, #12
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f103 0208 	add.w	r2, r3, #8
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b2e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f103 0208 	add.w	r2, r3, #8
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f103 0208 	add.w	r2, r3, #8
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	2200      	movs	r2, #0
 800b2fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b2fc:	bf00      	nop
 800b2fe:	370c      	adds	r7, #12
 800b300:	46bd      	mov	sp, r7
 800b302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b306:	4770      	bx	lr

0800b308 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2200      	movs	r2, #0
 800b314:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b316:	bf00      	nop
 800b318:	370c      	adds	r7, #12
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr

0800b322 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b322:	b480      	push	{r7}
 800b324:	b085      	sub	sp, #20
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
 800b32a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	68fa      	ldr	r2, [r7, #12]
 800b336:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	689a      	ldr	r2, [r3, #8]
 800b33c:	683b      	ldr	r3, [r7, #0]
 800b33e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	689b      	ldr	r3, [r3, #8]
 800b344:	683a      	ldr	r2, [r7, #0]
 800b346:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	683a      	ldr	r2, [r7, #0]
 800b34c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	687a      	ldr	r2, [r7, #4]
 800b352:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	1c5a      	adds	r2, r3, #1
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	601a      	str	r2, [r3, #0]
}
 800b35e:	bf00      	nop
 800b360:	3714      	adds	r7, #20
 800b362:	46bd      	mov	sp, r7
 800b364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b368:	4770      	bx	lr

0800b36a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b36a:	b480      	push	{r7}
 800b36c:	b085      	sub	sp, #20
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
 800b372:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b374:	683b      	ldr	r3, [r7, #0]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b380:	d103      	bne.n	800b38a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	691b      	ldr	r3, [r3, #16]
 800b386:	60fb      	str	r3, [r7, #12]
 800b388:	e00c      	b.n	800b3a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	3308      	adds	r3, #8
 800b38e:	60fb      	str	r3, [r7, #12]
 800b390:	e002      	b.n	800b398 <vListInsert+0x2e>
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	60fb      	str	r3, [r7, #12]
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	685b      	ldr	r3, [r3, #4]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	68ba      	ldr	r2, [r7, #8]
 800b3a0:	429a      	cmp	r2, r3
 800b3a2:	d2f6      	bcs.n	800b392 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	685a      	ldr	r2, [r3, #4]
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	683a      	ldr	r2, [r7, #0]
 800b3b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	68fa      	ldr	r2, [r7, #12]
 800b3b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	683a      	ldr	r2, [r7, #0]
 800b3be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	687a      	ldr	r2, [r7, #4]
 800b3c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	1c5a      	adds	r2, r3, #1
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	601a      	str	r2, [r3, #0]
}
 800b3d0:	bf00      	nop
 800b3d2:	3714      	adds	r7, #20
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr

0800b3dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b3dc:	b480      	push	{r7}
 800b3de:	b085      	sub	sp, #20
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	691b      	ldr	r3, [r3, #16]
 800b3e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	687a      	ldr	r2, [r7, #4]
 800b3f0:	6892      	ldr	r2, [r2, #8]
 800b3f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	689b      	ldr	r3, [r3, #8]
 800b3f8:	687a      	ldr	r2, [r7, #4]
 800b3fa:	6852      	ldr	r2, [r2, #4]
 800b3fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	687a      	ldr	r2, [r7, #4]
 800b404:	429a      	cmp	r2, r3
 800b406:	d103      	bne.n	800b410 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	689a      	ldr	r2, [r3, #8]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2200      	movs	r2, #0
 800b414:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	1e5a      	subs	r2, r3, #1
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3714      	adds	r7, #20
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d10a      	bne.n	800b45a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b448:	f383 8811 	msr	BASEPRI, r3
 800b44c:	f3bf 8f6f 	isb	sy
 800b450:	f3bf 8f4f 	dsb	sy
 800b454:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b456:	bf00      	nop
 800b458:	e7fe      	b.n	800b458 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b45a:	f002 fddb 	bl	800e014 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b466:	68f9      	ldr	r1, [r7, #12]
 800b468:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b46a:	fb01 f303 	mul.w	r3, r1, r3
 800b46e:	441a      	add	r2, r3
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2200      	movs	r2, #0
 800b478:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681a      	ldr	r2, [r3, #0]
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b48a:	3b01      	subs	r3, #1
 800b48c:	68f9      	ldr	r1, [r7, #12]
 800b48e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b490:	fb01 f303 	mul.w	r3, r1, r3
 800b494:	441a      	add	r2, r3
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	22ff      	movs	r2, #255	; 0xff
 800b49e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	22ff      	movs	r2, #255	; 0xff
 800b4a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d114      	bne.n	800b4da <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	691b      	ldr	r3, [r3, #16]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d01a      	beq.n	800b4ee <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	3310      	adds	r3, #16
 800b4bc:	4618      	mov	r0, r3
 800b4be:	f001 fd7f 	bl	800cfc0 <xTaskRemoveFromEventList>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d012      	beq.n	800b4ee <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b4c8:	4b0c      	ldr	r3, [pc, #48]	; (800b4fc <xQueueGenericReset+0xcc>)
 800b4ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4ce:	601a      	str	r2, [r3, #0]
 800b4d0:	f3bf 8f4f 	dsb	sy
 800b4d4:	f3bf 8f6f 	isb	sy
 800b4d8:	e009      	b.n	800b4ee <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	3310      	adds	r3, #16
 800b4de:	4618      	mov	r0, r3
 800b4e0:	f7ff fef2 	bl	800b2c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	3324      	adds	r3, #36	; 0x24
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f7ff feed 	bl	800b2c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b4ee:	f002 fdc1 	bl	800e074 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b4f2:	2301      	movs	r3, #1
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3710      	adds	r7, #16
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	e000ed04 	.word	0xe000ed04

0800b500 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b500:	b580      	push	{r7, lr}
 800b502:	b08e      	sub	sp, #56	; 0x38
 800b504:	af02      	add	r7, sp, #8
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	60b9      	str	r1, [r7, #8]
 800b50a:	607a      	str	r2, [r7, #4]
 800b50c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d10a      	bne.n	800b52a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b514:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b518:	f383 8811 	msr	BASEPRI, r3
 800b51c:	f3bf 8f6f 	isb	sy
 800b520:	f3bf 8f4f 	dsb	sy
 800b524:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b526:	bf00      	nop
 800b528:	e7fe      	b.n	800b528 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b52a:	683b      	ldr	r3, [r7, #0]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d10a      	bne.n	800b546 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b530:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b534:	f383 8811 	msr	BASEPRI, r3
 800b538:	f3bf 8f6f 	isb	sy
 800b53c:	f3bf 8f4f 	dsb	sy
 800b540:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b542:	bf00      	nop
 800b544:	e7fe      	b.n	800b544 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d002      	beq.n	800b552 <xQueueGenericCreateStatic+0x52>
 800b54c:	68bb      	ldr	r3, [r7, #8]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d001      	beq.n	800b556 <xQueueGenericCreateStatic+0x56>
 800b552:	2301      	movs	r3, #1
 800b554:	e000      	b.n	800b558 <xQueueGenericCreateStatic+0x58>
 800b556:	2300      	movs	r3, #0
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d10a      	bne.n	800b572 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b55c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b560:	f383 8811 	msr	BASEPRI, r3
 800b564:	f3bf 8f6f 	isb	sy
 800b568:	f3bf 8f4f 	dsb	sy
 800b56c:	623b      	str	r3, [r7, #32]
}
 800b56e:	bf00      	nop
 800b570:	e7fe      	b.n	800b570 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d102      	bne.n	800b57e <xQueueGenericCreateStatic+0x7e>
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d101      	bne.n	800b582 <xQueueGenericCreateStatic+0x82>
 800b57e:	2301      	movs	r3, #1
 800b580:	e000      	b.n	800b584 <xQueueGenericCreateStatic+0x84>
 800b582:	2300      	movs	r3, #0
 800b584:	2b00      	cmp	r3, #0
 800b586:	d10a      	bne.n	800b59e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b58c:	f383 8811 	msr	BASEPRI, r3
 800b590:	f3bf 8f6f 	isb	sy
 800b594:	f3bf 8f4f 	dsb	sy
 800b598:	61fb      	str	r3, [r7, #28]
}
 800b59a:	bf00      	nop
 800b59c:	e7fe      	b.n	800b59c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b59e:	2350      	movs	r3, #80	; 0x50
 800b5a0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b5a2:	697b      	ldr	r3, [r7, #20]
 800b5a4:	2b50      	cmp	r3, #80	; 0x50
 800b5a6:	d00a      	beq.n	800b5be <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5ac:	f383 8811 	msr	BASEPRI, r3
 800b5b0:	f3bf 8f6f 	isb	sy
 800b5b4:	f3bf 8f4f 	dsb	sy
 800b5b8:	61bb      	str	r3, [r7, #24]
}
 800b5ba:	bf00      	nop
 800b5bc:	e7fe      	b.n	800b5bc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b5be:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b5c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d00d      	beq.n	800b5e6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b5ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b5d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b5d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5d8:	9300      	str	r3, [sp, #0]
 800b5da:	4613      	mov	r3, r2
 800b5dc:	687a      	ldr	r2, [r7, #4]
 800b5de:	68b9      	ldr	r1, [r7, #8]
 800b5e0:	68f8      	ldr	r0, [r7, #12]
 800b5e2:	f000 f83f 	bl	800b664 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b5e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3730      	adds	r7, #48	; 0x30
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b08a      	sub	sp, #40	; 0x28
 800b5f4:	af02      	add	r7, sp, #8
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	4613      	mov	r3, r2
 800b5fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10a      	bne.n	800b61a <xQueueGenericCreate+0x2a>
	__asm volatile
 800b604:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b608:	f383 8811 	msr	BASEPRI, r3
 800b60c:	f3bf 8f6f 	isb	sy
 800b610:	f3bf 8f4f 	dsb	sy
 800b614:	613b      	str	r3, [r7, #16]
}
 800b616:	bf00      	nop
 800b618:	e7fe      	b.n	800b618 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	68ba      	ldr	r2, [r7, #8]
 800b61e:	fb02 f303 	mul.w	r3, r2, r3
 800b622:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b624:	69fb      	ldr	r3, [r7, #28]
 800b626:	3350      	adds	r3, #80	; 0x50
 800b628:	4618      	mov	r0, r3
 800b62a:	f002 fe15 	bl	800e258 <pvPortMalloc>
 800b62e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b630:	69bb      	ldr	r3, [r7, #24]
 800b632:	2b00      	cmp	r3, #0
 800b634:	d011      	beq.n	800b65a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b636:	69bb      	ldr	r3, [r7, #24]
 800b638:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	3350      	adds	r3, #80	; 0x50
 800b63e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b640:	69bb      	ldr	r3, [r7, #24]
 800b642:	2200      	movs	r2, #0
 800b644:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b648:	79fa      	ldrb	r2, [r7, #7]
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	9300      	str	r3, [sp, #0]
 800b64e:	4613      	mov	r3, r2
 800b650:	697a      	ldr	r2, [r7, #20]
 800b652:	68b9      	ldr	r1, [r7, #8]
 800b654:	68f8      	ldr	r0, [r7, #12]
 800b656:	f000 f805 	bl	800b664 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b65a:	69bb      	ldr	r3, [r7, #24]
	}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3720      	adds	r7, #32
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}

0800b664 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b084      	sub	sp, #16
 800b668:	af00      	add	r7, sp, #0
 800b66a:	60f8      	str	r0, [r7, #12]
 800b66c:	60b9      	str	r1, [r7, #8]
 800b66e:	607a      	str	r2, [r7, #4]
 800b670:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b672:	68bb      	ldr	r3, [r7, #8]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d103      	bne.n	800b680 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b678:	69bb      	ldr	r3, [r7, #24]
 800b67a:	69ba      	ldr	r2, [r7, #24]
 800b67c:	601a      	str	r2, [r3, #0]
 800b67e:	e002      	b.n	800b686 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b680:	69bb      	ldr	r3, [r7, #24]
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b686:	69bb      	ldr	r3, [r7, #24]
 800b688:	68fa      	ldr	r2, [r7, #12]
 800b68a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b68c:	69bb      	ldr	r3, [r7, #24]
 800b68e:	68ba      	ldr	r2, [r7, #8]
 800b690:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b692:	2101      	movs	r1, #1
 800b694:	69b8      	ldr	r0, [r7, #24]
 800b696:	f7ff fecb 	bl	800b430 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b69a:	69bb      	ldr	r3, [r7, #24]
 800b69c:	78fa      	ldrb	r2, [r7, #3]
 800b69e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b6a2:	bf00      	nop
 800b6a4:	3710      	adds	r7, #16
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}

0800b6aa <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b6aa:	b580      	push	{r7, lr}
 800b6ac:	b082      	sub	sp, #8
 800b6ae:	af00      	add	r7, sp, #0
 800b6b0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d00e      	beq.n	800b6d6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	2100      	movs	r1, #0
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f000 f90b 	bl	800b8ec <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b6d6:	bf00      	nop
 800b6d8:	3708      	adds	r7, #8
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}

0800b6de <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b6de:	b580      	push	{r7, lr}
 800b6e0:	b086      	sub	sp, #24
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	617b      	str	r3, [r7, #20]
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b6f0:	79fb      	ldrb	r3, [r7, #7]
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	6939      	ldr	r1, [r7, #16]
 800b6f6:	6978      	ldr	r0, [r7, #20]
 800b6f8:	f7ff ff7a 	bl	800b5f0 <xQueueGenericCreate>
 800b6fc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b6fe:	68f8      	ldr	r0, [r7, #12]
 800b700:	f7ff ffd3 	bl	800b6aa <prvInitialiseMutex>

		return xNewQueue;
 800b704:	68fb      	ldr	r3, [r7, #12]
	}
 800b706:	4618      	mov	r0, r3
 800b708:	3718      	adds	r7, #24
 800b70a:	46bd      	mov	sp, r7
 800b70c:	bd80      	pop	{r7, pc}

0800b70e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b70e:	b580      	push	{r7, lr}
 800b710:	b088      	sub	sp, #32
 800b712:	af02      	add	r7, sp, #8
 800b714:	4603      	mov	r3, r0
 800b716:	6039      	str	r1, [r7, #0]
 800b718:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b71a:	2301      	movs	r3, #1
 800b71c:	617b      	str	r3, [r7, #20]
 800b71e:	2300      	movs	r3, #0
 800b720:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b722:	79fb      	ldrb	r3, [r7, #7]
 800b724:	9300      	str	r3, [sp, #0]
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	2200      	movs	r2, #0
 800b72a:	6939      	ldr	r1, [r7, #16]
 800b72c:	6978      	ldr	r0, [r7, #20]
 800b72e:	f7ff fee7 	bl	800b500 <xQueueGenericCreateStatic>
 800b732:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b734:	68f8      	ldr	r0, [r7, #12]
 800b736:	f7ff ffb8 	bl	800b6aa <prvInitialiseMutex>

		return xNewQueue;
 800b73a:	68fb      	ldr	r3, [r7, #12]
	}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3718      	adds	r7, #24
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800b744:	b590      	push	{r4, r7, lr}
 800b746:	b087      	sub	sp, #28
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b750:	693b      	ldr	r3, [r7, #16]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d10a      	bne.n	800b76c <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800b756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b75a:	f383 8811 	msr	BASEPRI, r3
 800b75e:	f3bf 8f6f 	isb	sy
 800b762:	f3bf 8f4f 	dsb	sy
 800b766:	60fb      	str	r3, [r7, #12]
}
 800b768:	bf00      	nop
 800b76a:	e7fe      	b.n	800b76a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	689c      	ldr	r4, [r3, #8]
 800b770:	f001 fde8 	bl	800d344 <xTaskGetCurrentTaskHandle>
 800b774:	4603      	mov	r3, r0
 800b776:	429c      	cmp	r4, r3
 800b778:	d111      	bne.n	800b79e <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b77a:	693b      	ldr	r3, [r7, #16]
 800b77c:	68db      	ldr	r3, [r3, #12]
 800b77e:	1e5a      	subs	r2, r3, #1
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	68db      	ldr	r3, [r3, #12]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d105      	bne.n	800b798 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b78c:	2300      	movs	r3, #0
 800b78e:	2200      	movs	r2, #0
 800b790:	2100      	movs	r1, #0
 800b792:	6938      	ldr	r0, [r7, #16]
 800b794:	f000 f8aa 	bl	800b8ec <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800b798:	2301      	movs	r3, #1
 800b79a:	617b      	str	r3, [r7, #20]
 800b79c:	e001      	b.n	800b7a2 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800b7a2:	697b      	ldr	r3, [r7, #20]
	}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	371c      	adds	r7, #28
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd90      	pop	{r4, r7, pc}

0800b7ac <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800b7ac:	b590      	push	{r4, r7, lr}
 800b7ae:	b087      	sub	sp, #28
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
 800b7b4:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d10a      	bne.n	800b7d6 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800b7c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c4:	f383 8811 	msr	BASEPRI, r3
 800b7c8:	f3bf 8f6f 	isb	sy
 800b7cc:	f3bf 8f4f 	dsb	sy
 800b7d0:	60fb      	str	r3, [r7, #12]
}
 800b7d2:	bf00      	nop
 800b7d4:	e7fe      	b.n	800b7d4 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	689c      	ldr	r4, [r3, #8]
 800b7da:	f001 fdb3 	bl	800d344 <xTaskGetCurrentTaskHandle>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	429c      	cmp	r4, r3
 800b7e2:	d107      	bne.n	800b7f4 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	68db      	ldr	r3, [r3, #12]
 800b7e8:	1c5a      	adds	r2, r3, #1
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800b7ee:	2301      	movs	r3, #1
 800b7f0:	617b      	str	r3, [r7, #20]
 800b7f2:	e00c      	b.n	800b80e <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b7f4:	6839      	ldr	r1, [r7, #0]
 800b7f6:	6938      	ldr	r0, [r7, #16]
 800b7f8:	f000 fb7e 	bl	800bef8 <xQueueSemaphoreTake>
 800b7fc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d004      	beq.n	800b80e <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	68db      	ldr	r3, [r3, #12]
 800b808:	1c5a      	adds	r2, r3, #1
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800b80e:	697b      	ldr	r3, [r7, #20]
	}
 800b810:	4618      	mov	r0, r3
 800b812:	371c      	adds	r7, #28
 800b814:	46bd      	mov	sp, r7
 800b816:	bd90      	pop	{r4, r7, pc}

0800b818 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b08a      	sub	sp, #40	; 0x28
 800b81c:	af02      	add	r7, sp, #8
 800b81e:	60f8      	str	r0, [r7, #12]
 800b820:	60b9      	str	r1, [r7, #8]
 800b822:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d10a      	bne.n	800b840 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800b82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b82e:	f383 8811 	msr	BASEPRI, r3
 800b832:	f3bf 8f6f 	isb	sy
 800b836:	f3bf 8f4f 	dsb	sy
 800b83a:	61bb      	str	r3, [r7, #24]
}
 800b83c:	bf00      	nop
 800b83e:	e7fe      	b.n	800b83e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b840:	68ba      	ldr	r2, [r7, #8]
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	429a      	cmp	r2, r3
 800b846:	d90a      	bls.n	800b85e <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800b848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b84c:	f383 8811 	msr	BASEPRI, r3
 800b850:	f3bf 8f6f 	isb	sy
 800b854:	f3bf 8f4f 	dsb	sy
 800b858:	617b      	str	r3, [r7, #20]
}
 800b85a:	bf00      	nop
 800b85c:	e7fe      	b.n	800b85c <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b85e:	2302      	movs	r3, #2
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	2100      	movs	r1, #0
 800b868:	68f8      	ldr	r0, [r7, #12]
 800b86a:	f7ff fe49 	bl	800b500 <xQueueGenericCreateStatic>
 800b86e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b870:	69fb      	ldr	r3, [r7, #28]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d002      	beq.n	800b87c <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b876:	69fb      	ldr	r3, [r7, #28]
 800b878:	68ba      	ldr	r2, [r7, #8]
 800b87a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b87c:	69fb      	ldr	r3, [r7, #28]
	}
 800b87e:	4618      	mov	r0, r3
 800b880:	3720      	adds	r7, #32
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}

0800b886 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b886:	b580      	push	{r7, lr}
 800b888:	b086      	sub	sp, #24
 800b88a:	af00      	add	r7, sp, #0
 800b88c:	6078      	str	r0, [r7, #4]
 800b88e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d10a      	bne.n	800b8ac <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800b896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b89a:	f383 8811 	msr	BASEPRI, r3
 800b89e:	f3bf 8f6f 	isb	sy
 800b8a2:	f3bf 8f4f 	dsb	sy
 800b8a6:	613b      	str	r3, [r7, #16]
}
 800b8a8:	bf00      	nop
 800b8aa:	e7fe      	b.n	800b8aa <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b8ac:	683a      	ldr	r2, [r7, #0]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	d90a      	bls.n	800b8ca <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800b8b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b8:	f383 8811 	msr	BASEPRI, r3
 800b8bc:	f3bf 8f6f 	isb	sy
 800b8c0:	f3bf 8f4f 	dsb	sy
 800b8c4:	60fb      	str	r3, [r7, #12]
}
 800b8c6:	bf00      	nop
 800b8c8:	e7fe      	b.n	800b8c8 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b8ca:	2202      	movs	r2, #2
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f7ff fe8e 	bl	800b5f0 <xQueueGenericCreate>
 800b8d4:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d002      	beq.n	800b8e2 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	683a      	ldr	r2, [r7, #0]
 800b8e0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b8e2:	697b      	ldr	r3, [r7, #20]
	}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3718      	adds	r7, #24
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b08e      	sub	sp, #56	; 0x38
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
 800b8f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b904:	2b00      	cmp	r3, #0
 800b906:	d10a      	bne.n	800b91e <xQueueGenericSend+0x32>
	__asm volatile
 800b908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b90c:	f383 8811 	msr	BASEPRI, r3
 800b910:	f3bf 8f6f 	isb	sy
 800b914:	f3bf 8f4f 	dsb	sy
 800b918:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b91a:	bf00      	nop
 800b91c:	e7fe      	b.n	800b91c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d103      	bne.n	800b92c <xQueueGenericSend+0x40>
 800b924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d101      	bne.n	800b930 <xQueueGenericSend+0x44>
 800b92c:	2301      	movs	r3, #1
 800b92e:	e000      	b.n	800b932 <xQueueGenericSend+0x46>
 800b930:	2300      	movs	r3, #0
 800b932:	2b00      	cmp	r3, #0
 800b934:	d10a      	bne.n	800b94c <xQueueGenericSend+0x60>
	__asm volatile
 800b936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b93a:	f383 8811 	msr	BASEPRI, r3
 800b93e:	f3bf 8f6f 	isb	sy
 800b942:	f3bf 8f4f 	dsb	sy
 800b946:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b948:	bf00      	nop
 800b94a:	e7fe      	b.n	800b94a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	2b02      	cmp	r3, #2
 800b950:	d103      	bne.n	800b95a <xQueueGenericSend+0x6e>
 800b952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b956:	2b01      	cmp	r3, #1
 800b958:	d101      	bne.n	800b95e <xQueueGenericSend+0x72>
 800b95a:	2301      	movs	r3, #1
 800b95c:	e000      	b.n	800b960 <xQueueGenericSend+0x74>
 800b95e:	2300      	movs	r3, #0
 800b960:	2b00      	cmp	r3, #0
 800b962:	d10a      	bne.n	800b97a <xQueueGenericSend+0x8e>
	__asm volatile
 800b964:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b968:	f383 8811 	msr	BASEPRI, r3
 800b96c:	f3bf 8f6f 	isb	sy
 800b970:	f3bf 8f4f 	dsb	sy
 800b974:	623b      	str	r3, [r7, #32]
}
 800b976:	bf00      	nop
 800b978:	e7fe      	b.n	800b978 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b97a:	f001 fcf3 	bl	800d364 <xTaskGetSchedulerState>
 800b97e:	4603      	mov	r3, r0
 800b980:	2b00      	cmp	r3, #0
 800b982:	d102      	bne.n	800b98a <xQueueGenericSend+0x9e>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d101      	bne.n	800b98e <xQueueGenericSend+0xa2>
 800b98a:	2301      	movs	r3, #1
 800b98c:	e000      	b.n	800b990 <xQueueGenericSend+0xa4>
 800b98e:	2300      	movs	r3, #0
 800b990:	2b00      	cmp	r3, #0
 800b992:	d10a      	bne.n	800b9aa <xQueueGenericSend+0xbe>
	__asm volatile
 800b994:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b998:	f383 8811 	msr	BASEPRI, r3
 800b99c:	f3bf 8f6f 	isb	sy
 800b9a0:	f3bf 8f4f 	dsb	sy
 800b9a4:	61fb      	str	r3, [r7, #28]
}
 800b9a6:	bf00      	nop
 800b9a8:	e7fe      	b.n	800b9a8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9aa:	f002 fb33 	bl	800e014 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b9ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d302      	bcc.n	800b9c0 <xQueueGenericSend+0xd4>
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	2b02      	cmp	r3, #2
 800b9be:	d129      	bne.n	800ba14 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b9c0:	683a      	ldr	r2, [r7, #0]
 800b9c2:	68b9      	ldr	r1, [r7, #8]
 800b9c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b9c6:	f000 fc5e 	bl	800c286 <prvCopyDataToQueue>
 800b9ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d010      	beq.n	800b9f6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d6:	3324      	adds	r3, #36	; 0x24
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f001 faf1 	bl	800cfc0 <xTaskRemoveFromEventList>
 800b9de:	4603      	mov	r3, r0
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d013      	beq.n	800ba0c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b9e4:	4b3f      	ldr	r3, [pc, #252]	; (800bae4 <xQueueGenericSend+0x1f8>)
 800b9e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9ea:	601a      	str	r2, [r3, #0]
 800b9ec:	f3bf 8f4f 	dsb	sy
 800b9f0:	f3bf 8f6f 	isb	sy
 800b9f4:	e00a      	b.n	800ba0c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b9f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d007      	beq.n	800ba0c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b9fc:	4b39      	ldr	r3, [pc, #228]	; (800bae4 <xQueueGenericSend+0x1f8>)
 800b9fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba02:	601a      	str	r2, [r3, #0]
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ba0c:	f002 fb32 	bl	800e074 <vPortExitCritical>
				return pdPASS;
 800ba10:	2301      	movs	r3, #1
 800ba12:	e063      	b.n	800badc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d103      	bne.n	800ba22 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba1a:	f002 fb2b 	bl	800e074 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	e05c      	b.n	800badc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d106      	bne.n	800ba36 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba28:	f107 0314 	add.w	r3, r7, #20
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f001 fb2b 	bl	800d088 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba32:	2301      	movs	r3, #1
 800ba34:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba36:	f002 fb1d 	bl	800e074 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba3a:	f001 f897 	bl	800cb6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba3e:	f002 fae9 	bl	800e014 <vPortEnterCritical>
 800ba42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba44:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba48:	b25b      	sxtb	r3, r3
 800ba4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba4e:	d103      	bne.n	800ba58 <xQueueGenericSend+0x16c>
 800ba50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba52:	2200      	movs	r2, #0
 800ba54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba5a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba5e:	b25b      	sxtb	r3, r3
 800ba60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba64:	d103      	bne.n	800ba6e <xQueueGenericSend+0x182>
 800ba66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba68:	2200      	movs	r2, #0
 800ba6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba6e:	f002 fb01 	bl	800e074 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ba72:	1d3a      	adds	r2, r7, #4
 800ba74:	f107 0314 	add.w	r3, r7, #20
 800ba78:	4611      	mov	r1, r2
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	f001 fb1a 	bl	800d0b4 <xTaskCheckForTimeOut>
 800ba80:	4603      	mov	r3, r0
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d124      	bne.n	800bad0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ba86:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ba88:	f000 fcf5 	bl	800c476 <prvIsQueueFull>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d018      	beq.n	800bac4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ba92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba94:	3310      	adds	r3, #16
 800ba96:	687a      	ldr	r2, [r7, #4]
 800ba98:	4611      	mov	r1, r2
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f001 fa40 	bl	800cf20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800baa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800baa2:	f000 fc80 	bl	800c3a6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800baa6:	f001 f86f 	bl	800cb88 <xTaskResumeAll>
 800baaa:	4603      	mov	r3, r0
 800baac:	2b00      	cmp	r3, #0
 800baae:	f47f af7c 	bne.w	800b9aa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bab2:	4b0c      	ldr	r3, [pc, #48]	; (800bae4 <xQueueGenericSend+0x1f8>)
 800bab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bab8:	601a      	str	r2, [r3, #0]
 800baba:	f3bf 8f4f 	dsb	sy
 800babe:	f3bf 8f6f 	isb	sy
 800bac2:	e772      	b.n	800b9aa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bac4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bac6:	f000 fc6e 	bl	800c3a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800baca:	f001 f85d 	bl	800cb88 <xTaskResumeAll>
 800bace:	e76c      	b.n	800b9aa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bad0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bad2:	f000 fc68 	bl	800c3a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bad6:	f001 f857 	bl	800cb88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bada:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800badc:	4618      	mov	r0, r3
 800bade:	3738      	adds	r7, #56	; 0x38
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd80      	pop	{r7, pc}
 800bae4:	e000ed04 	.word	0xe000ed04

0800bae8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b090      	sub	sp, #64	; 0x40
 800baec:	af00      	add	r7, sp, #0
 800baee:	60f8      	str	r0, [r7, #12]
 800baf0:	60b9      	str	r1, [r7, #8]
 800baf2:	607a      	str	r2, [r7, #4]
 800baf4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800bafa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d10a      	bne.n	800bb16 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800bb00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb04:	f383 8811 	msr	BASEPRI, r3
 800bb08:	f3bf 8f6f 	isb	sy
 800bb0c:	f3bf 8f4f 	dsb	sy
 800bb10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb12:	bf00      	nop
 800bb14:	e7fe      	b.n	800bb14 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d103      	bne.n	800bb24 <xQueueGenericSendFromISR+0x3c>
 800bb1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d101      	bne.n	800bb28 <xQueueGenericSendFromISR+0x40>
 800bb24:	2301      	movs	r3, #1
 800bb26:	e000      	b.n	800bb2a <xQueueGenericSendFromISR+0x42>
 800bb28:	2300      	movs	r3, #0
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d10a      	bne.n	800bb44 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800bb2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb32:	f383 8811 	msr	BASEPRI, r3
 800bb36:	f3bf 8f6f 	isb	sy
 800bb3a:	f3bf 8f4f 	dsb	sy
 800bb3e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bb40:	bf00      	nop
 800bb42:	e7fe      	b.n	800bb42 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb44:	683b      	ldr	r3, [r7, #0]
 800bb46:	2b02      	cmp	r3, #2
 800bb48:	d103      	bne.n	800bb52 <xQueueGenericSendFromISR+0x6a>
 800bb4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb4e:	2b01      	cmp	r3, #1
 800bb50:	d101      	bne.n	800bb56 <xQueueGenericSendFromISR+0x6e>
 800bb52:	2301      	movs	r3, #1
 800bb54:	e000      	b.n	800bb58 <xQueueGenericSendFromISR+0x70>
 800bb56:	2300      	movs	r3, #0
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d10a      	bne.n	800bb72 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800bb5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb60:	f383 8811 	msr	BASEPRI, r3
 800bb64:	f3bf 8f6f 	isb	sy
 800bb68:	f3bf 8f4f 	dsb	sy
 800bb6c:	623b      	str	r3, [r7, #32]
}
 800bb6e:	bf00      	nop
 800bb70:	e7fe      	b.n	800bb70 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bb72:	f002 fb31 	bl	800e1d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bb76:	f3ef 8211 	mrs	r2, BASEPRI
 800bb7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb7e:	f383 8811 	msr	BASEPRI, r3
 800bb82:	f3bf 8f6f 	isb	sy
 800bb86:	f3bf 8f4f 	dsb	sy
 800bb8a:	61fa      	str	r2, [r7, #28]
 800bb8c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bb8e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bb90:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bb92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb9a:	429a      	cmp	r2, r3
 800bb9c:	d302      	bcc.n	800bba4 <xQueueGenericSendFromISR+0xbc>
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	2b02      	cmp	r3, #2
 800bba2:	d12f      	bne.n	800bc04 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bba6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bbae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbb2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbb4:	683a      	ldr	r2, [r7, #0]
 800bbb6:	68b9      	ldr	r1, [r7, #8]
 800bbb8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bbba:	f000 fb64 	bl	800c286 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bbbe:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800bbc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbc6:	d112      	bne.n	800bbee <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d016      	beq.n	800bbfe <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbd2:	3324      	adds	r3, #36	; 0x24
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f001 f9f3 	bl	800cfc0 <xTaskRemoveFromEventList>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d00e      	beq.n	800bbfe <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d00b      	beq.n	800bbfe <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2201      	movs	r2, #1
 800bbea:	601a      	str	r2, [r3, #0]
 800bbec:	e007      	b.n	800bbfe <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bbee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	b25a      	sxtb	r2, r3
 800bbf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bbfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bbfe:	2301      	movs	r3, #1
 800bc00:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800bc02:	e001      	b.n	800bc08 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bc04:	2300      	movs	r3, #0
 800bc06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc0a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800bc12:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800bc16:	4618      	mov	r0, r3
 800bc18:	3740      	adds	r7, #64	; 0x40
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}

0800bc1e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bc1e:	b580      	push	{r7, lr}
 800bc20:	b08e      	sub	sp, #56	; 0x38
 800bc22:	af00      	add	r7, sp, #0
 800bc24:	6078      	str	r0, [r7, #4]
 800bc26:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bc2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d10a      	bne.n	800bc48 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800bc32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc36:	f383 8811 	msr	BASEPRI, r3
 800bc3a:	f3bf 8f6f 	isb	sy
 800bc3e:	f3bf 8f4f 	dsb	sy
 800bc42:	623b      	str	r3, [r7, #32]
}
 800bc44:	bf00      	nop
 800bc46:	e7fe      	b.n	800bc46 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bc48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d00a      	beq.n	800bc66 <xQueueGiveFromISR+0x48>
	__asm volatile
 800bc50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc54:	f383 8811 	msr	BASEPRI, r3
 800bc58:	f3bf 8f6f 	isb	sy
 800bc5c:	f3bf 8f4f 	dsb	sy
 800bc60:	61fb      	str	r3, [r7, #28]
}
 800bc62:	bf00      	nop
 800bc64:	e7fe      	b.n	800bc64 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bc66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d103      	bne.n	800bc76 <xQueueGiveFromISR+0x58>
 800bc6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc70:	689b      	ldr	r3, [r3, #8]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d101      	bne.n	800bc7a <xQueueGiveFromISR+0x5c>
 800bc76:	2301      	movs	r3, #1
 800bc78:	e000      	b.n	800bc7c <xQueueGiveFromISR+0x5e>
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d10a      	bne.n	800bc96 <xQueueGiveFromISR+0x78>
	__asm volatile
 800bc80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc84:	f383 8811 	msr	BASEPRI, r3
 800bc88:	f3bf 8f6f 	isb	sy
 800bc8c:	f3bf 8f4f 	dsb	sy
 800bc90:	61bb      	str	r3, [r7, #24]
}
 800bc92:	bf00      	nop
 800bc94:	e7fe      	b.n	800bc94 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc96:	f002 fa9f 	bl	800e1d8 <vPortValidateInterruptPriority>
	__asm volatile
 800bc9a:	f3ef 8211 	mrs	r2, BASEPRI
 800bc9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca2:	f383 8811 	msr	BASEPRI, r3
 800bca6:	f3bf 8f6f 	isb	sy
 800bcaa:	f3bf 8f4f 	dsb	sy
 800bcae:	617a      	str	r2, [r7, #20]
 800bcb0:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800bcb2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bcb4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bcb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcba:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bcbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d22b      	bcs.n	800bd1e <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bcc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bccc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bcd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcd2:	1c5a      	adds	r2, r3, #1
 800bcd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd6:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bcd8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bcdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce0:	d112      	bne.n	800bd08 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d016      	beq.n	800bd18 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcec:	3324      	adds	r3, #36	; 0x24
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f001 f966 	bl	800cfc0 <xTaskRemoveFromEventList>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d00e      	beq.n	800bd18 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d00b      	beq.n	800bd18 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	2201      	movs	r2, #1
 800bd04:	601a      	str	r2, [r3, #0]
 800bd06:	e007      	b.n	800bd18 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bd08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bd0c:	3301      	adds	r3, #1
 800bd0e:	b2db      	uxtb	r3, r3
 800bd10:	b25a      	sxtb	r2, r3
 800bd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	637b      	str	r3, [r7, #52]	; 0x34
 800bd1c:	e001      	b.n	800bd22 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	637b      	str	r3, [r7, #52]	; 0x34
 800bd22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd24:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	f383 8811 	msr	BASEPRI, r3
}
 800bd2c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bd2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bd30:	4618      	mov	r0, r3
 800bd32:	3738      	adds	r7, #56	; 0x38
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}

0800bd38 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b08c      	sub	sp, #48	; 0x30
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	60f8      	str	r0, [r7, #12]
 800bd40:	60b9      	str	r1, [r7, #8]
 800bd42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bd44:	2300      	movs	r3, #0
 800bd46:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bd4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d10a      	bne.n	800bd68 <xQueueReceive+0x30>
	__asm volatile
 800bd52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd56:	f383 8811 	msr	BASEPRI, r3
 800bd5a:	f3bf 8f6f 	isb	sy
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	623b      	str	r3, [r7, #32]
}
 800bd64:	bf00      	nop
 800bd66:	e7fe      	b.n	800bd66 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bd68:	68bb      	ldr	r3, [r7, #8]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d103      	bne.n	800bd76 <xQueueReceive+0x3e>
 800bd6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d101      	bne.n	800bd7a <xQueueReceive+0x42>
 800bd76:	2301      	movs	r3, #1
 800bd78:	e000      	b.n	800bd7c <xQueueReceive+0x44>
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d10a      	bne.n	800bd96 <xQueueReceive+0x5e>
	__asm volatile
 800bd80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd84:	f383 8811 	msr	BASEPRI, r3
 800bd88:	f3bf 8f6f 	isb	sy
 800bd8c:	f3bf 8f4f 	dsb	sy
 800bd90:	61fb      	str	r3, [r7, #28]
}
 800bd92:	bf00      	nop
 800bd94:	e7fe      	b.n	800bd94 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bd96:	f001 fae5 	bl	800d364 <xTaskGetSchedulerState>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d102      	bne.n	800bda6 <xQueueReceive+0x6e>
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d101      	bne.n	800bdaa <xQueueReceive+0x72>
 800bda6:	2301      	movs	r3, #1
 800bda8:	e000      	b.n	800bdac <xQueueReceive+0x74>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d10a      	bne.n	800bdc6 <xQueueReceive+0x8e>
	__asm volatile
 800bdb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb4:	f383 8811 	msr	BASEPRI, r3
 800bdb8:	f3bf 8f6f 	isb	sy
 800bdbc:	f3bf 8f4f 	dsb	sy
 800bdc0:	61bb      	str	r3, [r7, #24]
}
 800bdc2:	bf00      	nop
 800bdc4:	e7fe      	b.n	800bdc4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bdc6:	f002 f925 	bl	800e014 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bdca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bdd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	d01f      	beq.n	800be16 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bdd6:	68b9      	ldr	r1, [r7, #8]
 800bdd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bdda:	f000 fabe 	bl	800c35a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bdde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bde0:	1e5a      	subs	r2, r3, #1
 800bde2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bde6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde8:	691b      	ldr	r3, [r3, #16]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d00f      	beq.n	800be0e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bdee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf0:	3310      	adds	r3, #16
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f001 f8e4 	bl	800cfc0 <xTaskRemoveFromEventList>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d007      	beq.n	800be0e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bdfe:	4b3d      	ldr	r3, [pc, #244]	; (800bef4 <xQueueReceive+0x1bc>)
 800be00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be04:	601a      	str	r2, [r3, #0]
 800be06:	f3bf 8f4f 	dsb	sy
 800be0a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800be0e:	f002 f931 	bl	800e074 <vPortExitCritical>
				return pdPASS;
 800be12:	2301      	movs	r3, #1
 800be14:	e069      	b.n	800beea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d103      	bne.n	800be24 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800be1c:	f002 f92a 	bl	800e074 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800be20:	2300      	movs	r3, #0
 800be22:	e062      	b.n	800beea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800be24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be26:	2b00      	cmp	r3, #0
 800be28:	d106      	bne.n	800be38 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800be2a:	f107 0310 	add.w	r3, r7, #16
 800be2e:	4618      	mov	r0, r3
 800be30:	f001 f92a 	bl	800d088 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800be34:	2301      	movs	r3, #1
 800be36:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800be38:	f002 f91c 	bl	800e074 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800be3c:	f000 fe96 	bl	800cb6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800be40:	f002 f8e8 	bl	800e014 <vPortEnterCritical>
 800be44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800be4a:	b25b      	sxtb	r3, r3
 800be4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be50:	d103      	bne.n	800be5a <xQueueReceive+0x122>
 800be52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be54:	2200      	movs	r2, #0
 800be56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800be5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800be60:	b25b      	sxtb	r3, r3
 800be62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be66:	d103      	bne.n	800be70 <xQueueReceive+0x138>
 800be68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be6a:	2200      	movs	r2, #0
 800be6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800be70:	f002 f900 	bl	800e074 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800be74:	1d3a      	adds	r2, r7, #4
 800be76:	f107 0310 	add.w	r3, r7, #16
 800be7a:	4611      	mov	r1, r2
 800be7c:	4618      	mov	r0, r3
 800be7e:	f001 f919 	bl	800d0b4 <xTaskCheckForTimeOut>
 800be82:	4603      	mov	r3, r0
 800be84:	2b00      	cmp	r3, #0
 800be86:	d123      	bne.n	800bed0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800be88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be8a:	f000 fade 	bl	800c44a <prvIsQueueEmpty>
 800be8e:	4603      	mov	r3, r0
 800be90:	2b00      	cmp	r3, #0
 800be92:	d017      	beq.n	800bec4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800be94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be96:	3324      	adds	r3, #36	; 0x24
 800be98:	687a      	ldr	r2, [r7, #4]
 800be9a:	4611      	mov	r1, r2
 800be9c:	4618      	mov	r0, r3
 800be9e:	f001 f83f 	bl	800cf20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bea2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bea4:	f000 fa7f 	bl	800c3a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bea8:	f000 fe6e 	bl	800cb88 <xTaskResumeAll>
 800beac:	4603      	mov	r3, r0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d189      	bne.n	800bdc6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800beb2:	4b10      	ldr	r3, [pc, #64]	; (800bef4 <xQueueReceive+0x1bc>)
 800beb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beb8:	601a      	str	r2, [r3, #0]
 800beba:	f3bf 8f4f 	dsb	sy
 800bebe:	f3bf 8f6f 	isb	sy
 800bec2:	e780      	b.n	800bdc6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bec4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bec6:	f000 fa6e 	bl	800c3a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800beca:	f000 fe5d 	bl	800cb88 <xTaskResumeAll>
 800bece:	e77a      	b.n	800bdc6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bed0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bed2:	f000 fa68 	bl	800c3a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bed6:	f000 fe57 	bl	800cb88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800beda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bedc:	f000 fab5 	bl	800c44a <prvIsQueueEmpty>
 800bee0:	4603      	mov	r3, r0
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	f43f af6f 	beq.w	800bdc6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bee8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800beea:	4618      	mov	r0, r3
 800beec:	3730      	adds	r7, #48	; 0x30
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}
 800bef2:	bf00      	nop
 800bef4:	e000ed04 	.word	0xe000ed04

0800bef8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b08e      	sub	sp, #56	; 0x38
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
 800bf00:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf02:	2300      	movs	r3, #0
 800bf04:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d10a      	bne.n	800bf2a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800bf14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf18:	f383 8811 	msr	BASEPRI, r3
 800bf1c:	f3bf 8f6f 	isb	sy
 800bf20:	f3bf 8f4f 	dsb	sy
 800bf24:	623b      	str	r3, [r7, #32]
}
 800bf26:	bf00      	nop
 800bf28:	e7fe      	b.n	800bf28 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bf2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d00a      	beq.n	800bf48 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800bf32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf36:	f383 8811 	msr	BASEPRI, r3
 800bf3a:	f3bf 8f6f 	isb	sy
 800bf3e:	f3bf 8f4f 	dsb	sy
 800bf42:	61fb      	str	r3, [r7, #28]
}
 800bf44:	bf00      	nop
 800bf46:	e7fe      	b.n	800bf46 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf48:	f001 fa0c 	bl	800d364 <xTaskGetSchedulerState>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d102      	bne.n	800bf58 <xQueueSemaphoreTake+0x60>
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d101      	bne.n	800bf5c <xQueueSemaphoreTake+0x64>
 800bf58:	2301      	movs	r3, #1
 800bf5a:	e000      	b.n	800bf5e <xQueueSemaphoreTake+0x66>
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d10a      	bne.n	800bf78 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800bf62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf66:	f383 8811 	msr	BASEPRI, r3
 800bf6a:	f3bf 8f6f 	isb	sy
 800bf6e:	f3bf 8f4f 	dsb	sy
 800bf72:	61bb      	str	r3, [r7, #24]
}
 800bf74:	bf00      	nop
 800bf76:	e7fe      	b.n	800bf76 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf78:	f002 f84c 	bl	800e014 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bf7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf80:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bf82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d024      	beq.n	800bfd2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bf88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf8a:	1e5a      	subs	r2, r3, #1
 800bf8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf8e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d104      	bne.n	800bfa2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bf98:	f001 fb5a 	bl	800d650 <pvTaskIncrementMutexHeldCount>
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bfa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa4:	691b      	ldr	r3, [r3, #16]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d00f      	beq.n	800bfca <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfac:	3310      	adds	r3, #16
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f001 f806 	bl	800cfc0 <xTaskRemoveFromEventList>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d007      	beq.n	800bfca <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfba:	4b54      	ldr	r3, [pc, #336]	; (800c10c <xQueueSemaphoreTake+0x214>)
 800bfbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfc0:	601a      	str	r2, [r3, #0]
 800bfc2:	f3bf 8f4f 	dsb	sy
 800bfc6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bfca:	f002 f853 	bl	800e074 <vPortExitCritical>
				return pdPASS;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	e097      	b.n	800c102 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfd2:	683b      	ldr	r3, [r7, #0]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d111      	bne.n	800bffc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bfd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d00a      	beq.n	800bff4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800bfde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfe2:	f383 8811 	msr	BASEPRI, r3
 800bfe6:	f3bf 8f6f 	isb	sy
 800bfea:	f3bf 8f4f 	dsb	sy
 800bfee:	617b      	str	r3, [r7, #20]
}
 800bff0:	bf00      	nop
 800bff2:	e7fe      	b.n	800bff2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bff4:	f002 f83e 	bl	800e074 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bff8:	2300      	movs	r3, #0
 800bffa:	e082      	b.n	800c102 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d106      	bne.n	800c010 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c002:	f107 030c 	add.w	r3, r7, #12
 800c006:	4618      	mov	r0, r3
 800c008:	f001 f83e 	bl	800d088 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c00c:	2301      	movs	r3, #1
 800c00e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c010:	f002 f830 	bl	800e074 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c014:	f000 fdaa 	bl	800cb6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c018:	f001 fffc 	bl	800e014 <vPortEnterCritical>
 800c01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c01e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c022:	b25b      	sxtb	r3, r3
 800c024:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c028:	d103      	bne.n	800c032 <xQueueSemaphoreTake+0x13a>
 800c02a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c02c:	2200      	movs	r2, #0
 800c02e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c034:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c038:	b25b      	sxtb	r3, r3
 800c03a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c03e:	d103      	bne.n	800c048 <xQueueSemaphoreTake+0x150>
 800c040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c042:	2200      	movs	r2, #0
 800c044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c048:	f002 f814 	bl	800e074 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c04c:	463a      	mov	r2, r7
 800c04e:	f107 030c 	add.w	r3, r7, #12
 800c052:	4611      	mov	r1, r2
 800c054:	4618      	mov	r0, r3
 800c056:	f001 f82d 	bl	800d0b4 <xTaskCheckForTimeOut>
 800c05a:	4603      	mov	r3, r0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d132      	bne.n	800c0c6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c060:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c062:	f000 f9f2 	bl	800c44a <prvIsQueueEmpty>
 800c066:	4603      	mov	r3, r0
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d026      	beq.n	800c0ba <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c06c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d109      	bne.n	800c088 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800c074:	f001 ffce 	bl	800e014 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c07a:	689b      	ldr	r3, [r3, #8]
 800c07c:	4618      	mov	r0, r3
 800c07e:	f001 f98f 	bl	800d3a0 <xTaskPriorityInherit>
 800c082:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c084:	f001 fff6 	bl	800e074 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c08a:	3324      	adds	r3, #36	; 0x24
 800c08c:	683a      	ldr	r2, [r7, #0]
 800c08e:	4611      	mov	r1, r2
 800c090:	4618      	mov	r0, r3
 800c092:	f000 ff45 	bl	800cf20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c096:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c098:	f000 f985 	bl	800c3a6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c09c:	f000 fd74 	bl	800cb88 <xTaskResumeAll>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	f47f af68 	bne.w	800bf78 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800c0a8:	4b18      	ldr	r3, [pc, #96]	; (800c10c <xQueueSemaphoreTake+0x214>)
 800c0aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0ae:	601a      	str	r2, [r3, #0]
 800c0b0:	f3bf 8f4f 	dsb	sy
 800c0b4:	f3bf 8f6f 	isb	sy
 800c0b8:	e75e      	b.n	800bf78 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c0ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0bc:	f000 f973 	bl	800c3a6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0c0:	f000 fd62 	bl	800cb88 <xTaskResumeAll>
 800c0c4:	e758      	b.n	800bf78 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c0c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0c8:	f000 f96d 	bl	800c3a6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0cc:	f000 fd5c 	bl	800cb88 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0d2:	f000 f9ba 	bl	800c44a <prvIsQueueEmpty>
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	f43f af4d 	beq.w	800bf78 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c0de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d00d      	beq.n	800c100 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800c0e4:	f001 ff96 	bl	800e014 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c0e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0ea:	f000 f8b4 	bl	800c256 <prvGetDisinheritPriorityAfterTimeout>
 800c0ee:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c0f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0f2:	689b      	ldr	r3, [r3, #8]
 800c0f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f001 fa28 	bl	800d54c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c0fc:	f001 ffba 	bl	800e074 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c100:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c102:	4618      	mov	r0, r3
 800c104:	3738      	adds	r7, #56	; 0x38
 800c106:	46bd      	mov	sp, r7
 800c108:	bd80      	pop	{r7, pc}
 800c10a:	bf00      	nop
 800c10c:	e000ed04 	.word	0xe000ed04

0800c110 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b08e      	sub	sp, #56	; 0x38
 800c114:	af00      	add	r7, sp, #0
 800c116:	60f8      	str	r0, [r7, #12]
 800c118:	60b9      	str	r1, [r7, #8]
 800c11a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c122:	2b00      	cmp	r3, #0
 800c124:	d10a      	bne.n	800c13c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	f3bf 8f6f 	isb	sy
 800c132:	f3bf 8f4f 	dsb	sy
 800c136:	623b      	str	r3, [r7, #32]
}
 800c138:	bf00      	nop
 800c13a:	e7fe      	b.n	800c13a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c13c:	68bb      	ldr	r3, [r7, #8]
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d103      	bne.n	800c14a <xQueueReceiveFromISR+0x3a>
 800c142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c146:	2b00      	cmp	r3, #0
 800c148:	d101      	bne.n	800c14e <xQueueReceiveFromISR+0x3e>
 800c14a:	2301      	movs	r3, #1
 800c14c:	e000      	b.n	800c150 <xQueueReceiveFromISR+0x40>
 800c14e:	2300      	movs	r3, #0
 800c150:	2b00      	cmp	r3, #0
 800c152:	d10a      	bne.n	800c16a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800c154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c158:	f383 8811 	msr	BASEPRI, r3
 800c15c:	f3bf 8f6f 	isb	sy
 800c160:	f3bf 8f4f 	dsb	sy
 800c164:	61fb      	str	r3, [r7, #28]
}
 800c166:	bf00      	nop
 800c168:	e7fe      	b.n	800c168 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c16a:	f002 f835 	bl	800e1d8 <vPortValidateInterruptPriority>
	__asm volatile
 800c16e:	f3ef 8211 	mrs	r2, BASEPRI
 800c172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c176:	f383 8811 	msr	BASEPRI, r3
 800c17a:	f3bf 8f6f 	isb	sy
 800c17e:	f3bf 8f4f 	dsb	sy
 800c182:	61ba      	str	r2, [r7, #24]
 800c184:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c186:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c188:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c18a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c18c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c18e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c192:	2b00      	cmp	r3, #0
 800c194:	d02f      	beq.n	800c1f6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c198:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c19c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c1a0:	68b9      	ldr	r1, [r7, #8]
 800c1a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c1a4:	f000 f8d9 	bl	800c35a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1aa:	1e5a      	subs	r2, r3, #1
 800c1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c1b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c1b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1b8:	d112      	bne.n	800c1e0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1bc:	691b      	ldr	r3, [r3, #16]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d016      	beq.n	800c1f0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c4:	3310      	adds	r3, #16
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f000 fefa 	bl	800cfc0 <xTaskRemoveFromEventList>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d00e      	beq.n	800c1f0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d00b      	beq.n	800c1f0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	601a      	str	r2, [r3, #0]
 800c1de:	e007      	b.n	800c1f0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c1e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c1e4:	3301      	adds	r3, #1
 800c1e6:	b2db      	uxtb	r3, r3
 800c1e8:	b25a      	sxtb	r2, r3
 800c1ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c1f0:	2301      	movs	r3, #1
 800c1f2:	637b      	str	r3, [r7, #52]	; 0x34
 800c1f4:	e001      	b.n	800c1fa <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	637b      	str	r3, [r7, #52]	; 0x34
 800c1fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1fc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	f383 8811 	msr	BASEPRI, r3
}
 800c204:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c206:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3738      	adds	r7, #56	; 0x38
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b084      	sub	sp, #16
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d10a      	bne.n	800c238 <vQueueDelete+0x28>
	__asm volatile
 800c222:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c226:	f383 8811 	msr	BASEPRI, r3
 800c22a:	f3bf 8f6f 	isb	sy
 800c22e:	f3bf 8f4f 	dsb	sy
 800c232:	60bb      	str	r3, [r7, #8]
}
 800c234:	bf00      	nop
 800c236:	e7fe      	b.n	800c236 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c238:	68f8      	ldr	r0, [r7, #12]
 800c23a:	f000 f95f 	bl	800c4fc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c244:	2b00      	cmp	r3, #0
 800c246:	d102      	bne.n	800c24e <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800c248:	68f8      	ldr	r0, [r7, #12]
 800c24a:	f002 f8d1 	bl	800e3f0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c24e:	bf00      	nop
 800c250:	3710      	adds	r7, #16
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}

0800c256 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c256:	b480      	push	{r7}
 800c258:	b085      	sub	sp, #20
 800c25a:	af00      	add	r7, sp, #0
 800c25c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c262:	2b00      	cmp	r3, #0
 800c264:	d006      	beq.n	800c274 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800c270:	60fb      	str	r3, [r7, #12]
 800c272:	e001      	b.n	800c278 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c274:	2300      	movs	r3, #0
 800c276:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c278:	68fb      	ldr	r3, [r7, #12]
	}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3714      	adds	r7, #20
 800c27e:	46bd      	mov	sp, r7
 800c280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c284:	4770      	bx	lr

0800c286 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c286:	b580      	push	{r7, lr}
 800c288:	b086      	sub	sp, #24
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	60f8      	str	r0, [r7, #12]
 800c28e:	60b9      	str	r1, [r7, #8]
 800c290:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c292:	2300      	movs	r3, #0
 800c294:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c29a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d10d      	bne.n	800c2c0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d14d      	bne.n	800c348 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	689b      	ldr	r3, [r3, #8]
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f001 f8dd 	bl	800d470 <xTaskPriorityDisinherit>
 800c2b6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	609a      	str	r2, [r3, #8]
 800c2be:	e043      	b.n	800c348 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d119      	bne.n	800c2fa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6858      	ldr	r0, [r3, #4]
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2ce:	461a      	mov	r2, r3
 800c2d0:	68b9      	ldr	r1, [r7, #8]
 800c2d2:	f002 f9d7 	bl	800e684 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	685a      	ldr	r2, [r3, #4]
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2de:	441a      	add	r2, r3
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	685a      	ldr	r2, [r3, #4]
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	689b      	ldr	r3, [r3, #8]
 800c2ec:	429a      	cmp	r2, r3
 800c2ee:	d32b      	bcc.n	800c348 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	681a      	ldr	r2, [r3, #0]
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	605a      	str	r2, [r3, #4]
 800c2f8:	e026      	b.n	800c348 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	68d8      	ldr	r0, [r3, #12]
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c302:	461a      	mov	r2, r3
 800c304:	68b9      	ldr	r1, [r7, #8]
 800c306:	f002 f9bd 	bl	800e684 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	68da      	ldr	r2, [r3, #12]
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c312:	425b      	negs	r3, r3
 800c314:	441a      	add	r2, r3
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	68da      	ldr	r2, [r3, #12]
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	429a      	cmp	r2, r3
 800c324:	d207      	bcs.n	800c336 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	689a      	ldr	r2, [r3, #8]
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c32e:	425b      	negs	r3, r3
 800c330:	441a      	add	r2, r3
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2b02      	cmp	r3, #2
 800c33a:	d105      	bne.n	800c348 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c33c:	693b      	ldr	r3, [r7, #16]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d002      	beq.n	800c348 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	3b01      	subs	r3, #1
 800c346:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	1c5a      	adds	r2, r3, #1
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c350:	697b      	ldr	r3, [r7, #20]
}
 800c352:	4618      	mov	r0, r3
 800c354:	3718      	adds	r7, #24
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}

0800c35a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c35a:	b580      	push	{r7, lr}
 800c35c:	b082      	sub	sp, #8
 800c35e:	af00      	add	r7, sp, #0
 800c360:	6078      	str	r0, [r7, #4]
 800c362:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d018      	beq.n	800c39e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	68da      	ldr	r2, [r3, #12]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c374:	441a      	add	r2, r3
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	429a      	cmp	r2, r3
 800c384:	d303      	bcc.n	800c38e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681a      	ldr	r2, [r3, #0]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	68d9      	ldr	r1, [r3, #12]
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c396:	461a      	mov	r2, r3
 800c398:	6838      	ldr	r0, [r7, #0]
 800c39a:	f002 f973 	bl	800e684 <memcpy>
	}
}
 800c39e:	bf00      	nop
 800c3a0:	3708      	adds	r7, #8
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	bd80      	pop	{r7, pc}

0800c3a6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c3a6:	b580      	push	{r7, lr}
 800c3a8:	b084      	sub	sp, #16
 800c3aa:	af00      	add	r7, sp, #0
 800c3ac:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c3ae:	f001 fe31 	bl	800e014 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c3b8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3ba:	e011      	b.n	800c3e0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d012      	beq.n	800c3ea <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	3324      	adds	r3, #36	; 0x24
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	f000 fdf9 	bl	800cfc0 <xTaskRemoveFromEventList>
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d001      	beq.n	800c3d8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c3d4:	f000 fed0 	bl	800d178 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c3d8:	7bfb      	ldrb	r3, [r7, #15]
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	b2db      	uxtb	r3, r3
 800c3de:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c3e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	dce9      	bgt.n	800c3bc <prvUnlockQueue+0x16>
 800c3e8:	e000      	b.n	800c3ec <prvUnlockQueue+0x46>
					break;
 800c3ea:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	22ff      	movs	r2, #255	; 0xff
 800c3f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c3f4:	f001 fe3e 	bl	800e074 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c3f8:	f001 fe0c 	bl	800e014 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c402:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c404:	e011      	b.n	800c42a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d012      	beq.n	800c434 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	3310      	adds	r3, #16
 800c412:	4618      	mov	r0, r3
 800c414:	f000 fdd4 	bl	800cfc0 <xTaskRemoveFromEventList>
 800c418:	4603      	mov	r3, r0
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	d001      	beq.n	800c422 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c41e:	f000 feab 	bl	800d178 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c422:	7bbb      	ldrb	r3, [r7, #14]
 800c424:	3b01      	subs	r3, #1
 800c426:	b2db      	uxtb	r3, r3
 800c428:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c42a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	dce9      	bgt.n	800c406 <prvUnlockQueue+0x60>
 800c432:	e000      	b.n	800c436 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c434:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	22ff      	movs	r2, #255	; 0xff
 800c43a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c43e:	f001 fe19 	bl	800e074 <vPortExitCritical>
}
 800c442:	bf00      	nop
 800c444:	3710      	adds	r7, #16
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}

0800c44a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c44a:	b580      	push	{r7, lr}
 800c44c:	b084      	sub	sp, #16
 800c44e:	af00      	add	r7, sp, #0
 800c450:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c452:	f001 fddf 	bl	800e014 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d102      	bne.n	800c464 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c45e:	2301      	movs	r3, #1
 800c460:	60fb      	str	r3, [r7, #12]
 800c462:	e001      	b.n	800c468 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c464:	2300      	movs	r3, #0
 800c466:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c468:	f001 fe04 	bl	800e074 <vPortExitCritical>

	return xReturn;
 800c46c:	68fb      	ldr	r3, [r7, #12]
}
 800c46e:	4618      	mov	r0, r3
 800c470:	3710      	adds	r7, #16
 800c472:	46bd      	mov	sp, r7
 800c474:	bd80      	pop	{r7, pc}

0800c476 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c476:	b580      	push	{r7, lr}
 800c478:	b084      	sub	sp, #16
 800c47a:	af00      	add	r7, sp, #0
 800c47c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c47e:	f001 fdc9 	bl	800e014 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d102      	bne.n	800c494 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c48e:	2301      	movs	r3, #1
 800c490:	60fb      	str	r3, [r7, #12]
 800c492:	e001      	b.n	800c498 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c494:	2300      	movs	r3, #0
 800c496:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c498:	f001 fdec 	bl	800e074 <vPortExitCritical>

	return xReturn;
 800c49c:	68fb      	ldr	r3, [r7, #12]
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3710      	adds	r7, #16
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
	...

0800c4a8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b085      	sub	sp, #20
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
 800c4b0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	60fb      	str	r3, [r7, #12]
 800c4b6:	e014      	b.n	800c4e2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c4b8:	4a0f      	ldr	r2, [pc, #60]	; (800c4f8 <vQueueAddToRegistry+0x50>)
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d10b      	bne.n	800c4dc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c4c4:	490c      	ldr	r1, [pc, #48]	; (800c4f8 <vQueueAddToRegistry+0x50>)
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	683a      	ldr	r2, [r7, #0]
 800c4ca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c4ce:	4a0a      	ldr	r2, [pc, #40]	; (800c4f8 <vQueueAddToRegistry+0x50>)
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	00db      	lsls	r3, r3, #3
 800c4d4:	4413      	add	r3, r2
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c4da:	e006      	b.n	800c4ea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	3301      	adds	r3, #1
 800c4e0:	60fb      	str	r3, [r7, #12]
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	2b07      	cmp	r3, #7
 800c4e6:	d9e7      	bls.n	800c4b8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c4e8:	bf00      	nop
 800c4ea:	bf00      	nop
 800c4ec:	3714      	adds	r7, #20
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f4:	4770      	bx	lr
 800c4f6:	bf00      	nop
 800c4f8:	20002544 	.word	0x20002544

0800c4fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b085      	sub	sp, #20
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c504:	2300      	movs	r3, #0
 800c506:	60fb      	str	r3, [r7, #12]
 800c508:	e016      	b.n	800c538 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c50a:	4a10      	ldr	r2, [pc, #64]	; (800c54c <vQueueUnregisterQueue+0x50>)
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	00db      	lsls	r3, r3, #3
 800c510:	4413      	add	r3, r2
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	687a      	ldr	r2, [r7, #4]
 800c516:	429a      	cmp	r2, r3
 800c518:	d10b      	bne.n	800c532 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c51a:	4a0c      	ldr	r2, [pc, #48]	; (800c54c <vQueueUnregisterQueue+0x50>)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	2100      	movs	r1, #0
 800c520:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c524:	4a09      	ldr	r2, [pc, #36]	; (800c54c <vQueueUnregisterQueue+0x50>)
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	00db      	lsls	r3, r3, #3
 800c52a:	4413      	add	r3, r2
 800c52c:	2200      	movs	r2, #0
 800c52e:	605a      	str	r2, [r3, #4]
				break;
 800c530:	e006      	b.n	800c540 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c532:	68fb      	ldr	r3, [r7, #12]
 800c534:	3301      	adds	r3, #1
 800c536:	60fb      	str	r3, [r7, #12]
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	2b07      	cmp	r3, #7
 800c53c:	d9e5      	bls.n	800c50a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c53e:	bf00      	nop
 800c540:	bf00      	nop
 800c542:	3714      	adds	r7, #20
 800c544:	46bd      	mov	sp, r7
 800c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54a:	4770      	bx	lr
 800c54c:	20002544 	.word	0x20002544

0800c550 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c550:	b580      	push	{r7, lr}
 800c552:	b086      	sub	sp, #24
 800c554:	af00      	add	r7, sp, #0
 800c556:	60f8      	str	r0, [r7, #12]
 800c558:	60b9      	str	r1, [r7, #8]
 800c55a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c560:	f001 fd58 	bl	800e014 <vPortEnterCritical>
 800c564:	697b      	ldr	r3, [r7, #20]
 800c566:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c56a:	b25b      	sxtb	r3, r3
 800c56c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c570:	d103      	bne.n	800c57a <vQueueWaitForMessageRestricted+0x2a>
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	2200      	movs	r2, #0
 800c576:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c57a:	697b      	ldr	r3, [r7, #20]
 800c57c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c580:	b25b      	sxtb	r3, r3
 800c582:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c586:	d103      	bne.n	800c590 <vQueueWaitForMessageRestricted+0x40>
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	2200      	movs	r2, #0
 800c58c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c590:	f001 fd70 	bl	800e074 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c594:	697b      	ldr	r3, [r7, #20]
 800c596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d106      	bne.n	800c5aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	3324      	adds	r3, #36	; 0x24
 800c5a0:	687a      	ldr	r2, [r7, #4]
 800c5a2:	68b9      	ldr	r1, [r7, #8]
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f000 fcdf 	bl	800cf68 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c5aa:	6978      	ldr	r0, [r7, #20]
 800c5ac:	f7ff fefb 	bl	800c3a6 <prvUnlockQueue>
	}
 800c5b0:	bf00      	nop
 800c5b2:	3718      	adds	r7, #24
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	bd80      	pop	{r7, pc}

0800c5b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b08e      	sub	sp, #56	; 0x38
 800c5bc:	af04      	add	r7, sp, #16
 800c5be:	60f8      	str	r0, [r7, #12]
 800c5c0:	60b9      	str	r1, [r7, #8]
 800c5c2:	607a      	str	r2, [r7, #4]
 800c5c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c5c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d10a      	bne.n	800c5e2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800c5cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5d0:	f383 8811 	msr	BASEPRI, r3
 800c5d4:	f3bf 8f6f 	isb	sy
 800c5d8:	f3bf 8f4f 	dsb	sy
 800c5dc:	623b      	str	r3, [r7, #32]
}
 800c5de:	bf00      	nop
 800c5e0:	e7fe      	b.n	800c5e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c5e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d10a      	bne.n	800c5fe <xTaskCreateStatic+0x46>
	__asm volatile
 800c5e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ec:	f383 8811 	msr	BASEPRI, r3
 800c5f0:	f3bf 8f6f 	isb	sy
 800c5f4:	f3bf 8f4f 	dsb	sy
 800c5f8:	61fb      	str	r3, [r7, #28]
}
 800c5fa:	bf00      	nop
 800c5fc:	e7fe      	b.n	800c5fc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c5fe:	23bc      	movs	r3, #188	; 0xbc
 800c600:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c602:	693b      	ldr	r3, [r7, #16]
 800c604:	2bbc      	cmp	r3, #188	; 0xbc
 800c606:	d00a      	beq.n	800c61e <xTaskCreateStatic+0x66>
	__asm volatile
 800c608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c60c:	f383 8811 	msr	BASEPRI, r3
 800c610:	f3bf 8f6f 	isb	sy
 800c614:	f3bf 8f4f 	dsb	sy
 800c618:	61bb      	str	r3, [r7, #24]
}
 800c61a:	bf00      	nop
 800c61c:	e7fe      	b.n	800c61c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c61e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c622:	2b00      	cmp	r3, #0
 800c624:	d01e      	beq.n	800c664 <xTaskCreateStatic+0xac>
 800c626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d01b      	beq.n	800c664 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c62e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c632:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c634:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c638:	2202      	movs	r2, #2
 800c63a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c63e:	2300      	movs	r3, #0
 800c640:	9303      	str	r3, [sp, #12]
 800c642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c644:	9302      	str	r3, [sp, #8]
 800c646:	f107 0314 	add.w	r3, r7, #20
 800c64a:	9301      	str	r3, [sp, #4]
 800c64c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c64e:	9300      	str	r3, [sp, #0]
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	687a      	ldr	r2, [r7, #4]
 800c654:	68b9      	ldr	r1, [r7, #8]
 800c656:	68f8      	ldr	r0, [r7, #12]
 800c658:	f000 f850 	bl	800c6fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c65c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c65e:	f000 f8f3 	bl	800c848 <prvAddNewTaskToReadyList>
 800c662:	e001      	b.n	800c668 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c664:	2300      	movs	r3, #0
 800c666:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c668:	697b      	ldr	r3, [r7, #20]
	}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3728      	adds	r7, #40	; 0x28
 800c66e:	46bd      	mov	sp, r7
 800c670:	bd80      	pop	{r7, pc}

0800c672 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c672:	b580      	push	{r7, lr}
 800c674:	b08c      	sub	sp, #48	; 0x30
 800c676:	af04      	add	r7, sp, #16
 800c678:	60f8      	str	r0, [r7, #12]
 800c67a:	60b9      	str	r1, [r7, #8]
 800c67c:	603b      	str	r3, [r7, #0]
 800c67e:	4613      	mov	r3, r2
 800c680:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c682:	88fb      	ldrh	r3, [r7, #6]
 800c684:	009b      	lsls	r3, r3, #2
 800c686:	4618      	mov	r0, r3
 800c688:	f001 fde6 	bl	800e258 <pvPortMalloc>
 800c68c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c68e:	697b      	ldr	r3, [r7, #20]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d00e      	beq.n	800c6b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c694:	20bc      	movs	r0, #188	; 0xbc
 800c696:	f001 fddf 	bl	800e258 <pvPortMalloc>
 800c69a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c69c:	69fb      	ldr	r3, [r7, #28]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d003      	beq.n	800c6aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c6a2:	69fb      	ldr	r3, [r7, #28]
 800c6a4:	697a      	ldr	r2, [r7, #20]
 800c6a6:	631a      	str	r2, [r3, #48]	; 0x30
 800c6a8:	e005      	b.n	800c6b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c6aa:	6978      	ldr	r0, [r7, #20]
 800c6ac:	f001 fea0 	bl	800e3f0 <vPortFree>
 800c6b0:	e001      	b.n	800c6b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c6b6:	69fb      	ldr	r3, [r7, #28]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d017      	beq.n	800c6ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	2200      	movs	r2, #0
 800c6c0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c6c4:	88fa      	ldrh	r2, [r7, #6]
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	9303      	str	r3, [sp, #12]
 800c6ca:	69fb      	ldr	r3, [r7, #28]
 800c6cc:	9302      	str	r3, [sp, #8]
 800c6ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6d0:	9301      	str	r3, [sp, #4]
 800c6d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6d4:	9300      	str	r3, [sp, #0]
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	68b9      	ldr	r1, [r7, #8]
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f000 f80e 	bl	800c6fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c6e0:	69f8      	ldr	r0, [r7, #28]
 800c6e2:	f000 f8b1 	bl	800c848 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	61bb      	str	r3, [r7, #24]
 800c6ea:	e002      	b.n	800c6f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c6ec:	f04f 33ff 	mov.w	r3, #4294967295
 800c6f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c6f2:	69bb      	ldr	r3, [r7, #24]
	}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	3720      	adds	r7, #32
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	bd80      	pop	{r7, pc}

0800c6fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b088      	sub	sp, #32
 800c700:	af00      	add	r7, sp, #0
 800c702:	60f8      	str	r0, [r7, #12]
 800c704:	60b9      	str	r1, [r7, #8]
 800c706:	607a      	str	r2, [r7, #4]
 800c708:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c70a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c70c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	009b      	lsls	r3, r3, #2
 800c712:	461a      	mov	r2, r3
 800c714:	21a5      	movs	r1, #165	; 0xa5
 800c716:	f001 ffc3 	bl	800e6a0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c71c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c724:	3b01      	subs	r3, #1
 800c726:	009b      	lsls	r3, r3, #2
 800c728:	4413      	add	r3, r2
 800c72a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c72c:	69bb      	ldr	r3, [r7, #24]
 800c72e:	f023 0307 	bic.w	r3, r3, #7
 800c732:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c734:	69bb      	ldr	r3, [r7, #24]
 800c736:	f003 0307 	and.w	r3, r3, #7
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d00a      	beq.n	800c754 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c73e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c742:	f383 8811 	msr	BASEPRI, r3
 800c746:	f3bf 8f6f 	isb	sy
 800c74a:	f3bf 8f4f 	dsb	sy
 800c74e:	617b      	str	r3, [r7, #20]
}
 800c750:	bf00      	nop
 800c752:	e7fe      	b.n	800c752 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c754:	68bb      	ldr	r3, [r7, #8]
 800c756:	2b00      	cmp	r3, #0
 800c758:	d01f      	beq.n	800c79a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c75a:	2300      	movs	r3, #0
 800c75c:	61fb      	str	r3, [r7, #28]
 800c75e:	e012      	b.n	800c786 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c760:	68ba      	ldr	r2, [r7, #8]
 800c762:	69fb      	ldr	r3, [r7, #28]
 800c764:	4413      	add	r3, r2
 800c766:	7819      	ldrb	r1, [r3, #0]
 800c768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c76a:	69fb      	ldr	r3, [r7, #28]
 800c76c:	4413      	add	r3, r2
 800c76e:	3334      	adds	r3, #52	; 0x34
 800c770:	460a      	mov	r2, r1
 800c772:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c774:	68ba      	ldr	r2, [r7, #8]
 800c776:	69fb      	ldr	r3, [r7, #28]
 800c778:	4413      	add	r3, r2
 800c77a:	781b      	ldrb	r3, [r3, #0]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d006      	beq.n	800c78e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c780:	69fb      	ldr	r3, [r7, #28]
 800c782:	3301      	adds	r3, #1
 800c784:	61fb      	str	r3, [r7, #28]
 800c786:	69fb      	ldr	r3, [r7, #28]
 800c788:	2b0f      	cmp	r3, #15
 800c78a:	d9e9      	bls.n	800c760 <prvInitialiseNewTask+0x64>
 800c78c:	e000      	b.n	800c790 <prvInitialiseNewTask+0x94>
			{
				break;
 800c78e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c792:	2200      	movs	r2, #0
 800c794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c798:	e003      	b.n	800c7a2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c79c:	2200      	movs	r2, #0
 800c79e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c7a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7a4:	2b37      	cmp	r3, #55	; 0x37
 800c7a6:	d901      	bls.n	800c7ac <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c7a8:	2337      	movs	r3, #55	; 0x37
 800c7aa:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7b0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c7b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c7b6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c7b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c7be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7c0:	3304      	adds	r3, #4
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	f7fe fda0 	bl	800b308 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c7c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ca:	3318      	adds	r3, #24
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f7fe fd9b 	bl	800b308 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c7d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7da:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c7de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c7e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7e6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7fa:	3354      	adds	r3, #84	; 0x54
 800c7fc:	2260      	movs	r2, #96	; 0x60
 800c7fe:	2100      	movs	r1, #0
 800c800:	4618      	mov	r0, r3
 800c802:	f001 ff4d 	bl	800e6a0 <memset>
 800c806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c808:	4a0c      	ldr	r2, [pc, #48]	; (800c83c <prvInitialiseNewTask+0x140>)
 800c80a:	659a      	str	r2, [r3, #88]	; 0x58
 800c80c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c80e:	4a0c      	ldr	r2, [pc, #48]	; (800c840 <prvInitialiseNewTask+0x144>)
 800c810:	65da      	str	r2, [r3, #92]	; 0x5c
 800c812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c814:	4a0b      	ldr	r2, [pc, #44]	; (800c844 <prvInitialiseNewTask+0x148>)
 800c816:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c818:	683a      	ldr	r2, [r7, #0]
 800c81a:	68f9      	ldr	r1, [r7, #12]
 800c81c:	69b8      	ldr	r0, [r7, #24]
 800c81e:	f001 facd 	bl	800ddbc <pxPortInitialiseStack>
 800c822:	4602      	mov	r2, r0
 800c824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c826:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d002      	beq.n	800c834 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c82e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c830:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c832:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c834:	bf00      	nop
 800c836:	3720      	adds	r7, #32
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}
 800c83c:	08010b78 	.word	0x08010b78
 800c840:	08010b98 	.word	0x08010b98
 800c844:	08010b58 	.word	0x08010b58

0800c848 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b082      	sub	sp, #8
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c850:	f001 fbe0 	bl	800e014 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c854:	4b2d      	ldr	r3, [pc, #180]	; (800c90c <prvAddNewTaskToReadyList+0xc4>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	3301      	adds	r3, #1
 800c85a:	4a2c      	ldr	r2, [pc, #176]	; (800c90c <prvAddNewTaskToReadyList+0xc4>)
 800c85c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c85e:	4b2c      	ldr	r3, [pc, #176]	; (800c910 <prvAddNewTaskToReadyList+0xc8>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d109      	bne.n	800c87a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c866:	4a2a      	ldr	r2, [pc, #168]	; (800c910 <prvAddNewTaskToReadyList+0xc8>)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c86c:	4b27      	ldr	r3, [pc, #156]	; (800c90c <prvAddNewTaskToReadyList+0xc4>)
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	2b01      	cmp	r3, #1
 800c872:	d110      	bne.n	800c896 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c874:	f000 fca4 	bl	800d1c0 <prvInitialiseTaskLists>
 800c878:	e00d      	b.n	800c896 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c87a:	4b26      	ldr	r3, [pc, #152]	; (800c914 <prvAddNewTaskToReadyList+0xcc>)
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d109      	bne.n	800c896 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c882:	4b23      	ldr	r3, [pc, #140]	; (800c910 <prvAddNewTaskToReadyList+0xc8>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d802      	bhi.n	800c896 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c890:	4a1f      	ldr	r2, [pc, #124]	; (800c910 <prvAddNewTaskToReadyList+0xc8>)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c896:	4b20      	ldr	r3, [pc, #128]	; (800c918 <prvAddNewTaskToReadyList+0xd0>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	3301      	adds	r3, #1
 800c89c:	4a1e      	ldr	r2, [pc, #120]	; (800c918 <prvAddNewTaskToReadyList+0xd0>)
 800c89e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c8a0:	4b1d      	ldr	r3, [pc, #116]	; (800c918 <prvAddNewTaskToReadyList+0xd0>)
 800c8a2:	681a      	ldr	r2, [r3, #0]
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8ac:	4b1b      	ldr	r3, [pc, #108]	; (800c91c <prvAddNewTaskToReadyList+0xd4>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	429a      	cmp	r2, r3
 800c8b2:	d903      	bls.n	800c8bc <prvAddNewTaskToReadyList+0x74>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8b8:	4a18      	ldr	r2, [pc, #96]	; (800c91c <prvAddNewTaskToReadyList+0xd4>)
 800c8ba:	6013      	str	r3, [r2, #0]
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8c0:	4613      	mov	r3, r2
 800c8c2:	009b      	lsls	r3, r3, #2
 800c8c4:	4413      	add	r3, r2
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	4a15      	ldr	r2, [pc, #84]	; (800c920 <prvAddNewTaskToReadyList+0xd8>)
 800c8ca:	441a      	add	r2, r3
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	3304      	adds	r3, #4
 800c8d0:	4619      	mov	r1, r3
 800c8d2:	4610      	mov	r0, r2
 800c8d4:	f7fe fd25 	bl	800b322 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c8d8:	f001 fbcc 	bl	800e074 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c8dc:	4b0d      	ldr	r3, [pc, #52]	; (800c914 <prvAddNewTaskToReadyList+0xcc>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d00e      	beq.n	800c902 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c8e4:	4b0a      	ldr	r3, [pc, #40]	; (800c910 <prvAddNewTaskToReadyList+0xc8>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8ee:	429a      	cmp	r2, r3
 800c8f0:	d207      	bcs.n	800c902 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c8f2:	4b0c      	ldr	r3, [pc, #48]	; (800c924 <prvAddNewTaskToReadyList+0xdc>)
 800c8f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8f8:	601a      	str	r2, [r3, #0]
 800c8fa:	f3bf 8f4f 	dsb	sy
 800c8fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c902:	bf00      	nop
 800c904:	3708      	adds	r7, #8
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}
 800c90a:	bf00      	nop
 800c90c:	20002a58 	.word	0x20002a58
 800c910:	20002584 	.word	0x20002584
 800c914:	20002a64 	.word	0x20002a64
 800c918:	20002a74 	.word	0x20002a74
 800c91c:	20002a60 	.word	0x20002a60
 800c920:	20002588 	.word	0x20002588
 800c924:	e000ed04 	.word	0xe000ed04

0800c928 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b08a      	sub	sp, #40	; 0x28
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
 800c930:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c932:	2300      	movs	r3, #0
 800c934:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d10a      	bne.n	800c952 <vTaskDelayUntil+0x2a>
	__asm volatile
 800c93c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c940:	f383 8811 	msr	BASEPRI, r3
 800c944:	f3bf 8f6f 	isb	sy
 800c948:	f3bf 8f4f 	dsb	sy
 800c94c:	617b      	str	r3, [r7, #20]
}
 800c94e:	bf00      	nop
 800c950:	e7fe      	b.n	800c950 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c952:	683b      	ldr	r3, [r7, #0]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d10a      	bne.n	800c96e <vTaskDelayUntil+0x46>
	__asm volatile
 800c958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c95c:	f383 8811 	msr	BASEPRI, r3
 800c960:	f3bf 8f6f 	isb	sy
 800c964:	f3bf 8f4f 	dsb	sy
 800c968:	613b      	str	r3, [r7, #16]
}
 800c96a:	bf00      	nop
 800c96c:	e7fe      	b.n	800c96c <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c96e:	4b2a      	ldr	r3, [pc, #168]	; (800ca18 <vTaskDelayUntil+0xf0>)
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d00a      	beq.n	800c98c <vTaskDelayUntil+0x64>
	__asm volatile
 800c976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c97a:	f383 8811 	msr	BASEPRI, r3
 800c97e:	f3bf 8f6f 	isb	sy
 800c982:	f3bf 8f4f 	dsb	sy
 800c986:	60fb      	str	r3, [r7, #12]
}
 800c988:	bf00      	nop
 800c98a:	e7fe      	b.n	800c98a <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c98c:	f000 f8ee 	bl	800cb6c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c990:	4b22      	ldr	r3, [pc, #136]	; (800ca1c <vTaskDelayUntil+0xf4>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	683a      	ldr	r2, [r7, #0]
 800c99c:	4413      	add	r3, r2
 800c99e:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	6a3a      	ldr	r2, [r7, #32]
 800c9a6:	429a      	cmp	r2, r3
 800c9a8:	d20b      	bcs.n	800c9c2 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	69fa      	ldr	r2, [r7, #28]
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d211      	bcs.n	800c9d8 <vTaskDelayUntil+0xb0>
 800c9b4:	69fa      	ldr	r2, [r7, #28]
 800c9b6:	6a3b      	ldr	r3, [r7, #32]
 800c9b8:	429a      	cmp	r2, r3
 800c9ba:	d90d      	bls.n	800c9d8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	627b      	str	r3, [r7, #36]	; 0x24
 800c9c0:	e00a      	b.n	800c9d8 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	69fa      	ldr	r2, [r7, #28]
 800c9c8:	429a      	cmp	r2, r3
 800c9ca:	d303      	bcc.n	800c9d4 <vTaskDelayUntil+0xac>
 800c9cc:	69fa      	ldr	r2, [r7, #28]
 800c9ce:	6a3b      	ldr	r3, [r7, #32]
 800c9d0:	429a      	cmp	r2, r3
 800c9d2:	d901      	bls.n	800c9d8 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	69fa      	ldr	r2, [r7, #28]
 800c9dc:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d006      	beq.n	800c9f2 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c9e4:	69fa      	ldr	r2, [r7, #28]
 800c9e6:	6a3b      	ldr	r3, [r7, #32]
 800c9e8:	1ad3      	subs	r3, r2, r3
 800c9ea:	2100      	movs	r1, #0
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	f000 fe43 	bl	800d678 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c9f2:	f000 f8c9 	bl	800cb88 <xTaskResumeAll>
 800c9f6:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c9f8:	69bb      	ldr	r3, [r7, #24]
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d107      	bne.n	800ca0e <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c9fe:	4b08      	ldr	r3, [pc, #32]	; (800ca20 <vTaskDelayUntil+0xf8>)
 800ca00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca04:	601a      	str	r2, [r3, #0]
 800ca06:	f3bf 8f4f 	dsb	sy
 800ca0a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca0e:	bf00      	nop
 800ca10:	3728      	adds	r7, #40	; 0x28
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	20002a80 	.word	0x20002a80
 800ca1c:	20002a5c 	.word	0x20002a5c
 800ca20:	e000ed04 	.word	0xe000ed04

0800ca24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b084      	sub	sp, #16
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d017      	beq.n	800ca66 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ca36:	4b13      	ldr	r3, [pc, #76]	; (800ca84 <vTaskDelay+0x60>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d00a      	beq.n	800ca54 <vTaskDelay+0x30>
	__asm volatile
 800ca3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca42:	f383 8811 	msr	BASEPRI, r3
 800ca46:	f3bf 8f6f 	isb	sy
 800ca4a:	f3bf 8f4f 	dsb	sy
 800ca4e:	60bb      	str	r3, [r7, #8]
}
 800ca50:	bf00      	nop
 800ca52:	e7fe      	b.n	800ca52 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ca54:	f000 f88a 	bl	800cb6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ca58:	2100      	movs	r1, #0
 800ca5a:	6878      	ldr	r0, [r7, #4]
 800ca5c:	f000 fe0c 	bl	800d678 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ca60:	f000 f892 	bl	800cb88 <xTaskResumeAll>
 800ca64:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d107      	bne.n	800ca7c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800ca6c:	4b06      	ldr	r3, [pc, #24]	; (800ca88 <vTaskDelay+0x64>)
 800ca6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca72:	601a      	str	r2, [r3, #0]
 800ca74:	f3bf 8f4f 	dsb	sy
 800ca78:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ca7c:	bf00      	nop
 800ca7e:	3710      	adds	r7, #16
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}
 800ca84:	20002a80 	.word	0x20002a80
 800ca88:	e000ed04 	.word	0xe000ed04

0800ca8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b08a      	sub	sp, #40	; 0x28
 800ca90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ca92:	2300      	movs	r3, #0
 800ca94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ca96:	2300      	movs	r3, #0
 800ca98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ca9a:	463a      	mov	r2, r7
 800ca9c:	1d39      	adds	r1, r7, #4
 800ca9e:	f107 0308 	add.w	r3, r7, #8
 800caa2:	4618      	mov	r0, r3
 800caa4:	f7fe fbdc 	bl	800b260 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800caa8:	6839      	ldr	r1, [r7, #0]
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	68ba      	ldr	r2, [r7, #8]
 800caae:	9202      	str	r2, [sp, #8]
 800cab0:	9301      	str	r3, [sp, #4]
 800cab2:	2300      	movs	r3, #0
 800cab4:	9300      	str	r3, [sp, #0]
 800cab6:	2300      	movs	r3, #0
 800cab8:	460a      	mov	r2, r1
 800caba:	4924      	ldr	r1, [pc, #144]	; (800cb4c <vTaskStartScheduler+0xc0>)
 800cabc:	4824      	ldr	r0, [pc, #144]	; (800cb50 <vTaskStartScheduler+0xc4>)
 800cabe:	f7ff fd7b 	bl	800c5b8 <xTaskCreateStatic>
 800cac2:	4603      	mov	r3, r0
 800cac4:	4a23      	ldr	r2, [pc, #140]	; (800cb54 <vTaskStartScheduler+0xc8>)
 800cac6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cac8:	4b22      	ldr	r3, [pc, #136]	; (800cb54 <vTaskStartScheduler+0xc8>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d002      	beq.n	800cad6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cad0:	2301      	movs	r3, #1
 800cad2:	617b      	str	r3, [r7, #20]
 800cad4:	e001      	b.n	800cada <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cad6:	2300      	movs	r3, #0
 800cad8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d102      	bne.n	800cae6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cae0:	f000 fe1e 	bl	800d720 <xTimerCreateTimerTask>
 800cae4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	2b01      	cmp	r3, #1
 800caea:	d11b      	bne.n	800cb24 <vTaskStartScheduler+0x98>
	__asm volatile
 800caec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caf0:	f383 8811 	msr	BASEPRI, r3
 800caf4:	f3bf 8f6f 	isb	sy
 800caf8:	f3bf 8f4f 	dsb	sy
 800cafc:	613b      	str	r3, [r7, #16]
}
 800cafe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cb00:	4b15      	ldr	r3, [pc, #84]	; (800cb58 <vTaskStartScheduler+0xcc>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	3354      	adds	r3, #84	; 0x54
 800cb06:	4a15      	ldr	r2, [pc, #84]	; (800cb5c <vTaskStartScheduler+0xd0>)
 800cb08:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cb0a:	4b15      	ldr	r3, [pc, #84]	; (800cb60 <vTaskStartScheduler+0xd4>)
 800cb0c:	f04f 32ff 	mov.w	r2, #4294967295
 800cb10:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cb12:	4b14      	ldr	r3, [pc, #80]	; (800cb64 <vTaskStartScheduler+0xd8>)
 800cb14:	2201      	movs	r2, #1
 800cb16:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cb18:	4b13      	ldr	r3, [pc, #76]	; (800cb68 <vTaskStartScheduler+0xdc>)
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cb1e:	f001 f9d7 	bl	800ded0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cb22:	e00e      	b.n	800cb42 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cb24:	697b      	ldr	r3, [r7, #20]
 800cb26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb2a:	d10a      	bne.n	800cb42 <vTaskStartScheduler+0xb6>
	__asm volatile
 800cb2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb30:	f383 8811 	msr	BASEPRI, r3
 800cb34:	f3bf 8f6f 	isb	sy
 800cb38:	f3bf 8f4f 	dsb	sy
 800cb3c:	60fb      	str	r3, [r7, #12]
}
 800cb3e:	bf00      	nop
 800cb40:	e7fe      	b.n	800cb40 <vTaskStartScheduler+0xb4>
}
 800cb42:	bf00      	nop
 800cb44:	3718      	adds	r7, #24
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}
 800cb4a:	bf00      	nop
 800cb4c:	080101bc 	.word	0x080101bc
 800cb50:	0800d191 	.word	0x0800d191
 800cb54:	20002a7c 	.word	0x20002a7c
 800cb58:	20002584 	.word	0x20002584
 800cb5c:	20000048 	.word	0x20000048
 800cb60:	20002a78 	.word	0x20002a78
 800cb64:	20002a64 	.word	0x20002a64
 800cb68:	20002a5c 	.word	0x20002a5c

0800cb6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cb70:	4b04      	ldr	r3, [pc, #16]	; (800cb84 <vTaskSuspendAll+0x18>)
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	3301      	adds	r3, #1
 800cb76:	4a03      	ldr	r2, [pc, #12]	; (800cb84 <vTaskSuspendAll+0x18>)
 800cb78:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cb7a:	bf00      	nop
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb82:	4770      	bx	lr
 800cb84:	20002a80 	.word	0x20002a80

0800cb88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b084      	sub	sp, #16
 800cb8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cb92:	2300      	movs	r3, #0
 800cb94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cb96:	4b42      	ldr	r3, [pc, #264]	; (800cca0 <xTaskResumeAll+0x118>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d10a      	bne.n	800cbb4 <xTaskResumeAll+0x2c>
	__asm volatile
 800cb9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cba2:	f383 8811 	msr	BASEPRI, r3
 800cba6:	f3bf 8f6f 	isb	sy
 800cbaa:	f3bf 8f4f 	dsb	sy
 800cbae:	603b      	str	r3, [r7, #0]
}
 800cbb0:	bf00      	nop
 800cbb2:	e7fe      	b.n	800cbb2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cbb4:	f001 fa2e 	bl	800e014 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cbb8:	4b39      	ldr	r3, [pc, #228]	; (800cca0 <xTaskResumeAll+0x118>)
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	3b01      	subs	r3, #1
 800cbbe:	4a38      	ldr	r2, [pc, #224]	; (800cca0 <xTaskResumeAll+0x118>)
 800cbc0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cbc2:	4b37      	ldr	r3, [pc, #220]	; (800cca0 <xTaskResumeAll+0x118>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d162      	bne.n	800cc90 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cbca:	4b36      	ldr	r3, [pc, #216]	; (800cca4 <xTaskResumeAll+0x11c>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d05e      	beq.n	800cc90 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cbd2:	e02f      	b.n	800cc34 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbd4:	4b34      	ldr	r3, [pc, #208]	; (800cca8 <xTaskResumeAll+0x120>)
 800cbd6:	68db      	ldr	r3, [r3, #12]
 800cbd8:	68db      	ldr	r3, [r3, #12]
 800cbda:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	3318      	adds	r3, #24
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	f7fe fbfb 	bl	800b3dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	3304      	adds	r3, #4
 800cbea:	4618      	mov	r0, r3
 800cbec:	f7fe fbf6 	bl	800b3dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbf4:	4b2d      	ldr	r3, [pc, #180]	; (800ccac <xTaskResumeAll+0x124>)
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	429a      	cmp	r2, r3
 800cbfa:	d903      	bls.n	800cc04 <xTaskResumeAll+0x7c>
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc00:	4a2a      	ldr	r2, [pc, #168]	; (800ccac <xTaskResumeAll+0x124>)
 800cc02:	6013      	str	r3, [r2, #0]
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc08:	4613      	mov	r3, r2
 800cc0a:	009b      	lsls	r3, r3, #2
 800cc0c:	4413      	add	r3, r2
 800cc0e:	009b      	lsls	r3, r3, #2
 800cc10:	4a27      	ldr	r2, [pc, #156]	; (800ccb0 <xTaskResumeAll+0x128>)
 800cc12:	441a      	add	r2, r3
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	3304      	adds	r3, #4
 800cc18:	4619      	mov	r1, r3
 800cc1a:	4610      	mov	r0, r2
 800cc1c:	f7fe fb81 	bl	800b322 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc24:	4b23      	ldr	r3, [pc, #140]	; (800ccb4 <xTaskResumeAll+0x12c>)
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc2a:	429a      	cmp	r2, r3
 800cc2c:	d302      	bcc.n	800cc34 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cc2e:	4b22      	ldr	r3, [pc, #136]	; (800ccb8 <xTaskResumeAll+0x130>)
 800cc30:	2201      	movs	r2, #1
 800cc32:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cc34:	4b1c      	ldr	r3, [pc, #112]	; (800cca8 <xTaskResumeAll+0x120>)
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d1cb      	bne.n	800cbd4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d001      	beq.n	800cc46 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cc42:	f000 fb5f 	bl	800d304 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800cc46:	4b1d      	ldr	r3, [pc, #116]	; (800ccbc <xTaskResumeAll+0x134>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d010      	beq.n	800cc74 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cc52:	f000 f847 	bl	800cce4 <xTaskIncrementTick>
 800cc56:	4603      	mov	r3, r0
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d002      	beq.n	800cc62 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cc5c:	4b16      	ldr	r3, [pc, #88]	; (800ccb8 <xTaskResumeAll+0x130>)
 800cc5e:	2201      	movs	r2, #1
 800cc60:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	3b01      	subs	r3, #1
 800cc66:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d1f1      	bne.n	800cc52 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800cc6e:	4b13      	ldr	r3, [pc, #76]	; (800ccbc <xTaskResumeAll+0x134>)
 800cc70:	2200      	movs	r2, #0
 800cc72:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cc74:	4b10      	ldr	r3, [pc, #64]	; (800ccb8 <xTaskResumeAll+0x130>)
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d009      	beq.n	800cc90 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cc80:	4b0f      	ldr	r3, [pc, #60]	; (800ccc0 <xTaskResumeAll+0x138>)
 800cc82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc86:	601a      	str	r2, [r3, #0]
 800cc88:	f3bf 8f4f 	dsb	sy
 800cc8c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cc90:	f001 f9f0 	bl	800e074 <vPortExitCritical>

	return xAlreadyYielded;
 800cc94:	68bb      	ldr	r3, [r7, #8]
}
 800cc96:	4618      	mov	r0, r3
 800cc98:	3710      	adds	r7, #16
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bd80      	pop	{r7, pc}
 800cc9e:	bf00      	nop
 800cca0:	20002a80 	.word	0x20002a80
 800cca4:	20002a58 	.word	0x20002a58
 800cca8:	20002a18 	.word	0x20002a18
 800ccac:	20002a60 	.word	0x20002a60
 800ccb0:	20002588 	.word	0x20002588
 800ccb4:	20002584 	.word	0x20002584
 800ccb8:	20002a6c 	.word	0x20002a6c
 800ccbc:	20002a68 	.word	0x20002a68
 800ccc0:	e000ed04 	.word	0xe000ed04

0800ccc4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	b083      	sub	sp, #12
 800ccc8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ccca:	4b05      	ldr	r3, [pc, #20]	; (800cce0 <xTaskGetTickCount+0x1c>)
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ccd0:	687b      	ldr	r3, [r7, #4]
}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	370c      	adds	r7, #12
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccdc:	4770      	bx	lr
 800ccde:	bf00      	nop
 800cce0:	20002a5c 	.word	0x20002a5c

0800cce4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b086      	sub	sp, #24
 800cce8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ccea:	2300      	movs	r3, #0
 800ccec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccee:	4b4f      	ldr	r3, [pc, #316]	; (800ce2c <xTaskIncrementTick+0x148>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	f040 808f 	bne.w	800ce16 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ccf8:	4b4d      	ldr	r3, [pc, #308]	; (800ce30 <xTaskIncrementTick+0x14c>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	3301      	adds	r3, #1
 800ccfe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cd00:	4a4b      	ldr	r2, [pc, #300]	; (800ce30 <xTaskIncrementTick+0x14c>)
 800cd02:	693b      	ldr	r3, [r7, #16]
 800cd04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	2b00      	cmp	r3, #0
 800cd0a:	d120      	bne.n	800cd4e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800cd0c:	4b49      	ldr	r3, [pc, #292]	; (800ce34 <xTaskIncrementTick+0x150>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d00a      	beq.n	800cd2c <xTaskIncrementTick+0x48>
	__asm volatile
 800cd16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd1a:	f383 8811 	msr	BASEPRI, r3
 800cd1e:	f3bf 8f6f 	isb	sy
 800cd22:	f3bf 8f4f 	dsb	sy
 800cd26:	603b      	str	r3, [r7, #0]
}
 800cd28:	bf00      	nop
 800cd2a:	e7fe      	b.n	800cd2a <xTaskIncrementTick+0x46>
 800cd2c:	4b41      	ldr	r3, [pc, #260]	; (800ce34 <xTaskIncrementTick+0x150>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	60fb      	str	r3, [r7, #12]
 800cd32:	4b41      	ldr	r3, [pc, #260]	; (800ce38 <xTaskIncrementTick+0x154>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	4a3f      	ldr	r2, [pc, #252]	; (800ce34 <xTaskIncrementTick+0x150>)
 800cd38:	6013      	str	r3, [r2, #0]
 800cd3a:	4a3f      	ldr	r2, [pc, #252]	; (800ce38 <xTaskIncrementTick+0x154>)
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	6013      	str	r3, [r2, #0]
 800cd40:	4b3e      	ldr	r3, [pc, #248]	; (800ce3c <xTaskIncrementTick+0x158>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	3301      	adds	r3, #1
 800cd46:	4a3d      	ldr	r2, [pc, #244]	; (800ce3c <xTaskIncrementTick+0x158>)
 800cd48:	6013      	str	r3, [r2, #0]
 800cd4a:	f000 fadb 	bl	800d304 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cd4e:	4b3c      	ldr	r3, [pc, #240]	; (800ce40 <xTaskIncrementTick+0x15c>)
 800cd50:	681b      	ldr	r3, [r3, #0]
 800cd52:	693a      	ldr	r2, [r7, #16]
 800cd54:	429a      	cmp	r2, r3
 800cd56:	d349      	bcc.n	800cdec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd58:	4b36      	ldr	r3, [pc, #216]	; (800ce34 <xTaskIncrementTick+0x150>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d104      	bne.n	800cd6c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd62:	4b37      	ldr	r3, [pc, #220]	; (800ce40 <xTaskIncrementTick+0x15c>)
 800cd64:	f04f 32ff 	mov.w	r2, #4294967295
 800cd68:	601a      	str	r2, [r3, #0]
					break;
 800cd6a:	e03f      	b.n	800cdec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cd6c:	4b31      	ldr	r3, [pc, #196]	; (800ce34 <xTaskIncrementTick+0x150>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	68db      	ldr	r3, [r3, #12]
 800cd72:	68db      	ldr	r3, [r3, #12]
 800cd74:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	685b      	ldr	r3, [r3, #4]
 800cd7a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cd7c:	693a      	ldr	r2, [r7, #16]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	429a      	cmp	r2, r3
 800cd82:	d203      	bcs.n	800cd8c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cd84:	4a2e      	ldr	r2, [pc, #184]	; (800ce40 <xTaskIncrementTick+0x15c>)
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cd8a:	e02f      	b.n	800cdec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cd8c:	68bb      	ldr	r3, [r7, #8]
 800cd8e:	3304      	adds	r3, #4
 800cd90:	4618      	mov	r0, r3
 800cd92:	f7fe fb23 	bl	800b3dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d004      	beq.n	800cda8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cd9e:	68bb      	ldr	r3, [r7, #8]
 800cda0:	3318      	adds	r3, #24
 800cda2:	4618      	mov	r0, r3
 800cda4:	f7fe fb1a 	bl	800b3dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cda8:	68bb      	ldr	r3, [r7, #8]
 800cdaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdac:	4b25      	ldr	r3, [pc, #148]	; (800ce44 <xTaskIncrementTick+0x160>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	d903      	bls.n	800cdbc <xTaskIncrementTick+0xd8>
 800cdb4:	68bb      	ldr	r3, [r7, #8]
 800cdb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdb8:	4a22      	ldr	r2, [pc, #136]	; (800ce44 <xTaskIncrementTick+0x160>)
 800cdba:	6013      	str	r3, [r2, #0]
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdc0:	4613      	mov	r3, r2
 800cdc2:	009b      	lsls	r3, r3, #2
 800cdc4:	4413      	add	r3, r2
 800cdc6:	009b      	lsls	r3, r3, #2
 800cdc8:	4a1f      	ldr	r2, [pc, #124]	; (800ce48 <xTaskIncrementTick+0x164>)
 800cdca:	441a      	add	r2, r3
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	3304      	adds	r3, #4
 800cdd0:	4619      	mov	r1, r3
 800cdd2:	4610      	mov	r0, r2
 800cdd4:	f7fe faa5 	bl	800b322 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cdd8:	68bb      	ldr	r3, [r7, #8]
 800cdda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cddc:	4b1b      	ldr	r3, [pc, #108]	; (800ce4c <xTaskIncrementTick+0x168>)
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cde2:	429a      	cmp	r2, r3
 800cde4:	d3b8      	bcc.n	800cd58 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cde6:	2301      	movs	r3, #1
 800cde8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cdea:	e7b5      	b.n	800cd58 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cdec:	4b17      	ldr	r3, [pc, #92]	; (800ce4c <xTaskIncrementTick+0x168>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdf2:	4915      	ldr	r1, [pc, #84]	; (800ce48 <xTaskIncrementTick+0x164>)
 800cdf4:	4613      	mov	r3, r2
 800cdf6:	009b      	lsls	r3, r3, #2
 800cdf8:	4413      	add	r3, r2
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	440b      	add	r3, r1
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d901      	bls.n	800ce08 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ce04:	2301      	movs	r3, #1
 800ce06:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ce08:	4b11      	ldr	r3, [pc, #68]	; (800ce50 <xTaskIncrementTick+0x16c>)
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d007      	beq.n	800ce20 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ce10:	2301      	movs	r3, #1
 800ce12:	617b      	str	r3, [r7, #20]
 800ce14:	e004      	b.n	800ce20 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ce16:	4b0f      	ldr	r3, [pc, #60]	; (800ce54 <xTaskIncrementTick+0x170>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	3301      	adds	r3, #1
 800ce1c:	4a0d      	ldr	r2, [pc, #52]	; (800ce54 <xTaskIncrementTick+0x170>)
 800ce1e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ce20:	697b      	ldr	r3, [r7, #20]
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3718      	adds	r7, #24
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}
 800ce2a:	bf00      	nop
 800ce2c:	20002a80 	.word	0x20002a80
 800ce30:	20002a5c 	.word	0x20002a5c
 800ce34:	20002a10 	.word	0x20002a10
 800ce38:	20002a14 	.word	0x20002a14
 800ce3c:	20002a70 	.word	0x20002a70
 800ce40:	20002a78 	.word	0x20002a78
 800ce44:	20002a60 	.word	0x20002a60
 800ce48:	20002588 	.word	0x20002588
 800ce4c:	20002584 	.word	0x20002584
 800ce50:	20002a6c 	.word	0x20002a6c
 800ce54:	20002a68 	.word	0x20002a68

0800ce58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b085      	sub	sp, #20
 800ce5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ce5e:	4b2a      	ldr	r3, [pc, #168]	; (800cf08 <vTaskSwitchContext+0xb0>)
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d003      	beq.n	800ce6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ce66:	4b29      	ldr	r3, [pc, #164]	; (800cf0c <vTaskSwitchContext+0xb4>)
 800ce68:	2201      	movs	r2, #1
 800ce6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ce6c:	e046      	b.n	800cefc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800ce6e:	4b27      	ldr	r3, [pc, #156]	; (800cf0c <vTaskSwitchContext+0xb4>)
 800ce70:	2200      	movs	r2, #0
 800ce72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce74:	4b26      	ldr	r3, [pc, #152]	; (800cf10 <vTaskSwitchContext+0xb8>)
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	60fb      	str	r3, [r7, #12]
 800ce7a:	e010      	b.n	800ce9e <vTaskSwitchContext+0x46>
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d10a      	bne.n	800ce98 <vTaskSwitchContext+0x40>
	__asm volatile
 800ce82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce86:	f383 8811 	msr	BASEPRI, r3
 800ce8a:	f3bf 8f6f 	isb	sy
 800ce8e:	f3bf 8f4f 	dsb	sy
 800ce92:	607b      	str	r3, [r7, #4]
}
 800ce94:	bf00      	nop
 800ce96:	e7fe      	b.n	800ce96 <vTaskSwitchContext+0x3e>
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	3b01      	subs	r3, #1
 800ce9c:	60fb      	str	r3, [r7, #12]
 800ce9e:	491d      	ldr	r1, [pc, #116]	; (800cf14 <vTaskSwitchContext+0xbc>)
 800cea0:	68fa      	ldr	r2, [r7, #12]
 800cea2:	4613      	mov	r3, r2
 800cea4:	009b      	lsls	r3, r3, #2
 800cea6:	4413      	add	r3, r2
 800cea8:	009b      	lsls	r3, r3, #2
 800ceaa:	440b      	add	r3, r1
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d0e4      	beq.n	800ce7c <vTaskSwitchContext+0x24>
 800ceb2:	68fa      	ldr	r2, [r7, #12]
 800ceb4:	4613      	mov	r3, r2
 800ceb6:	009b      	lsls	r3, r3, #2
 800ceb8:	4413      	add	r3, r2
 800ceba:	009b      	lsls	r3, r3, #2
 800cebc:	4a15      	ldr	r2, [pc, #84]	; (800cf14 <vTaskSwitchContext+0xbc>)
 800cebe:	4413      	add	r3, r2
 800cec0:	60bb      	str	r3, [r7, #8]
 800cec2:	68bb      	ldr	r3, [r7, #8]
 800cec4:	685b      	ldr	r3, [r3, #4]
 800cec6:	685a      	ldr	r2, [r3, #4]
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	605a      	str	r2, [r3, #4]
 800cecc:	68bb      	ldr	r3, [r7, #8]
 800cece:	685a      	ldr	r2, [r3, #4]
 800ced0:	68bb      	ldr	r3, [r7, #8]
 800ced2:	3308      	adds	r3, #8
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d104      	bne.n	800cee2 <vTaskSwitchContext+0x8a>
 800ced8:	68bb      	ldr	r3, [r7, #8]
 800ceda:	685b      	ldr	r3, [r3, #4]
 800cedc:	685a      	ldr	r2, [r3, #4]
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	605a      	str	r2, [r3, #4]
 800cee2:	68bb      	ldr	r3, [r7, #8]
 800cee4:	685b      	ldr	r3, [r3, #4]
 800cee6:	68db      	ldr	r3, [r3, #12]
 800cee8:	4a0b      	ldr	r2, [pc, #44]	; (800cf18 <vTaskSwitchContext+0xc0>)
 800ceea:	6013      	str	r3, [r2, #0]
 800ceec:	4a08      	ldr	r2, [pc, #32]	; (800cf10 <vTaskSwitchContext+0xb8>)
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cef2:	4b09      	ldr	r3, [pc, #36]	; (800cf18 <vTaskSwitchContext+0xc0>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	3354      	adds	r3, #84	; 0x54
 800cef8:	4a08      	ldr	r2, [pc, #32]	; (800cf1c <vTaskSwitchContext+0xc4>)
 800cefa:	6013      	str	r3, [r2, #0]
}
 800cefc:	bf00      	nop
 800cefe:	3714      	adds	r7, #20
 800cf00:	46bd      	mov	sp, r7
 800cf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf06:	4770      	bx	lr
 800cf08:	20002a80 	.word	0x20002a80
 800cf0c:	20002a6c 	.word	0x20002a6c
 800cf10:	20002a60 	.word	0x20002a60
 800cf14:	20002588 	.word	0x20002588
 800cf18:	20002584 	.word	0x20002584
 800cf1c:	20000048 	.word	0x20000048

0800cf20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b084      	sub	sp, #16
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
 800cf28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d10a      	bne.n	800cf46 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cf30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf34:	f383 8811 	msr	BASEPRI, r3
 800cf38:	f3bf 8f6f 	isb	sy
 800cf3c:	f3bf 8f4f 	dsb	sy
 800cf40:	60fb      	str	r3, [r7, #12]
}
 800cf42:	bf00      	nop
 800cf44:	e7fe      	b.n	800cf44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf46:	4b07      	ldr	r3, [pc, #28]	; (800cf64 <vTaskPlaceOnEventList+0x44>)
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	3318      	adds	r3, #24
 800cf4c:	4619      	mov	r1, r3
 800cf4e:	6878      	ldr	r0, [r7, #4]
 800cf50:	f7fe fa0b 	bl	800b36a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cf54:	2101      	movs	r1, #1
 800cf56:	6838      	ldr	r0, [r7, #0]
 800cf58:	f000 fb8e 	bl	800d678 <prvAddCurrentTaskToDelayedList>
}
 800cf5c:	bf00      	nop
 800cf5e:	3710      	adds	r7, #16
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}
 800cf64:	20002584 	.word	0x20002584

0800cf68 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cf68:	b580      	push	{r7, lr}
 800cf6a:	b086      	sub	sp, #24
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	60f8      	str	r0, [r7, #12]
 800cf70:	60b9      	str	r1, [r7, #8]
 800cf72:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d10a      	bne.n	800cf90 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800cf7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf7e:	f383 8811 	msr	BASEPRI, r3
 800cf82:	f3bf 8f6f 	isb	sy
 800cf86:	f3bf 8f4f 	dsb	sy
 800cf8a:	617b      	str	r3, [r7, #20]
}
 800cf8c:	bf00      	nop
 800cf8e:	e7fe      	b.n	800cf8e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cf90:	4b0a      	ldr	r3, [pc, #40]	; (800cfbc <vTaskPlaceOnEventListRestricted+0x54>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	3318      	adds	r3, #24
 800cf96:	4619      	mov	r1, r3
 800cf98:	68f8      	ldr	r0, [r7, #12]
 800cf9a:	f7fe f9c2 	bl	800b322 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d002      	beq.n	800cfaa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cfa4:	f04f 33ff 	mov.w	r3, #4294967295
 800cfa8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cfaa:	6879      	ldr	r1, [r7, #4]
 800cfac:	68b8      	ldr	r0, [r7, #8]
 800cfae:	f000 fb63 	bl	800d678 <prvAddCurrentTaskToDelayedList>
	}
 800cfb2:	bf00      	nop
 800cfb4:	3718      	adds	r7, #24
 800cfb6:	46bd      	mov	sp, r7
 800cfb8:	bd80      	pop	{r7, pc}
 800cfba:	bf00      	nop
 800cfbc:	20002584 	.word	0x20002584

0800cfc0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b086      	sub	sp, #24
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	68db      	ldr	r3, [r3, #12]
 800cfcc:	68db      	ldr	r3, [r3, #12]
 800cfce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cfd0:	693b      	ldr	r3, [r7, #16]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d10a      	bne.n	800cfec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800cfd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfda:	f383 8811 	msr	BASEPRI, r3
 800cfde:	f3bf 8f6f 	isb	sy
 800cfe2:	f3bf 8f4f 	dsb	sy
 800cfe6:	60fb      	str	r3, [r7, #12]
}
 800cfe8:	bf00      	nop
 800cfea:	e7fe      	b.n	800cfea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cfec:	693b      	ldr	r3, [r7, #16]
 800cfee:	3318      	adds	r3, #24
 800cff0:	4618      	mov	r0, r3
 800cff2:	f7fe f9f3 	bl	800b3dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cff6:	4b1e      	ldr	r3, [pc, #120]	; (800d070 <xTaskRemoveFromEventList+0xb0>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d11d      	bne.n	800d03a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	3304      	adds	r3, #4
 800d002:	4618      	mov	r0, r3
 800d004:	f7fe f9ea 	bl	800b3dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d008:	693b      	ldr	r3, [r7, #16]
 800d00a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d00c:	4b19      	ldr	r3, [pc, #100]	; (800d074 <xTaskRemoveFromEventList+0xb4>)
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	429a      	cmp	r2, r3
 800d012:	d903      	bls.n	800d01c <xTaskRemoveFromEventList+0x5c>
 800d014:	693b      	ldr	r3, [r7, #16]
 800d016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d018:	4a16      	ldr	r2, [pc, #88]	; (800d074 <xTaskRemoveFromEventList+0xb4>)
 800d01a:	6013      	str	r3, [r2, #0]
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d020:	4613      	mov	r3, r2
 800d022:	009b      	lsls	r3, r3, #2
 800d024:	4413      	add	r3, r2
 800d026:	009b      	lsls	r3, r3, #2
 800d028:	4a13      	ldr	r2, [pc, #76]	; (800d078 <xTaskRemoveFromEventList+0xb8>)
 800d02a:	441a      	add	r2, r3
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	3304      	adds	r3, #4
 800d030:	4619      	mov	r1, r3
 800d032:	4610      	mov	r0, r2
 800d034:	f7fe f975 	bl	800b322 <vListInsertEnd>
 800d038:	e005      	b.n	800d046 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	3318      	adds	r3, #24
 800d03e:	4619      	mov	r1, r3
 800d040:	480e      	ldr	r0, [pc, #56]	; (800d07c <xTaskRemoveFromEventList+0xbc>)
 800d042:	f7fe f96e 	bl	800b322 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d046:	693b      	ldr	r3, [r7, #16]
 800d048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d04a:	4b0d      	ldr	r3, [pc, #52]	; (800d080 <xTaskRemoveFromEventList+0xc0>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d050:	429a      	cmp	r2, r3
 800d052:	d905      	bls.n	800d060 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d054:	2301      	movs	r3, #1
 800d056:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d058:	4b0a      	ldr	r3, [pc, #40]	; (800d084 <xTaskRemoveFromEventList+0xc4>)
 800d05a:	2201      	movs	r2, #1
 800d05c:	601a      	str	r2, [r3, #0]
 800d05e:	e001      	b.n	800d064 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800d060:	2300      	movs	r3, #0
 800d062:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d064:	697b      	ldr	r3, [r7, #20]
}
 800d066:	4618      	mov	r0, r3
 800d068:	3718      	adds	r7, #24
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
 800d06e:	bf00      	nop
 800d070:	20002a80 	.word	0x20002a80
 800d074:	20002a60 	.word	0x20002a60
 800d078:	20002588 	.word	0x20002588
 800d07c:	20002a18 	.word	0x20002a18
 800d080:	20002584 	.word	0x20002584
 800d084:	20002a6c 	.word	0x20002a6c

0800d088 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d088:	b480      	push	{r7}
 800d08a:	b083      	sub	sp, #12
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d090:	4b06      	ldr	r3, [pc, #24]	; (800d0ac <vTaskInternalSetTimeOutState+0x24>)
 800d092:	681a      	ldr	r2, [r3, #0]
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d098:	4b05      	ldr	r3, [pc, #20]	; (800d0b0 <vTaskInternalSetTimeOutState+0x28>)
 800d09a:	681a      	ldr	r2, [r3, #0]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	605a      	str	r2, [r3, #4]
}
 800d0a0:	bf00      	nop
 800d0a2:	370c      	adds	r7, #12
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0aa:	4770      	bx	lr
 800d0ac:	20002a70 	.word	0x20002a70
 800d0b0:	20002a5c 	.word	0x20002a5c

0800d0b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d0b4:	b580      	push	{r7, lr}
 800d0b6:	b088      	sub	sp, #32
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
 800d0bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d10a      	bne.n	800d0da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d0c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c8:	f383 8811 	msr	BASEPRI, r3
 800d0cc:	f3bf 8f6f 	isb	sy
 800d0d0:	f3bf 8f4f 	dsb	sy
 800d0d4:	613b      	str	r3, [r7, #16]
}
 800d0d6:	bf00      	nop
 800d0d8:	e7fe      	b.n	800d0d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d0da:	683b      	ldr	r3, [r7, #0]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d10a      	bne.n	800d0f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e4:	f383 8811 	msr	BASEPRI, r3
 800d0e8:	f3bf 8f6f 	isb	sy
 800d0ec:	f3bf 8f4f 	dsb	sy
 800d0f0:	60fb      	str	r3, [r7, #12]
}
 800d0f2:	bf00      	nop
 800d0f4:	e7fe      	b.n	800d0f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d0f6:	f000 ff8d 	bl	800e014 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d0fa:	4b1d      	ldr	r3, [pc, #116]	; (800d170 <xTaskCheckForTimeOut+0xbc>)
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	685b      	ldr	r3, [r3, #4]
 800d104:	69ba      	ldr	r2, [r7, #24]
 800d106:	1ad3      	subs	r3, r2, r3
 800d108:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d10a:	683b      	ldr	r3, [r7, #0]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d112:	d102      	bne.n	800d11a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d114:	2300      	movs	r3, #0
 800d116:	61fb      	str	r3, [r7, #28]
 800d118:	e023      	b.n	800d162 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681a      	ldr	r2, [r3, #0]
 800d11e:	4b15      	ldr	r3, [pc, #84]	; (800d174 <xTaskCheckForTimeOut+0xc0>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	429a      	cmp	r2, r3
 800d124:	d007      	beq.n	800d136 <xTaskCheckForTimeOut+0x82>
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	685b      	ldr	r3, [r3, #4]
 800d12a:	69ba      	ldr	r2, [r7, #24]
 800d12c:	429a      	cmp	r2, r3
 800d12e:	d302      	bcc.n	800d136 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d130:	2301      	movs	r3, #1
 800d132:	61fb      	str	r3, [r7, #28]
 800d134:	e015      	b.n	800d162 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	697a      	ldr	r2, [r7, #20]
 800d13c:	429a      	cmp	r2, r3
 800d13e:	d20b      	bcs.n	800d158 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	681a      	ldr	r2, [r3, #0]
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	1ad2      	subs	r2, r2, r3
 800d148:	683b      	ldr	r3, [r7, #0]
 800d14a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d14c:	6878      	ldr	r0, [r7, #4]
 800d14e:	f7ff ff9b 	bl	800d088 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d152:	2300      	movs	r3, #0
 800d154:	61fb      	str	r3, [r7, #28]
 800d156:	e004      	b.n	800d162 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	2200      	movs	r2, #0
 800d15c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d15e:	2301      	movs	r3, #1
 800d160:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d162:	f000 ff87 	bl	800e074 <vPortExitCritical>

	return xReturn;
 800d166:	69fb      	ldr	r3, [r7, #28]
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3720      	adds	r7, #32
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}
 800d170:	20002a5c 	.word	0x20002a5c
 800d174:	20002a70 	.word	0x20002a70

0800d178 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d178:	b480      	push	{r7}
 800d17a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d17c:	4b03      	ldr	r3, [pc, #12]	; (800d18c <vTaskMissedYield+0x14>)
 800d17e:	2201      	movs	r2, #1
 800d180:	601a      	str	r2, [r3, #0]
}
 800d182:	bf00      	nop
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr
 800d18c:	20002a6c 	.word	0x20002a6c

0800d190 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d190:	b580      	push	{r7, lr}
 800d192:	b082      	sub	sp, #8
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d198:	f000 f852 	bl	800d240 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d19c:	4b06      	ldr	r3, [pc, #24]	; (800d1b8 <prvIdleTask+0x28>)
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d9f9      	bls.n	800d198 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d1a4:	4b05      	ldr	r3, [pc, #20]	; (800d1bc <prvIdleTask+0x2c>)
 800d1a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d1aa:	601a      	str	r2, [r3, #0]
 800d1ac:	f3bf 8f4f 	dsb	sy
 800d1b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d1b4:	e7f0      	b.n	800d198 <prvIdleTask+0x8>
 800d1b6:	bf00      	nop
 800d1b8:	20002588 	.word	0x20002588
 800d1bc:	e000ed04 	.word	0xe000ed04

0800d1c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b082      	sub	sp, #8
 800d1c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	607b      	str	r3, [r7, #4]
 800d1ca:	e00c      	b.n	800d1e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d1cc:	687a      	ldr	r2, [r7, #4]
 800d1ce:	4613      	mov	r3, r2
 800d1d0:	009b      	lsls	r3, r3, #2
 800d1d2:	4413      	add	r3, r2
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	4a12      	ldr	r2, [pc, #72]	; (800d220 <prvInitialiseTaskLists+0x60>)
 800d1d8:	4413      	add	r3, r2
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f7fe f874 	bl	800b2c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	3301      	adds	r3, #1
 800d1e4:	607b      	str	r3, [r7, #4]
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2b37      	cmp	r3, #55	; 0x37
 800d1ea:	d9ef      	bls.n	800d1cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d1ec:	480d      	ldr	r0, [pc, #52]	; (800d224 <prvInitialiseTaskLists+0x64>)
 800d1ee:	f7fe f86b 	bl	800b2c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d1f2:	480d      	ldr	r0, [pc, #52]	; (800d228 <prvInitialiseTaskLists+0x68>)
 800d1f4:	f7fe f868 	bl	800b2c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d1f8:	480c      	ldr	r0, [pc, #48]	; (800d22c <prvInitialiseTaskLists+0x6c>)
 800d1fa:	f7fe f865 	bl	800b2c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d1fe:	480c      	ldr	r0, [pc, #48]	; (800d230 <prvInitialiseTaskLists+0x70>)
 800d200:	f7fe f862 	bl	800b2c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d204:	480b      	ldr	r0, [pc, #44]	; (800d234 <prvInitialiseTaskLists+0x74>)
 800d206:	f7fe f85f 	bl	800b2c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d20a:	4b0b      	ldr	r3, [pc, #44]	; (800d238 <prvInitialiseTaskLists+0x78>)
 800d20c:	4a05      	ldr	r2, [pc, #20]	; (800d224 <prvInitialiseTaskLists+0x64>)
 800d20e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d210:	4b0a      	ldr	r3, [pc, #40]	; (800d23c <prvInitialiseTaskLists+0x7c>)
 800d212:	4a05      	ldr	r2, [pc, #20]	; (800d228 <prvInitialiseTaskLists+0x68>)
 800d214:	601a      	str	r2, [r3, #0]
}
 800d216:	bf00      	nop
 800d218:	3708      	adds	r7, #8
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
 800d21e:	bf00      	nop
 800d220:	20002588 	.word	0x20002588
 800d224:	200029e8 	.word	0x200029e8
 800d228:	200029fc 	.word	0x200029fc
 800d22c:	20002a18 	.word	0x20002a18
 800d230:	20002a2c 	.word	0x20002a2c
 800d234:	20002a44 	.word	0x20002a44
 800d238:	20002a10 	.word	0x20002a10
 800d23c:	20002a14 	.word	0x20002a14

0800d240 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d246:	e019      	b.n	800d27c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d248:	f000 fee4 	bl	800e014 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d24c:	4b10      	ldr	r3, [pc, #64]	; (800d290 <prvCheckTasksWaitingTermination+0x50>)
 800d24e:	68db      	ldr	r3, [r3, #12]
 800d250:	68db      	ldr	r3, [r3, #12]
 800d252:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	3304      	adds	r3, #4
 800d258:	4618      	mov	r0, r3
 800d25a:	f7fe f8bf 	bl	800b3dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d25e:	4b0d      	ldr	r3, [pc, #52]	; (800d294 <prvCheckTasksWaitingTermination+0x54>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	3b01      	subs	r3, #1
 800d264:	4a0b      	ldr	r2, [pc, #44]	; (800d294 <prvCheckTasksWaitingTermination+0x54>)
 800d266:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d268:	4b0b      	ldr	r3, [pc, #44]	; (800d298 <prvCheckTasksWaitingTermination+0x58>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	3b01      	subs	r3, #1
 800d26e:	4a0a      	ldr	r2, [pc, #40]	; (800d298 <prvCheckTasksWaitingTermination+0x58>)
 800d270:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d272:	f000 feff 	bl	800e074 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f000 f810 	bl	800d29c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d27c:	4b06      	ldr	r3, [pc, #24]	; (800d298 <prvCheckTasksWaitingTermination+0x58>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d1e1      	bne.n	800d248 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d284:	bf00      	nop
 800d286:	bf00      	nop
 800d288:	3708      	adds	r7, #8
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}
 800d28e:	bf00      	nop
 800d290:	20002a2c 	.word	0x20002a2c
 800d294:	20002a58 	.word	0x20002a58
 800d298:	20002a40 	.word	0x20002a40

0800d29c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	3354      	adds	r3, #84	; 0x54
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	f001 faa3 	bl	800e7f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d108      	bne.n	800d2ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2bc:	4618      	mov	r0, r3
 800d2be:	f001 f897 	bl	800e3f0 <vPortFree>
				vPortFree( pxTCB );
 800d2c2:	6878      	ldr	r0, [r7, #4]
 800d2c4:	f001 f894 	bl	800e3f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d2c8:	e018      	b.n	800d2fc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d2d0:	2b01      	cmp	r3, #1
 800d2d2:	d103      	bne.n	800d2dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d2d4:	6878      	ldr	r0, [r7, #4]
 800d2d6:	f001 f88b 	bl	800e3f0 <vPortFree>
	}
 800d2da:	e00f      	b.n	800d2fc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800d2e2:	2b02      	cmp	r3, #2
 800d2e4:	d00a      	beq.n	800d2fc <prvDeleteTCB+0x60>
	__asm volatile
 800d2e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2ea:	f383 8811 	msr	BASEPRI, r3
 800d2ee:	f3bf 8f6f 	isb	sy
 800d2f2:	f3bf 8f4f 	dsb	sy
 800d2f6:	60fb      	str	r3, [r7, #12]
}
 800d2f8:	bf00      	nop
 800d2fa:	e7fe      	b.n	800d2fa <prvDeleteTCB+0x5e>
	}
 800d2fc:	bf00      	nop
 800d2fe:	3710      	adds	r7, #16
 800d300:	46bd      	mov	sp, r7
 800d302:	bd80      	pop	{r7, pc}

0800d304 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d304:	b480      	push	{r7}
 800d306:	b083      	sub	sp, #12
 800d308:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d30a:	4b0c      	ldr	r3, [pc, #48]	; (800d33c <prvResetNextTaskUnblockTime+0x38>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d104      	bne.n	800d31e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d314:	4b0a      	ldr	r3, [pc, #40]	; (800d340 <prvResetNextTaskUnblockTime+0x3c>)
 800d316:	f04f 32ff 	mov.w	r2, #4294967295
 800d31a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d31c:	e008      	b.n	800d330 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d31e:	4b07      	ldr	r3, [pc, #28]	; (800d33c <prvResetNextTaskUnblockTime+0x38>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	68db      	ldr	r3, [r3, #12]
 800d324:	68db      	ldr	r3, [r3, #12]
 800d326:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	685b      	ldr	r3, [r3, #4]
 800d32c:	4a04      	ldr	r2, [pc, #16]	; (800d340 <prvResetNextTaskUnblockTime+0x3c>)
 800d32e:	6013      	str	r3, [r2, #0]
}
 800d330:	bf00      	nop
 800d332:	370c      	adds	r7, #12
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr
 800d33c:	20002a10 	.word	0x20002a10
 800d340:	20002a78 	.word	0x20002a78

0800d344 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d344:	b480      	push	{r7}
 800d346:	b083      	sub	sp, #12
 800d348:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d34a:	4b05      	ldr	r3, [pc, #20]	; (800d360 <xTaskGetCurrentTaskHandle+0x1c>)
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d350:	687b      	ldr	r3, [r7, #4]
	}
 800d352:	4618      	mov	r0, r3
 800d354:	370c      	adds	r7, #12
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	20002584 	.word	0x20002584

0800d364 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d364:	b480      	push	{r7}
 800d366:	b083      	sub	sp, #12
 800d368:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d36a:	4b0b      	ldr	r3, [pc, #44]	; (800d398 <xTaskGetSchedulerState+0x34>)
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d102      	bne.n	800d378 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d372:	2301      	movs	r3, #1
 800d374:	607b      	str	r3, [r7, #4]
 800d376:	e008      	b.n	800d38a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d378:	4b08      	ldr	r3, [pc, #32]	; (800d39c <xTaskGetSchedulerState+0x38>)
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d102      	bne.n	800d386 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d380:	2302      	movs	r3, #2
 800d382:	607b      	str	r3, [r7, #4]
 800d384:	e001      	b.n	800d38a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d386:	2300      	movs	r3, #0
 800d388:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d38a:	687b      	ldr	r3, [r7, #4]
	}
 800d38c:	4618      	mov	r0, r3
 800d38e:	370c      	adds	r7, #12
 800d390:	46bd      	mov	sp, r7
 800d392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d396:	4770      	bx	lr
 800d398:	20002a64 	.word	0x20002a64
 800d39c:	20002a80 	.word	0x20002a80

0800d3a0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b084      	sub	sp, #16
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d051      	beq.n	800d45a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3ba:	4b2a      	ldr	r3, [pc, #168]	; (800d464 <xTaskPriorityInherit+0xc4>)
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d241      	bcs.n	800d448 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	699b      	ldr	r3, [r3, #24]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	db06      	blt.n	800d3da <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d3cc:	4b25      	ldr	r3, [pc, #148]	; (800d464 <xTaskPriorityInherit+0xc4>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	6959      	ldr	r1, [r3, #20]
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d3e2:	4613      	mov	r3, r2
 800d3e4:	009b      	lsls	r3, r3, #2
 800d3e6:	4413      	add	r3, r2
 800d3e8:	009b      	lsls	r3, r3, #2
 800d3ea:	4a1f      	ldr	r2, [pc, #124]	; (800d468 <xTaskPriorityInherit+0xc8>)
 800d3ec:	4413      	add	r3, r2
 800d3ee:	4299      	cmp	r1, r3
 800d3f0:	d122      	bne.n	800d438 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	3304      	adds	r3, #4
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	f7fd fff0 	bl	800b3dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d3fc:	4b19      	ldr	r3, [pc, #100]	; (800d464 <xTaskPriorityInherit+0xc4>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d402:	68bb      	ldr	r3, [r7, #8]
 800d404:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d40a:	4b18      	ldr	r3, [pc, #96]	; (800d46c <xTaskPriorityInherit+0xcc>)
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	429a      	cmp	r2, r3
 800d410:	d903      	bls.n	800d41a <xTaskPriorityInherit+0x7a>
 800d412:	68bb      	ldr	r3, [r7, #8]
 800d414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d416:	4a15      	ldr	r2, [pc, #84]	; (800d46c <xTaskPriorityInherit+0xcc>)
 800d418:	6013      	str	r3, [r2, #0]
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d41e:	4613      	mov	r3, r2
 800d420:	009b      	lsls	r3, r3, #2
 800d422:	4413      	add	r3, r2
 800d424:	009b      	lsls	r3, r3, #2
 800d426:	4a10      	ldr	r2, [pc, #64]	; (800d468 <xTaskPriorityInherit+0xc8>)
 800d428:	441a      	add	r2, r3
 800d42a:	68bb      	ldr	r3, [r7, #8]
 800d42c:	3304      	adds	r3, #4
 800d42e:	4619      	mov	r1, r3
 800d430:	4610      	mov	r0, r2
 800d432:	f7fd ff76 	bl	800b322 <vListInsertEnd>
 800d436:	e004      	b.n	800d442 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d438:	4b0a      	ldr	r3, [pc, #40]	; (800d464 <xTaskPriorityInherit+0xc4>)
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d442:	2301      	movs	r3, #1
 800d444:	60fb      	str	r3, [r7, #12]
 800d446:	e008      	b.n	800d45a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d44c:	4b05      	ldr	r3, [pc, #20]	; (800d464 <xTaskPriorityInherit+0xc4>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d452:	429a      	cmp	r2, r3
 800d454:	d201      	bcs.n	800d45a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d456:	2301      	movs	r3, #1
 800d458:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d45a:	68fb      	ldr	r3, [r7, #12]
	}
 800d45c:	4618      	mov	r0, r3
 800d45e:	3710      	adds	r7, #16
 800d460:	46bd      	mov	sp, r7
 800d462:	bd80      	pop	{r7, pc}
 800d464:	20002584 	.word	0x20002584
 800d468:	20002588 	.word	0x20002588
 800d46c:	20002a60 	.word	0x20002a60

0800d470 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d470:	b580      	push	{r7, lr}
 800d472:	b086      	sub	sp, #24
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d47c:	2300      	movs	r3, #0
 800d47e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d056      	beq.n	800d534 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d486:	4b2e      	ldr	r3, [pc, #184]	; (800d540 <xTaskPriorityDisinherit+0xd0>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	693a      	ldr	r2, [r7, #16]
 800d48c:	429a      	cmp	r2, r3
 800d48e:	d00a      	beq.n	800d4a6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d494:	f383 8811 	msr	BASEPRI, r3
 800d498:	f3bf 8f6f 	isb	sy
 800d49c:	f3bf 8f4f 	dsb	sy
 800d4a0:	60fb      	str	r3, [r7, #12]
}
 800d4a2:	bf00      	nop
 800d4a4:	e7fe      	b.n	800d4a4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d4a6:	693b      	ldr	r3, [r7, #16]
 800d4a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d10a      	bne.n	800d4c4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b2:	f383 8811 	msr	BASEPRI, r3
 800d4b6:	f3bf 8f6f 	isb	sy
 800d4ba:	f3bf 8f4f 	dsb	sy
 800d4be:	60bb      	str	r3, [r7, #8]
}
 800d4c0:	bf00      	nop
 800d4c2:	e7fe      	b.n	800d4c2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d4c4:	693b      	ldr	r3, [r7, #16]
 800d4c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4c8:	1e5a      	subs	r2, r3, #1
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d4ce:	693b      	ldr	r3, [r7, #16]
 800d4d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4d2:	693b      	ldr	r3, [r7, #16]
 800d4d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	d02c      	beq.n	800d534 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d4da:	693b      	ldr	r3, [r7, #16]
 800d4dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d128      	bne.n	800d534 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d4e2:	693b      	ldr	r3, [r7, #16]
 800d4e4:	3304      	adds	r3, #4
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f7fd ff78 	bl	800b3dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d4f0:	693b      	ldr	r3, [r7, #16]
 800d4f2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4f4:	693b      	ldr	r3, [r7, #16]
 800d4f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4f8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d500:	693b      	ldr	r3, [r7, #16]
 800d502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d504:	4b0f      	ldr	r3, [pc, #60]	; (800d544 <xTaskPriorityDisinherit+0xd4>)
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	429a      	cmp	r2, r3
 800d50a:	d903      	bls.n	800d514 <xTaskPriorityDisinherit+0xa4>
 800d50c:	693b      	ldr	r3, [r7, #16]
 800d50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d510:	4a0c      	ldr	r2, [pc, #48]	; (800d544 <xTaskPriorityDisinherit+0xd4>)
 800d512:	6013      	str	r3, [r2, #0]
 800d514:	693b      	ldr	r3, [r7, #16]
 800d516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d518:	4613      	mov	r3, r2
 800d51a:	009b      	lsls	r3, r3, #2
 800d51c:	4413      	add	r3, r2
 800d51e:	009b      	lsls	r3, r3, #2
 800d520:	4a09      	ldr	r2, [pc, #36]	; (800d548 <xTaskPriorityDisinherit+0xd8>)
 800d522:	441a      	add	r2, r3
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	3304      	adds	r3, #4
 800d528:	4619      	mov	r1, r3
 800d52a:	4610      	mov	r0, r2
 800d52c:	f7fd fef9 	bl	800b322 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d530:	2301      	movs	r3, #1
 800d532:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d534:	697b      	ldr	r3, [r7, #20]
	}
 800d536:	4618      	mov	r0, r3
 800d538:	3718      	adds	r7, #24
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	20002584 	.word	0x20002584
 800d544:	20002a60 	.word	0x20002a60
 800d548:	20002588 	.word	0x20002588

0800d54c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b088      	sub	sp, #32
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d55a:	2301      	movs	r3, #1
 800d55c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d06a      	beq.n	800d63a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d564:	69bb      	ldr	r3, [r7, #24]
 800d566:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d10a      	bne.n	800d582 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d56c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d570:	f383 8811 	msr	BASEPRI, r3
 800d574:	f3bf 8f6f 	isb	sy
 800d578:	f3bf 8f4f 	dsb	sy
 800d57c:	60fb      	str	r3, [r7, #12]
}
 800d57e:	bf00      	nop
 800d580:	e7fe      	b.n	800d580 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d582:	69bb      	ldr	r3, [r7, #24]
 800d584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d586:	683a      	ldr	r2, [r7, #0]
 800d588:	429a      	cmp	r2, r3
 800d58a:	d902      	bls.n	800d592 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d58c:	683b      	ldr	r3, [r7, #0]
 800d58e:	61fb      	str	r3, [r7, #28]
 800d590:	e002      	b.n	800d598 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d592:	69bb      	ldr	r3, [r7, #24]
 800d594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d596:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d598:	69bb      	ldr	r3, [r7, #24]
 800d59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d59c:	69fa      	ldr	r2, [r7, #28]
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d04b      	beq.n	800d63a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d5a2:	69bb      	ldr	r3, [r7, #24]
 800d5a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d5a6:	697a      	ldr	r2, [r7, #20]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d146      	bne.n	800d63a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d5ac:	4b25      	ldr	r3, [pc, #148]	; (800d644 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	69ba      	ldr	r2, [r7, #24]
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d10a      	bne.n	800d5cc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800d5b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5ba:	f383 8811 	msr	BASEPRI, r3
 800d5be:	f3bf 8f6f 	isb	sy
 800d5c2:	f3bf 8f4f 	dsb	sy
 800d5c6:	60bb      	str	r3, [r7, #8]
}
 800d5c8:	bf00      	nop
 800d5ca:	e7fe      	b.n	800d5ca <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d5cc:	69bb      	ldr	r3, [r7, #24]
 800d5ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5d0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d5d2:	69bb      	ldr	r3, [r7, #24]
 800d5d4:	69fa      	ldr	r2, [r7, #28]
 800d5d6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d5d8:	69bb      	ldr	r3, [r7, #24]
 800d5da:	699b      	ldr	r3, [r3, #24]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	db04      	blt.n	800d5ea <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5e0:	69fb      	ldr	r3, [r7, #28]
 800d5e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d5e6:	69bb      	ldr	r3, [r7, #24]
 800d5e8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d5ea:	69bb      	ldr	r3, [r7, #24]
 800d5ec:	6959      	ldr	r1, [r3, #20]
 800d5ee:	693a      	ldr	r2, [r7, #16]
 800d5f0:	4613      	mov	r3, r2
 800d5f2:	009b      	lsls	r3, r3, #2
 800d5f4:	4413      	add	r3, r2
 800d5f6:	009b      	lsls	r3, r3, #2
 800d5f8:	4a13      	ldr	r2, [pc, #76]	; (800d648 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d5fa:	4413      	add	r3, r2
 800d5fc:	4299      	cmp	r1, r3
 800d5fe:	d11c      	bne.n	800d63a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d600:	69bb      	ldr	r3, [r7, #24]
 800d602:	3304      	adds	r3, #4
 800d604:	4618      	mov	r0, r3
 800d606:	f7fd fee9 	bl	800b3dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d60a:	69bb      	ldr	r3, [r7, #24]
 800d60c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d60e:	4b0f      	ldr	r3, [pc, #60]	; (800d64c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	429a      	cmp	r2, r3
 800d614:	d903      	bls.n	800d61e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800d616:	69bb      	ldr	r3, [r7, #24]
 800d618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d61a:	4a0c      	ldr	r2, [pc, #48]	; (800d64c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d61c:	6013      	str	r3, [r2, #0]
 800d61e:	69bb      	ldr	r3, [r7, #24]
 800d620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d622:	4613      	mov	r3, r2
 800d624:	009b      	lsls	r3, r3, #2
 800d626:	4413      	add	r3, r2
 800d628:	009b      	lsls	r3, r3, #2
 800d62a:	4a07      	ldr	r2, [pc, #28]	; (800d648 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d62c:	441a      	add	r2, r3
 800d62e:	69bb      	ldr	r3, [r7, #24]
 800d630:	3304      	adds	r3, #4
 800d632:	4619      	mov	r1, r3
 800d634:	4610      	mov	r0, r2
 800d636:	f7fd fe74 	bl	800b322 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d63a:	bf00      	nop
 800d63c:	3720      	adds	r7, #32
 800d63e:	46bd      	mov	sp, r7
 800d640:	bd80      	pop	{r7, pc}
 800d642:	bf00      	nop
 800d644:	20002584 	.word	0x20002584
 800d648:	20002588 	.word	0x20002588
 800d64c:	20002a60 	.word	0x20002a60

0800d650 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d650:	b480      	push	{r7}
 800d652:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d654:	4b07      	ldr	r3, [pc, #28]	; (800d674 <pvTaskIncrementMutexHeldCount+0x24>)
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d004      	beq.n	800d666 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d65c:	4b05      	ldr	r3, [pc, #20]	; (800d674 <pvTaskIncrementMutexHeldCount+0x24>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d662:	3201      	adds	r2, #1
 800d664:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800d666:	4b03      	ldr	r3, [pc, #12]	; (800d674 <pvTaskIncrementMutexHeldCount+0x24>)
 800d668:	681b      	ldr	r3, [r3, #0]
	}
 800d66a:	4618      	mov	r0, r3
 800d66c:	46bd      	mov	sp, r7
 800d66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d672:	4770      	bx	lr
 800d674:	20002584 	.word	0x20002584

0800d678 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d678:	b580      	push	{r7, lr}
 800d67a:	b084      	sub	sp, #16
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	6078      	str	r0, [r7, #4]
 800d680:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d682:	4b21      	ldr	r3, [pc, #132]	; (800d708 <prvAddCurrentTaskToDelayedList+0x90>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d688:	4b20      	ldr	r3, [pc, #128]	; (800d70c <prvAddCurrentTaskToDelayedList+0x94>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	3304      	adds	r3, #4
 800d68e:	4618      	mov	r0, r3
 800d690:	f7fd fea4 	bl	800b3dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d69a:	d10a      	bne.n	800d6b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d007      	beq.n	800d6b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6a2:	4b1a      	ldr	r3, [pc, #104]	; (800d70c <prvAddCurrentTaskToDelayedList+0x94>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	3304      	adds	r3, #4
 800d6a8:	4619      	mov	r1, r3
 800d6aa:	4819      	ldr	r0, [pc, #100]	; (800d710 <prvAddCurrentTaskToDelayedList+0x98>)
 800d6ac:	f7fd fe39 	bl	800b322 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d6b0:	e026      	b.n	800d700 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d6b2:	68fa      	ldr	r2, [r7, #12]
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	4413      	add	r3, r2
 800d6b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d6ba:	4b14      	ldr	r3, [pc, #80]	; (800d70c <prvAddCurrentTaskToDelayedList+0x94>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	68ba      	ldr	r2, [r7, #8]
 800d6c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d6c2:	68ba      	ldr	r2, [r7, #8]
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	429a      	cmp	r2, r3
 800d6c8:	d209      	bcs.n	800d6de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6ca:	4b12      	ldr	r3, [pc, #72]	; (800d714 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d6cc:	681a      	ldr	r2, [r3, #0]
 800d6ce:	4b0f      	ldr	r3, [pc, #60]	; (800d70c <prvAddCurrentTaskToDelayedList+0x94>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	3304      	adds	r3, #4
 800d6d4:	4619      	mov	r1, r3
 800d6d6:	4610      	mov	r0, r2
 800d6d8:	f7fd fe47 	bl	800b36a <vListInsert>
}
 800d6dc:	e010      	b.n	800d700 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6de:	4b0e      	ldr	r3, [pc, #56]	; (800d718 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d6e0:	681a      	ldr	r2, [r3, #0]
 800d6e2:	4b0a      	ldr	r3, [pc, #40]	; (800d70c <prvAddCurrentTaskToDelayedList+0x94>)
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	3304      	adds	r3, #4
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	4610      	mov	r0, r2
 800d6ec:	f7fd fe3d 	bl	800b36a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d6f0:	4b0a      	ldr	r3, [pc, #40]	; (800d71c <prvAddCurrentTaskToDelayedList+0xa4>)
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	68ba      	ldr	r2, [r7, #8]
 800d6f6:	429a      	cmp	r2, r3
 800d6f8:	d202      	bcs.n	800d700 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d6fa:	4a08      	ldr	r2, [pc, #32]	; (800d71c <prvAddCurrentTaskToDelayedList+0xa4>)
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	6013      	str	r3, [r2, #0]
}
 800d700:	bf00      	nop
 800d702:	3710      	adds	r7, #16
 800d704:	46bd      	mov	sp, r7
 800d706:	bd80      	pop	{r7, pc}
 800d708:	20002a5c 	.word	0x20002a5c
 800d70c:	20002584 	.word	0x20002584
 800d710:	20002a44 	.word	0x20002a44
 800d714:	20002a14 	.word	0x20002a14
 800d718:	20002a10 	.word	0x20002a10
 800d71c:	20002a78 	.word	0x20002a78

0800d720 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b08a      	sub	sp, #40	; 0x28
 800d724:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d726:	2300      	movs	r3, #0
 800d728:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d72a:	f000 fb07 	bl	800dd3c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d72e:	4b1c      	ldr	r3, [pc, #112]	; (800d7a0 <xTimerCreateTimerTask+0x80>)
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d021      	beq.n	800d77a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d736:	2300      	movs	r3, #0
 800d738:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d73a:	2300      	movs	r3, #0
 800d73c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d73e:	1d3a      	adds	r2, r7, #4
 800d740:	f107 0108 	add.w	r1, r7, #8
 800d744:	f107 030c 	add.w	r3, r7, #12
 800d748:	4618      	mov	r0, r3
 800d74a:	f7fd fda3 	bl	800b294 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d74e:	6879      	ldr	r1, [r7, #4]
 800d750:	68bb      	ldr	r3, [r7, #8]
 800d752:	68fa      	ldr	r2, [r7, #12]
 800d754:	9202      	str	r2, [sp, #8]
 800d756:	9301      	str	r3, [sp, #4]
 800d758:	2302      	movs	r3, #2
 800d75a:	9300      	str	r3, [sp, #0]
 800d75c:	2300      	movs	r3, #0
 800d75e:	460a      	mov	r2, r1
 800d760:	4910      	ldr	r1, [pc, #64]	; (800d7a4 <xTimerCreateTimerTask+0x84>)
 800d762:	4811      	ldr	r0, [pc, #68]	; (800d7a8 <xTimerCreateTimerTask+0x88>)
 800d764:	f7fe ff28 	bl	800c5b8 <xTaskCreateStatic>
 800d768:	4603      	mov	r3, r0
 800d76a:	4a10      	ldr	r2, [pc, #64]	; (800d7ac <xTimerCreateTimerTask+0x8c>)
 800d76c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d76e:	4b0f      	ldr	r3, [pc, #60]	; (800d7ac <xTimerCreateTimerTask+0x8c>)
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	2b00      	cmp	r3, #0
 800d774:	d001      	beq.n	800d77a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d776:	2301      	movs	r3, #1
 800d778:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d77a:	697b      	ldr	r3, [r7, #20]
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d10a      	bne.n	800d796 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d780:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d784:	f383 8811 	msr	BASEPRI, r3
 800d788:	f3bf 8f6f 	isb	sy
 800d78c:	f3bf 8f4f 	dsb	sy
 800d790:	613b      	str	r3, [r7, #16]
}
 800d792:	bf00      	nop
 800d794:	e7fe      	b.n	800d794 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d796:	697b      	ldr	r3, [r7, #20]
}
 800d798:	4618      	mov	r0, r3
 800d79a:	3718      	adds	r7, #24
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}
 800d7a0:	20002ab4 	.word	0x20002ab4
 800d7a4:	080101c4 	.word	0x080101c4
 800d7a8:	0800d8e5 	.word	0x0800d8e5
 800d7ac:	20002ab8 	.word	0x20002ab8

0800d7b0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b08a      	sub	sp, #40	; 0x28
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	60f8      	str	r0, [r7, #12]
 800d7b8:	60b9      	str	r1, [r7, #8]
 800d7ba:	607a      	str	r2, [r7, #4]
 800d7bc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d7be:	2300      	movs	r3, #0
 800d7c0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d10a      	bne.n	800d7de <xTimerGenericCommand+0x2e>
	__asm volatile
 800d7c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7cc:	f383 8811 	msr	BASEPRI, r3
 800d7d0:	f3bf 8f6f 	isb	sy
 800d7d4:	f3bf 8f4f 	dsb	sy
 800d7d8:	623b      	str	r3, [r7, #32]
}
 800d7da:	bf00      	nop
 800d7dc:	e7fe      	b.n	800d7dc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d7de:	4b1a      	ldr	r3, [pc, #104]	; (800d848 <xTimerGenericCommand+0x98>)
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d02a      	beq.n	800d83c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d7f2:	68bb      	ldr	r3, [r7, #8]
 800d7f4:	2b05      	cmp	r3, #5
 800d7f6:	dc18      	bgt.n	800d82a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d7f8:	f7ff fdb4 	bl	800d364 <xTaskGetSchedulerState>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	2b02      	cmp	r3, #2
 800d800:	d109      	bne.n	800d816 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d802:	4b11      	ldr	r3, [pc, #68]	; (800d848 <xTimerGenericCommand+0x98>)
 800d804:	6818      	ldr	r0, [r3, #0]
 800d806:	f107 0110 	add.w	r1, r7, #16
 800d80a:	2300      	movs	r3, #0
 800d80c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d80e:	f7fe f86d 	bl	800b8ec <xQueueGenericSend>
 800d812:	6278      	str	r0, [r7, #36]	; 0x24
 800d814:	e012      	b.n	800d83c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d816:	4b0c      	ldr	r3, [pc, #48]	; (800d848 <xTimerGenericCommand+0x98>)
 800d818:	6818      	ldr	r0, [r3, #0]
 800d81a:	f107 0110 	add.w	r1, r7, #16
 800d81e:	2300      	movs	r3, #0
 800d820:	2200      	movs	r2, #0
 800d822:	f7fe f863 	bl	800b8ec <xQueueGenericSend>
 800d826:	6278      	str	r0, [r7, #36]	; 0x24
 800d828:	e008      	b.n	800d83c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d82a:	4b07      	ldr	r3, [pc, #28]	; (800d848 <xTimerGenericCommand+0x98>)
 800d82c:	6818      	ldr	r0, [r3, #0]
 800d82e:	f107 0110 	add.w	r1, r7, #16
 800d832:	2300      	movs	r3, #0
 800d834:	683a      	ldr	r2, [r7, #0]
 800d836:	f7fe f957 	bl	800bae8 <xQueueGenericSendFromISR>
 800d83a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d83c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d83e:	4618      	mov	r0, r3
 800d840:	3728      	adds	r7, #40	; 0x28
 800d842:	46bd      	mov	sp, r7
 800d844:	bd80      	pop	{r7, pc}
 800d846:	bf00      	nop
 800d848:	20002ab4 	.word	0x20002ab4

0800d84c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b088      	sub	sp, #32
 800d850:	af02      	add	r7, sp, #8
 800d852:	6078      	str	r0, [r7, #4]
 800d854:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d856:	4b22      	ldr	r3, [pc, #136]	; (800d8e0 <prvProcessExpiredTimer+0x94>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	68db      	ldr	r3, [r3, #12]
 800d85c:	68db      	ldr	r3, [r3, #12]
 800d85e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	3304      	adds	r3, #4
 800d864:	4618      	mov	r0, r3
 800d866:	f7fd fdb9 	bl	800b3dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d86a:	697b      	ldr	r3, [r7, #20]
 800d86c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d870:	f003 0304 	and.w	r3, r3, #4
 800d874:	2b00      	cmp	r3, #0
 800d876:	d022      	beq.n	800d8be <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d878:	697b      	ldr	r3, [r7, #20]
 800d87a:	699a      	ldr	r2, [r3, #24]
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	18d1      	adds	r1, r2, r3
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	683a      	ldr	r2, [r7, #0]
 800d884:	6978      	ldr	r0, [r7, #20]
 800d886:	f000 f8d1 	bl	800da2c <prvInsertTimerInActiveList>
 800d88a:	4603      	mov	r3, r0
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d01f      	beq.n	800d8d0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d890:	2300      	movs	r3, #0
 800d892:	9300      	str	r3, [sp, #0]
 800d894:	2300      	movs	r3, #0
 800d896:	687a      	ldr	r2, [r7, #4]
 800d898:	2100      	movs	r1, #0
 800d89a:	6978      	ldr	r0, [r7, #20]
 800d89c:	f7ff ff88 	bl	800d7b0 <xTimerGenericCommand>
 800d8a0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d8a2:	693b      	ldr	r3, [r7, #16]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d113      	bne.n	800d8d0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ac:	f383 8811 	msr	BASEPRI, r3
 800d8b0:	f3bf 8f6f 	isb	sy
 800d8b4:	f3bf 8f4f 	dsb	sy
 800d8b8:	60fb      	str	r3, [r7, #12]
}
 800d8ba:	bf00      	nop
 800d8bc:	e7fe      	b.n	800d8bc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d8be:	697b      	ldr	r3, [r7, #20]
 800d8c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d8c4:	f023 0301 	bic.w	r3, r3, #1
 800d8c8:	b2da      	uxtb	r2, r3
 800d8ca:	697b      	ldr	r3, [r7, #20]
 800d8cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	6a1b      	ldr	r3, [r3, #32]
 800d8d4:	6978      	ldr	r0, [r7, #20]
 800d8d6:	4798      	blx	r3
}
 800d8d8:	bf00      	nop
 800d8da:	3718      	adds	r7, #24
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	bd80      	pop	{r7, pc}
 800d8e0:	20002aac 	.word	0x20002aac

0800d8e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b084      	sub	sp, #16
 800d8e8:	af00      	add	r7, sp, #0
 800d8ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d8ec:	f107 0308 	add.w	r3, r7, #8
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f000 f857 	bl	800d9a4 <prvGetNextExpireTime>
 800d8f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d8f8:	68bb      	ldr	r3, [r7, #8]
 800d8fa:	4619      	mov	r1, r3
 800d8fc:	68f8      	ldr	r0, [r7, #12]
 800d8fe:	f000 f803 	bl	800d908 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d902:	f000 f8d5 	bl	800dab0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d906:	e7f1      	b.n	800d8ec <prvTimerTask+0x8>

0800d908 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d908:	b580      	push	{r7, lr}
 800d90a:	b084      	sub	sp, #16
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
 800d910:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d912:	f7ff f92b 	bl	800cb6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d916:	f107 0308 	add.w	r3, r7, #8
 800d91a:	4618      	mov	r0, r3
 800d91c:	f000 f866 	bl	800d9ec <prvSampleTimeNow>
 800d920:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d922:	68bb      	ldr	r3, [r7, #8]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d130      	bne.n	800d98a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	2b00      	cmp	r3, #0
 800d92c:	d10a      	bne.n	800d944 <prvProcessTimerOrBlockTask+0x3c>
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	429a      	cmp	r2, r3
 800d934:	d806      	bhi.n	800d944 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d936:	f7ff f927 	bl	800cb88 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d93a:	68f9      	ldr	r1, [r7, #12]
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f7ff ff85 	bl	800d84c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d942:	e024      	b.n	800d98e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d008      	beq.n	800d95c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d94a:	4b13      	ldr	r3, [pc, #76]	; (800d998 <prvProcessTimerOrBlockTask+0x90>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	2b00      	cmp	r3, #0
 800d952:	d101      	bne.n	800d958 <prvProcessTimerOrBlockTask+0x50>
 800d954:	2301      	movs	r3, #1
 800d956:	e000      	b.n	800d95a <prvProcessTimerOrBlockTask+0x52>
 800d958:	2300      	movs	r3, #0
 800d95a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d95c:	4b0f      	ldr	r3, [pc, #60]	; (800d99c <prvProcessTimerOrBlockTask+0x94>)
 800d95e:	6818      	ldr	r0, [r3, #0]
 800d960:	687a      	ldr	r2, [r7, #4]
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	1ad3      	subs	r3, r2, r3
 800d966:	683a      	ldr	r2, [r7, #0]
 800d968:	4619      	mov	r1, r3
 800d96a:	f7fe fdf1 	bl	800c550 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d96e:	f7ff f90b 	bl	800cb88 <xTaskResumeAll>
 800d972:	4603      	mov	r3, r0
 800d974:	2b00      	cmp	r3, #0
 800d976:	d10a      	bne.n	800d98e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d978:	4b09      	ldr	r3, [pc, #36]	; (800d9a0 <prvProcessTimerOrBlockTask+0x98>)
 800d97a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d97e:	601a      	str	r2, [r3, #0]
 800d980:	f3bf 8f4f 	dsb	sy
 800d984:	f3bf 8f6f 	isb	sy
}
 800d988:	e001      	b.n	800d98e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d98a:	f7ff f8fd 	bl	800cb88 <xTaskResumeAll>
}
 800d98e:	bf00      	nop
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}
 800d996:	bf00      	nop
 800d998:	20002ab0 	.word	0x20002ab0
 800d99c:	20002ab4 	.word	0x20002ab4
 800d9a0:	e000ed04 	.word	0xe000ed04

0800d9a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d9a4:	b480      	push	{r7}
 800d9a6:	b085      	sub	sp, #20
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d9ac:	4b0e      	ldr	r3, [pc, #56]	; (800d9e8 <prvGetNextExpireTime+0x44>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d101      	bne.n	800d9ba <prvGetNextExpireTime+0x16>
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	e000      	b.n	800d9bc <prvGetNextExpireTime+0x18>
 800d9ba:	2200      	movs	r2, #0
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d105      	bne.n	800d9d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d9c8:	4b07      	ldr	r3, [pc, #28]	; (800d9e8 <prvGetNextExpireTime+0x44>)
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	68db      	ldr	r3, [r3, #12]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	60fb      	str	r3, [r7, #12]
 800d9d2:	e001      	b.n	800d9d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d9d8:	68fb      	ldr	r3, [r7, #12]
}
 800d9da:	4618      	mov	r0, r3
 800d9dc:	3714      	adds	r7, #20
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e4:	4770      	bx	lr
 800d9e6:	bf00      	nop
 800d9e8:	20002aac 	.word	0x20002aac

0800d9ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b084      	sub	sp, #16
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d9f4:	f7ff f966 	bl	800ccc4 <xTaskGetTickCount>
 800d9f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d9fa:	4b0b      	ldr	r3, [pc, #44]	; (800da28 <prvSampleTimeNow+0x3c>)
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	68fa      	ldr	r2, [r7, #12]
 800da00:	429a      	cmp	r2, r3
 800da02:	d205      	bcs.n	800da10 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800da04:	f000 f936 	bl	800dc74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2201      	movs	r2, #1
 800da0c:	601a      	str	r2, [r3, #0]
 800da0e:	e002      	b.n	800da16 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2200      	movs	r2, #0
 800da14:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800da16:	4a04      	ldr	r2, [pc, #16]	; (800da28 <prvSampleTimeNow+0x3c>)
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800da1c:	68fb      	ldr	r3, [r7, #12]
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3710      	adds	r7, #16
 800da22:	46bd      	mov	sp, r7
 800da24:	bd80      	pop	{r7, pc}
 800da26:	bf00      	nop
 800da28:	20002abc 	.word	0x20002abc

0800da2c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b086      	sub	sp, #24
 800da30:	af00      	add	r7, sp, #0
 800da32:	60f8      	str	r0, [r7, #12]
 800da34:	60b9      	str	r1, [r7, #8]
 800da36:	607a      	str	r2, [r7, #4]
 800da38:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800da3a:	2300      	movs	r3, #0
 800da3c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	68ba      	ldr	r2, [r7, #8]
 800da42:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	68fa      	ldr	r2, [r7, #12]
 800da48:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800da4a:	68ba      	ldr	r2, [r7, #8]
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	429a      	cmp	r2, r3
 800da50:	d812      	bhi.n	800da78 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da52:	687a      	ldr	r2, [r7, #4]
 800da54:	683b      	ldr	r3, [r7, #0]
 800da56:	1ad2      	subs	r2, r2, r3
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	699b      	ldr	r3, [r3, #24]
 800da5c:	429a      	cmp	r2, r3
 800da5e:	d302      	bcc.n	800da66 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800da60:	2301      	movs	r3, #1
 800da62:	617b      	str	r3, [r7, #20]
 800da64:	e01b      	b.n	800da9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800da66:	4b10      	ldr	r3, [pc, #64]	; (800daa8 <prvInsertTimerInActiveList+0x7c>)
 800da68:	681a      	ldr	r2, [r3, #0]
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	3304      	adds	r3, #4
 800da6e:	4619      	mov	r1, r3
 800da70:	4610      	mov	r0, r2
 800da72:	f7fd fc7a 	bl	800b36a <vListInsert>
 800da76:	e012      	b.n	800da9e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800da78:	687a      	ldr	r2, [r7, #4]
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	429a      	cmp	r2, r3
 800da7e:	d206      	bcs.n	800da8e <prvInsertTimerInActiveList+0x62>
 800da80:	68ba      	ldr	r2, [r7, #8]
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	429a      	cmp	r2, r3
 800da86:	d302      	bcc.n	800da8e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800da88:	2301      	movs	r3, #1
 800da8a:	617b      	str	r3, [r7, #20]
 800da8c:	e007      	b.n	800da9e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800da8e:	4b07      	ldr	r3, [pc, #28]	; (800daac <prvInsertTimerInActiveList+0x80>)
 800da90:	681a      	ldr	r2, [r3, #0]
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	3304      	adds	r3, #4
 800da96:	4619      	mov	r1, r3
 800da98:	4610      	mov	r0, r2
 800da9a:	f7fd fc66 	bl	800b36a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800da9e:	697b      	ldr	r3, [r7, #20]
}
 800daa0:	4618      	mov	r0, r3
 800daa2:	3718      	adds	r7, #24
 800daa4:	46bd      	mov	sp, r7
 800daa6:	bd80      	pop	{r7, pc}
 800daa8:	20002ab0 	.word	0x20002ab0
 800daac:	20002aac 	.word	0x20002aac

0800dab0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800dab0:	b580      	push	{r7, lr}
 800dab2:	b08e      	sub	sp, #56	; 0x38
 800dab4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dab6:	e0ca      	b.n	800dc4e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	da18      	bge.n	800daf0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800dabe:	1d3b      	adds	r3, r7, #4
 800dac0:	3304      	adds	r3, #4
 800dac2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800dac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d10a      	bne.n	800dae0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800daca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dace:	f383 8811 	msr	BASEPRI, r3
 800dad2:	f3bf 8f6f 	isb	sy
 800dad6:	f3bf 8f4f 	dsb	sy
 800dada:	61fb      	str	r3, [r7, #28]
}
 800dadc:	bf00      	nop
 800dade:	e7fe      	b.n	800dade <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800dae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800dae6:	6850      	ldr	r0, [r2, #4]
 800dae8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800daea:	6892      	ldr	r2, [r2, #8]
 800daec:	4611      	mov	r1, r2
 800daee:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	f2c0 80aa 	blt.w	800dc4c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800dafc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dafe:	695b      	ldr	r3, [r3, #20]
 800db00:	2b00      	cmp	r3, #0
 800db02:	d004      	beq.n	800db0e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800db04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db06:	3304      	adds	r3, #4
 800db08:	4618      	mov	r0, r3
 800db0a:	f7fd fc67 	bl	800b3dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800db0e:	463b      	mov	r3, r7
 800db10:	4618      	mov	r0, r3
 800db12:	f7ff ff6b 	bl	800d9ec <prvSampleTimeNow>
 800db16:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2b09      	cmp	r3, #9
 800db1c:	f200 8097 	bhi.w	800dc4e <prvProcessReceivedCommands+0x19e>
 800db20:	a201      	add	r2, pc, #4	; (adr r2, 800db28 <prvProcessReceivedCommands+0x78>)
 800db22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db26:	bf00      	nop
 800db28:	0800db51 	.word	0x0800db51
 800db2c:	0800db51 	.word	0x0800db51
 800db30:	0800db51 	.word	0x0800db51
 800db34:	0800dbc5 	.word	0x0800dbc5
 800db38:	0800dbd9 	.word	0x0800dbd9
 800db3c:	0800dc23 	.word	0x0800dc23
 800db40:	0800db51 	.word	0x0800db51
 800db44:	0800db51 	.word	0x0800db51
 800db48:	0800dbc5 	.word	0x0800dbc5
 800db4c:	0800dbd9 	.word	0x0800dbd9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800db50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800db56:	f043 0301 	orr.w	r3, r3, #1
 800db5a:	b2da      	uxtb	r2, r3
 800db5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800db62:	68ba      	ldr	r2, [r7, #8]
 800db64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db66:	699b      	ldr	r3, [r3, #24]
 800db68:	18d1      	adds	r1, r2, r3
 800db6a:	68bb      	ldr	r3, [r7, #8]
 800db6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db70:	f7ff ff5c 	bl	800da2c <prvInsertTimerInActiveList>
 800db74:	4603      	mov	r3, r0
 800db76:	2b00      	cmp	r3, #0
 800db78:	d069      	beq.n	800dc4e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800db7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db7c:	6a1b      	ldr	r3, [r3, #32]
 800db7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db80:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800db82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800db88:	f003 0304 	and.w	r3, r3, #4
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d05e      	beq.n	800dc4e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800db90:	68ba      	ldr	r2, [r7, #8]
 800db92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db94:	699b      	ldr	r3, [r3, #24]
 800db96:	441a      	add	r2, r3
 800db98:	2300      	movs	r3, #0
 800db9a:	9300      	str	r3, [sp, #0]
 800db9c:	2300      	movs	r3, #0
 800db9e:	2100      	movs	r1, #0
 800dba0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dba2:	f7ff fe05 	bl	800d7b0 <xTimerGenericCommand>
 800dba6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800dba8:	6a3b      	ldr	r3, [r7, #32]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d14f      	bne.n	800dc4e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800dbae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbb2:	f383 8811 	msr	BASEPRI, r3
 800dbb6:	f3bf 8f6f 	isb	sy
 800dbba:	f3bf 8f4f 	dsb	sy
 800dbbe:	61bb      	str	r3, [r7, #24]
}
 800dbc0:	bf00      	nop
 800dbc2:	e7fe      	b.n	800dbc2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dbc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dbca:	f023 0301 	bic.w	r3, r3, #1
 800dbce:	b2da      	uxtb	r2, r3
 800dbd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800dbd6:	e03a      	b.n	800dc4e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dbd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dbde:	f043 0301 	orr.w	r3, r3, #1
 800dbe2:	b2da      	uxtb	r2, r3
 800dbe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbe6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800dbea:	68ba      	ldr	r2, [r7, #8]
 800dbec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbee:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800dbf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbf2:	699b      	ldr	r3, [r3, #24]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d10a      	bne.n	800dc0e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800dbf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbfc:	f383 8811 	msr	BASEPRI, r3
 800dc00:	f3bf 8f6f 	isb	sy
 800dc04:	f3bf 8f4f 	dsb	sy
 800dc08:	617b      	str	r3, [r7, #20]
}
 800dc0a:	bf00      	nop
 800dc0c:	e7fe      	b.n	800dc0c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800dc0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc10:	699a      	ldr	r2, [r3, #24]
 800dc12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc14:	18d1      	adds	r1, r2, r3
 800dc16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dc1c:	f7ff ff06 	bl	800da2c <prvInsertTimerInActiveList>
					break;
 800dc20:	e015      	b.n	800dc4e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800dc22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dc28:	f003 0302 	and.w	r3, r3, #2
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d103      	bne.n	800dc38 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800dc30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dc32:	f000 fbdd 	bl	800e3f0 <vPortFree>
 800dc36:	e00a      	b.n	800dc4e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dc38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dc3e:	f023 0301 	bic.w	r3, r3, #1
 800dc42:	b2da      	uxtb	r2, r3
 800dc44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800dc4a:	e000      	b.n	800dc4e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800dc4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dc4e:	4b08      	ldr	r3, [pc, #32]	; (800dc70 <prvProcessReceivedCommands+0x1c0>)
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	1d39      	adds	r1, r7, #4
 800dc54:	2200      	movs	r2, #0
 800dc56:	4618      	mov	r0, r3
 800dc58:	f7fe f86e 	bl	800bd38 <xQueueReceive>
 800dc5c:	4603      	mov	r3, r0
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	f47f af2a 	bne.w	800dab8 <prvProcessReceivedCommands+0x8>
	}
}
 800dc64:	bf00      	nop
 800dc66:	bf00      	nop
 800dc68:	3730      	adds	r7, #48	; 0x30
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	bd80      	pop	{r7, pc}
 800dc6e:	bf00      	nop
 800dc70:	20002ab4 	.word	0x20002ab4

0800dc74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b088      	sub	sp, #32
 800dc78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dc7a:	e048      	b.n	800dd0e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dc7c:	4b2d      	ldr	r3, [pc, #180]	; (800dd34 <prvSwitchTimerLists+0xc0>)
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	68db      	ldr	r3, [r3, #12]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc86:	4b2b      	ldr	r3, [pc, #172]	; (800dd34 <prvSwitchTimerLists+0xc0>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	68db      	ldr	r3, [r3, #12]
 800dc8c:	68db      	ldr	r3, [r3, #12]
 800dc8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	3304      	adds	r3, #4
 800dc94:	4618      	mov	r0, r3
 800dc96:	f7fd fba1 	bl	800b3dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	6a1b      	ldr	r3, [r3, #32]
 800dc9e:	68f8      	ldr	r0, [r7, #12]
 800dca0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dca8:	f003 0304 	and.w	r3, r3, #4
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d02e      	beq.n	800dd0e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	699b      	ldr	r3, [r3, #24]
 800dcb4:	693a      	ldr	r2, [r7, #16]
 800dcb6:	4413      	add	r3, r2
 800dcb8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800dcba:	68ba      	ldr	r2, [r7, #8]
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	429a      	cmp	r2, r3
 800dcc0:	d90e      	bls.n	800dce0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	68ba      	ldr	r2, [r7, #8]
 800dcc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	68fa      	ldr	r2, [r7, #12]
 800dccc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dcce:	4b19      	ldr	r3, [pc, #100]	; (800dd34 <prvSwitchTimerLists+0xc0>)
 800dcd0:	681a      	ldr	r2, [r3, #0]
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	3304      	adds	r3, #4
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	4610      	mov	r0, r2
 800dcda:	f7fd fb46 	bl	800b36a <vListInsert>
 800dcde:	e016      	b.n	800dd0e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dce0:	2300      	movs	r3, #0
 800dce2:	9300      	str	r3, [sp, #0]
 800dce4:	2300      	movs	r3, #0
 800dce6:	693a      	ldr	r2, [r7, #16]
 800dce8:	2100      	movs	r1, #0
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f7ff fd60 	bl	800d7b0 <xTimerGenericCommand>
 800dcf0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d10a      	bne.n	800dd0e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800dcf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcfc:	f383 8811 	msr	BASEPRI, r3
 800dd00:	f3bf 8f6f 	isb	sy
 800dd04:	f3bf 8f4f 	dsb	sy
 800dd08:	603b      	str	r3, [r7, #0]
}
 800dd0a:	bf00      	nop
 800dd0c:	e7fe      	b.n	800dd0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dd0e:	4b09      	ldr	r3, [pc, #36]	; (800dd34 <prvSwitchTimerLists+0xc0>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d1b1      	bne.n	800dc7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800dd18:	4b06      	ldr	r3, [pc, #24]	; (800dd34 <prvSwitchTimerLists+0xc0>)
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800dd1e:	4b06      	ldr	r3, [pc, #24]	; (800dd38 <prvSwitchTimerLists+0xc4>)
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	4a04      	ldr	r2, [pc, #16]	; (800dd34 <prvSwitchTimerLists+0xc0>)
 800dd24:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800dd26:	4a04      	ldr	r2, [pc, #16]	; (800dd38 <prvSwitchTimerLists+0xc4>)
 800dd28:	697b      	ldr	r3, [r7, #20]
 800dd2a:	6013      	str	r3, [r2, #0]
}
 800dd2c:	bf00      	nop
 800dd2e:	3718      	adds	r7, #24
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}
 800dd34:	20002aac 	.word	0x20002aac
 800dd38:	20002ab0 	.word	0x20002ab0

0800dd3c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b082      	sub	sp, #8
 800dd40:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800dd42:	f000 f967 	bl	800e014 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800dd46:	4b15      	ldr	r3, [pc, #84]	; (800dd9c <prvCheckForValidListAndQueue+0x60>)
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d120      	bne.n	800dd90 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800dd4e:	4814      	ldr	r0, [pc, #80]	; (800dda0 <prvCheckForValidListAndQueue+0x64>)
 800dd50:	f7fd faba 	bl	800b2c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800dd54:	4813      	ldr	r0, [pc, #76]	; (800dda4 <prvCheckForValidListAndQueue+0x68>)
 800dd56:	f7fd fab7 	bl	800b2c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800dd5a:	4b13      	ldr	r3, [pc, #76]	; (800dda8 <prvCheckForValidListAndQueue+0x6c>)
 800dd5c:	4a10      	ldr	r2, [pc, #64]	; (800dda0 <prvCheckForValidListAndQueue+0x64>)
 800dd5e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800dd60:	4b12      	ldr	r3, [pc, #72]	; (800ddac <prvCheckForValidListAndQueue+0x70>)
 800dd62:	4a10      	ldr	r2, [pc, #64]	; (800dda4 <prvCheckForValidListAndQueue+0x68>)
 800dd64:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800dd66:	2300      	movs	r3, #0
 800dd68:	9300      	str	r3, [sp, #0]
 800dd6a:	4b11      	ldr	r3, [pc, #68]	; (800ddb0 <prvCheckForValidListAndQueue+0x74>)
 800dd6c:	4a11      	ldr	r2, [pc, #68]	; (800ddb4 <prvCheckForValidListAndQueue+0x78>)
 800dd6e:	2110      	movs	r1, #16
 800dd70:	200a      	movs	r0, #10
 800dd72:	f7fd fbc5 	bl	800b500 <xQueueGenericCreateStatic>
 800dd76:	4603      	mov	r3, r0
 800dd78:	4a08      	ldr	r2, [pc, #32]	; (800dd9c <prvCheckForValidListAndQueue+0x60>)
 800dd7a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800dd7c:	4b07      	ldr	r3, [pc, #28]	; (800dd9c <prvCheckForValidListAndQueue+0x60>)
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d005      	beq.n	800dd90 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800dd84:	4b05      	ldr	r3, [pc, #20]	; (800dd9c <prvCheckForValidListAndQueue+0x60>)
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	490b      	ldr	r1, [pc, #44]	; (800ddb8 <prvCheckForValidListAndQueue+0x7c>)
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7fe fb8c 	bl	800c4a8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dd90:	f000 f970 	bl	800e074 <vPortExitCritical>
}
 800dd94:	bf00      	nop
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop
 800dd9c:	20002ab4 	.word	0x20002ab4
 800dda0:	20002a84 	.word	0x20002a84
 800dda4:	20002a98 	.word	0x20002a98
 800dda8:	20002aac 	.word	0x20002aac
 800ddac:	20002ab0 	.word	0x20002ab0
 800ddb0:	20002b60 	.word	0x20002b60
 800ddb4:	20002ac0 	.word	0x20002ac0
 800ddb8:	080101cc 	.word	0x080101cc

0800ddbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ddbc:	b480      	push	{r7}
 800ddbe:	b085      	sub	sp, #20
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	60f8      	str	r0, [r7, #12]
 800ddc4:	60b9      	str	r1, [r7, #8]
 800ddc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	3b04      	subs	r3, #4
 800ddcc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ddd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ddd6:	68fb      	ldr	r3, [r7, #12]
 800ddd8:	3b04      	subs	r3, #4
 800ddda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dddc:	68bb      	ldr	r3, [r7, #8]
 800ddde:	f023 0201 	bic.w	r2, r3, #1
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	3b04      	subs	r3, #4
 800ddea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ddec:	4a0c      	ldr	r2, [pc, #48]	; (800de20 <pxPortInitialiseStack+0x64>)
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	3b14      	subs	r3, #20
 800ddf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ddf8:	687a      	ldr	r2, [r7, #4]
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	3b04      	subs	r3, #4
 800de02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	f06f 0202 	mvn.w	r2, #2
 800de0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	3b20      	subs	r3, #32
 800de10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800de12:	68fb      	ldr	r3, [r7, #12]
}
 800de14:	4618      	mov	r0, r3
 800de16:	3714      	adds	r7, #20
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr
 800de20:	0800de25 	.word	0x0800de25

0800de24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800de24:	b480      	push	{r7}
 800de26:	b085      	sub	sp, #20
 800de28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800de2a:	2300      	movs	r3, #0
 800de2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800de2e:	4b12      	ldr	r3, [pc, #72]	; (800de78 <prvTaskExitError+0x54>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de36:	d00a      	beq.n	800de4e <prvTaskExitError+0x2a>
	__asm volatile
 800de38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de3c:	f383 8811 	msr	BASEPRI, r3
 800de40:	f3bf 8f6f 	isb	sy
 800de44:	f3bf 8f4f 	dsb	sy
 800de48:	60fb      	str	r3, [r7, #12]
}
 800de4a:	bf00      	nop
 800de4c:	e7fe      	b.n	800de4c <prvTaskExitError+0x28>
	__asm volatile
 800de4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de52:	f383 8811 	msr	BASEPRI, r3
 800de56:	f3bf 8f6f 	isb	sy
 800de5a:	f3bf 8f4f 	dsb	sy
 800de5e:	60bb      	str	r3, [r7, #8]
}
 800de60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800de62:	bf00      	nop
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d0fc      	beq.n	800de64 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800de6a:	bf00      	nop
 800de6c:	bf00      	nop
 800de6e:	3714      	adds	r7, #20
 800de70:	46bd      	mov	sp, r7
 800de72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de76:	4770      	bx	lr
 800de78:	20000044 	.word	0x20000044
 800de7c:	00000000 	.word	0x00000000

0800de80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800de80:	4b07      	ldr	r3, [pc, #28]	; (800dea0 <pxCurrentTCBConst2>)
 800de82:	6819      	ldr	r1, [r3, #0]
 800de84:	6808      	ldr	r0, [r1, #0]
 800de86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de8a:	f380 8809 	msr	PSP, r0
 800de8e:	f3bf 8f6f 	isb	sy
 800de92:	f04f 0000 	mov.w	r0, #0
 800de96:	f380 8811 	msr	BASEPRI, r0
 800de9a:	4770      	bx	lr
 800de9c:	f3af 8000 	nop.w

0800dea0 <pxCurrentTCBConst2>:
 800dea0:	20002584 	.word	0x20002584
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dea4:	bf00      	nop
 800dea6:	bf00      	nop

0800dea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dea8:	4808      	ldr	r0, [pc, #32]	; (800decc <prvPortStartFirstTask+0x24>)
 800deaa:	6800      	ldr	r0, [r0, #0]
 800deac:	6800      	ldr	r0, [r0, #0]
 800deae:	f380 8808 	msr	MSP, r0
 800deb2:	f04f 0000 	mov.w	r0, #0
 800deb6:	f380 8814 	msr	CONTROL, r0
 800deba:	b662      	cpsie	i
 800debc:	b661      	cpsie	f
 800debe:	f3bf 8f4f 	dsb	sy
 800dec2:	f3bf 8f6f 	isb	sy
 800dec6:	df00      	svc	0
 800dec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800deca:	bf00      	nop
 800decc:	e000ed08 	.word	0xe000ed08

0800ded0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b086      	sub	sp, #24
 800ded4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ded6:	4b46      	ldr	r3, [pc, #280]	; (800dff0 <xPortStartScheduler+0x120>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	4a46      	ldr	r2, [pc, #280]	; (800dff4 <xPortStartScheduler+0x124>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d10a      	bne.n	800def6 <xPortStartScheduler+0x26>
	__asm volatile
 800dee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dee4:	f383 8811 	msr	BASEPRI, r3
 800dee8:	f3bf 8f6f 	isb	sy
 800deec:	f3bf 8f4f 	dsb	sy
 800def0:	613b      	str	r3, [r7, #16]
}
 800def2:	bf00      	nop
 800def4:	e7fe      	b.n	800def4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800def6:	4b3e      	ldr	r3, [pc, #248]	; (800dff0 <xPortStartScheduler+0x120>)
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	4a3f      	ldr	r2, [pc, #252]	; (800dff8 <xPortStartScheduler+0x128>)
 800defc:	4293      	cmp	r3, r2
 800defe:	d10a      	bne.n	800df16 <xPortStartScheduler+0x46>
	__asm volatile
 800df00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df04:	f383 8811 	msr	BASEPRI, r3
 800df08:	f3bf 8f6f 	isb	sy
 800df0c:	f3bf 8f4f 	dsb	sy
 800df10:	60fb      	str	r3, [r7, #12]
}
 800df12:	bf00      	nop
 800df14:	e7fe      	b.n	800df14 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800df16:	4b39      	ldr	r3, [pc, #228]	; (800dffc <xPortStartScheduler+0x12c>)
 800df18:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800df1a:	697b      	ldr	r3, [r7, #20]
 800df1c:	781b      	ldrb	r3, [r3, #0]
 800df1e:	b2db      	uxtb	r3, r3
 800df20:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	22ff      	movs	r2, #255	; 0xff
 800df26:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800df28:	697b      	ldr	r3, [r7, #20]
 800df2a:	781b      	ldrb	r3, [r3, #0]
 800df2c:	b2db      	uxtb	r3, r3
 800df2e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800df30:	78fb      	ldrb	r3, [r7, #3]
 800df32:	b2db      	uxtb	r3, r3
 800df34:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800df38:	b2da      	uxtb	r2, r3
 800df3a:	4b31      	ldr	r3, [pc, #196]	; (800e000 <xPortStartScheduler+0x130>)
 800df3c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800df3e:	4b31      	ldr	r3, [pc, #196]	; (800e004 <xPortStartScheduler+0x134>)
 800df40:	2207      	movs	r2, #7
 800df42:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800df44:	e009      	b.n	800df5a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800df46:	4b2f      	ldr	r3, [pc, #188]	; (800e004 <xPortStartScheduler+0x134>)
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	3b01      	subs	r3, #1
 800df4c:	4a2d      	ldr	r2, [pc, #180]	; (800e004 <xPortStartScheduler+0x134>)
 800df4e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800df50:	78fb      	ldrb	r3, [r7, #3]
 800df52:	b2db      	uxtb	r3, r3
 800df54:	005b      	lsls	r3, r3, #1
 800df56:	b2db      	uxtb	r3, r3
 800df58:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800df5a:	78fb      	ldrb	r3, [r7, #3]
 800df5c:	b2db      	uxtb	r3, r3
 800df5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df62:	2b80      	cmp	r3, #128	; 0x80
 800df64:	d0ef      	beq.n	800df46 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800df66:	4b27      	ldr	r3, [pc, #156]	; (800e004 <xPortStartScheduler+0x134>)
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	f1c3 0307 	rsb	r3, r3, #7
 800df6e:	2b04      	cmp	r3, #4
 800df70:	d00a      	beq.n	800df88 <xPortStartScheduler+0xb8>
	__asm volatile
 800df72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df76:	f383 8811 	msr	BASEPRI, r3
 800df7a:	f3bf 8f6f 	isb	sy
 800df7e:	f3bf 8f4f 	dsb	sy
 800df82:	60bb      	str	r3, [r7, #8]
}
 800df84:	bf00      	nop
 800df86:	e7fe      	b.n	800df86 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800df88:	4b1e      	ldr	r3, [pc, #120]	; (800e004 <xPortStartScheduler+0x134>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	021b      	lsls	r3, r3, #8
 800df8e:	4a1d      	ldr	r2, [pc, #116]	; (800e004 <xPortStartScheduler+0x134>)
 800df90:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800df92:	4b1c      	ldr	r3, [pc, #112]	; (800e004 <xPortStartScheduler+0x134>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800df9a:	4a1a      	ldr	r2, [pc, #104]	; (800e004 <xPortStartScheduler+0x134>)
 800df9c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	b2da      	uxtb	r2, r3
 800dfa2:	697b      	ldr	r3, [r7, #20]
 800dfa4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dfa6:	4b18      	ldr	r3, [pc, #96]	; (800e008 <xPortStartScheduler+0x138>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	4a17      	ldr	r2, [pc, #92]	; (800e008 <xPortStartScheduler+0x138>)
 800dfac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dfb0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dfb2:	4b15      	ldr	r3, [pc, #84]	; (800e008 <xPortStartScheduler+0x138>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	4a14      	ldr	r2, [pc, #80]	; (800e008 <xPortStartScheduler+0x138>)
 800dfb8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800dfbc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dfbe:	f000 f8dd 	bl	800e17c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dfc2:	4b12      	ldr	r3, [pc, #72]	; (800e00c <xPortStartScheduler+0x13c>)
 800dfc4:	2200      	movs	r2, #0
 800dfc6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dfc8:	f000 f8fc 	bl	800e1c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dfcc:	4b10      	ldr	r3, [pc, #64]	; (800e010 <xPortStartScheduler+0x140>)
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	4a0f      	ldr	r2, [pc, #60]	; (800e010 <xPortStartScheduler+0x140>)
 800dfd2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800dfd6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dfd8:	f7ff ff66 	bl	800dea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dfdc:	f7fe ff3c 	bl	800ce58 <vTaskSwitchContext>
	prvTaskExitError();
 800dfe0:	f7ff ff20 	bl	800de24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dfe4:	2300      	movs	r3, #0
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3718      	adds	r7, #24
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}
 800dfee:	bf00      	nop
 800dff0:	e000ed00 	.word	0xe000ed00
 800dff4:	410fc271 	.word	0x410fc271
 800dff8:	410fc270 	.word	0x410fc270
 800dffc:	e000e400 	.word	0xe000e400
 800e000:	20002bb0 	.word	0x20002bb0
 800e004:	20002bb4 	.word	0x20002bb4
 800e008:	e000ed20 	.word	0xe000ed20
 800e00c:	20000044 	.word	0x20000044
 800e010:	e000ef34 	.word	0xe000ef34

0800e014 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e014:	b480      	push	{r7}
 800e016:	b083      	sub	sp, #12
 800e018:	af00      	add	r7, sp, #0
	__asm volatile
 800e01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e01e:	f383 8811 	msr	BASEPRI, r3
 800e022:	f3bf 8f6f 	isb	sy
 800e026:	f3bf 8f4f 	dsb	sy
 800e02a:	607b      	str	r3, [r7, #4]
}
 800e02c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e02e:	4b0f      	ldr	r3, [pc, #60]	; (800e06c <vPortEnterCritical+0x58>)
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	3301      	adds	r3, #1
 800e034:	4a0d      	ldr	r2, [pc, #52]	; (800e06c <vPortEnterCritical+0x58>)
 800e036:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e038:	4b0c      	ldr	r3, [pc, #48]	; (800e06c <vPortEnterCritical+0x58>)
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	2b01      	cmp	r3, #1
 800e03e:	d10f      	bne.n	800e060 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e040:	4b0b      	ldr	r3, [pc, #44]	; (800e070 <vPortEnterCritical+0x5c>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	b2db      	uxtb	r3, r3
 800e046:	2b00      	cmp	r3, #0
 800e048:	d00a      	beq.n	800e060 <vPortEnterCritical+0x4c>
	__asm volatile
 800e04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e04e:	f383 8811 	msr	BASEPRI, r3
 800e052:	f3bf 8f6f 	isb	sy
 800e056:	f3bf 8f4f 	dsb	sy
 800e05a:	603b      	str	r3, [r7, #0]
}
 800e05c:	bf00      	nop
 800e05e:	e7fe      	b.n	800e05e <vPortEnterCritical+0x4a>
	}
}
 800e060:	bf00      	nop
 800e062:	370c      	adds	r7, #12
 800e064:	46bd      	mov	sp, r7
 800e066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e06a:	4770      	bx	lr
 800e06c:	20000044 	.word	0x20000044
 800e070:	e000ed04 	.word	0xe000ed04

0800e074 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e074:	b480      	push	{r7}
 800e076:	b083      	sub	sp, #12
 800e078:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e07a:	4b12      	ldr	r3, [pc, #72]	; (800e0c4 <vPortExitCritical+0x50>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d10a      	bne.n	800e098 <vPortExitCritical+0x24>
	__asm volatile
 800e082:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e086:	f383 8811 	msr	BASEPRI, r3
 800e08a:	f3bf 8f6f 	isb	sy
 800e08e:	f3bf 8f4f 	dsb	sy
 800e092:	607b      	str	r3, [r7, #4]
}
 800e094:	bf00      	nop
 800e096:	e7fe      	b.n	800e096 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e098:	4b0a      	ldr	r3, [pc, #40]	; (800e0c4 <vPortExitCritical+0x50>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	3b01      	subs	r3, #1
 800e09e:	4a09      	ldr	r2, [pc, #36]	; (800e0c4 <vPortExitCritical+0x50>)
 800e0a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e0a2:	4b08      	ldr	r3, [pc, #32]	; (800e0c4 <vPortExitCritical+0x50>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d105      	bne.n	800e0b6 <vPortExitCritical+0x42>
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	f383 8811 	msr	BASEPRI, r3
}
 800e0b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e0b6:	bf00      	nop
 800e0b8:	370c      	adds	r7, #12
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c0:	4770      	bx	lr
 800e0c2:	bf00      	nop
 800e0c4:	20000044 	.word	0x20000044
	...

0800e0d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e0d0:	f3ef 8009 	mrs	r0, PSP
 800e0d4:	f3bf 8f6f 	isb	sy
 800e0d8:	4b15      	ldr	r3, [pc, #84]	; (800e130 <pxCurrentTCBConst>)
 800e0da:	681a      	ldr	r2, [r3, #0]
 800e0dc:	f01e 0f10 	tst.w	lr, #16
 800e0e0:	bf08      	it	eq
 800e0e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e0e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ea:	6010      	str	r0, [r2, #0]
 800e0ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e0f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e0f4:	f380 8811 	msr	BASEPRI, r0
 800e0f8:	f3bf 8f4f 	dsb	sy
 800e0fc:	f3bf 8f6f 	isb	sy
 800e100:	f7fe feaa 	bl	800ce58 <vTaskSwitchContext>
 800e104:	f04f 0000 	mov.w	r0, #0
 800e108:	f380 8811 	msr	BASEPRI, r0
 800e10c:	bc09      	pop	{r0, r3}
 800e10e:	6819      	ldr	r1, [r3, #0]
 800e110:	6808      	ldr	r0, [r1, #0]
 800e112:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e116:	f01e 0f10 	tst.w	lr, #16
 800e11a:	bf08      	it	eq
 800e11c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e120:	f380 8809 	msr	PSP, r0
 800e124:	f3bf 8f6f 	isb	sy
 800e128:	4770      	bx	lr
 800e12a:	bf00      	nop
 800e12c:	f3af 8000 	nop.w

0800e130 <pxCurrentTCBConst>:
 800e130:	20002584 	.word	0x20002584
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e134:	bf00      	nop
 800e136:	bf00      	nop

0800e138 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b082      	sub	sp, #8
 800e13c:	af00      	add	r7, sp, #0
	__asm volatile
 800e13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e142:	f383 8811 	msr	BASEPRI, r3
 800e146:	f3bf 8f6f 	isb	sy
 800e14a:	f3bf 8f4f 	dsb	sy
 800e14e:	607b      	str	r3, [r7, #4]
}
 800e150:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e152:	f7fe fdc7 	bl	800cce4 <xTaskIncrementTick>
 800e156:	4603      	mov	r3, r0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d003      	beq.n	800e164 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e15c:	4b06      	ldr	r3, [pc, #24]	; (800e178 <xPortSysTickHandler+0x40>)
 800e15e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e162:	601a      	str	r2, [r3, #0]
 800e164:	2300      	movs	r3, #0
 800e166:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e168:	683b      	ldr	r3, [r7, #0]
 800e16a:	f383 8811 	msr	BASEPRI, r3
}
 800e16e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e170:	bf00      	nop
 800e172:	3708      	adds	r7, #8
 800e174:	46bd      	mov	sp, r7
 800e176:	bd80      	pop	{r7, pc}
 800e178:	e000ed04 	.word	0xe000ed04

0800e17c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e17c:	b480      	push	{r7}
 800e17e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e180:	4b0b      	ldr	r3, [pc, #44]	; (800e1b0 <vPortSetupTimerInterrupt+0x34>)
 800e182:	2200      	movs	r2, #0
 800e184:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e186:	4b0b      	ldr	r3, [pc, #44]	; (800e1b4 <vPortSetupTimerInterrupt+0x38>)
 800e188:	2200      	movs	r2, #0
 800e18a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e18c:	4b0a      	ldr	r3, [pc, #40]	; (800e1b8 <vPortSetupTimerInterrupt+0x3c>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	4a0a      	ldr	r2, [pc, #40]	; (800e1bc <vPortSetupTimerInterrupt+0x40>)
 800e192:	fba2 2303 	umull	r2, r3, r2, r3
 800e196:	099b      	lsrs	r3, r3, #6
 800e198:	4a09      	ldr	r2, [pc, #36]	; (800e1c0 <vPortSetupTimerInterrupt+0x44>)
 800e19a:	3b01      	subs	r3, #1
 800e19c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e19e:	4b04      	ldr	r3, [pc, #16]	; (800e1b0 <vPortSetupTimerInterrupt+0x34>)
 800e1a0:	2207      	movs	r2, #7
 800e1a2:	601a      	str	r2, [r3, #0]
}
 800e1a4:	bf00      	nop
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ac:	4770      	bx	lr
 800e1ae:	bf00      	nop
 800e1b0:	e000e010 	.word	0xe000e010
 800e1b4:	e000e018 	.word	0xe000e018
 800e1b8:	20000038 	.word	0x20000038
 800e1bc:	10624dd3 	.word	0x10624dd3
 800e1c0:	e000e014 	.word	0xe000e014

0800e1c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e1c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e1d4 <vPortEnableVFP+0x10>
 800e1c8:	6801      	ldr	r1, [r0, #0]
 800e1ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e1ce:	6001      	str	r1, [r0, #0]
 800e1d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e1d2:	bf00      	nop
 800e1d4:	e000ed88 	.word	0xe000ed88

0800e1d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e1d8:	b480      	push	{r7}
 800e1da:	b085      	sub	sp, #20
 800e1dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e1de:	f3ef 8305 	mrs	r3, IPSR
 800e1e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	2b0f      	cmp	r3, #15
 800e1e8:	d914      	bls.n	800e214 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e1ea:	4a17      	ldr	r2, [pc, #92]	; (800e248 <vPortValidateInterruptPriority+0x70>)
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	4413      	add	r3, r2
 800e1f0:	781b      	ldrb	r3, [r3, #0]
 800e1f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e1f4:	4b15      	ldr	r3, [pc, #84]	; (800e24c <vPortValidateInterruptPriority+0x74>)
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	7afa      	ldrb	r2, [r7, #11]
 800e1fa:	429a      	cmp	r2, r3
 800e1fc:	d20a      	bcs.n	800e214 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e1fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e202:	f383 8811 	msr	BASEPRI, r3
 800e206:	f3bf 8f6f 	isb	sy
 800e20a:	f3bf 8f4f 	dsb	sy
 800e20e:	607b      	str	r3, [r7, #4]
}
 800e210:	bf00      	nop
 800e212:	e7fe      	b.n	800e212 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e214:	4b0e      	ldr	r3, [pc, #56]	; (800e250 <vPortValidateInterruptPriority+0x78>)
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e21c:	4b0d      	ldr	r3, [pc, #52]	; (800e254 <vPortValidateInterruptPriority+0x7c>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	429a      	cmp	r2, r3
 800e222:	d90a      	bls.n	800e23a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e224:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e228:	f383 8811 	msr	BASEPRI, r3
 800e22c:	f3bf 8f6f 	isb	sy
 800e230:	f3bf 8f4f 	dsb	sy
 800e234:	603b      	str	r3, [r7, #0]
}
 800e236:	bf00      	nop
 800e238:	e7fe      	b.n	800e238 <vPortValidateInterruptPriority+0x60>
	}
 800e23a:	bf00      	nop
 800e23c:	3714      	adds	r7, #20
 800e23e:	46bd      	mov	sp, r7
 800e240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e244:	4770      	bx	lr
 800e246:	bf00      	nop
 800e248:	e000e3f0 	.word	0xe000e3f0
 800e24c:	20002bb0 	.word	0x20002bb0
 800e250:	e000ed0c 	.word	0xe000ed0c
 800e254:	20002bb4 	.word	0x20002bb4

0800e258 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b08a      	sub	sp, #40	; 0x28
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e260:	2300      	movs	r3, #0
 800e262:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e264:	f7fe fc82 	bl	800cb6c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e268:	4b5b      	ldr	r3, [pc, #364]	; (800e3d8 <pvPortMalloc+0x180>)
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d101      	bne.n	800e274 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e270:	f000 f920 	bl	800e4b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e274:	4b59      	ldr	r3, [pc, #356]	; (800e3dc <pvPortMalloc+0x184>)
 800e276:	681a      	ldr	r2, [r3, #0]
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	4013      	ands	r3, r2
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	f040 8093 	bne.w	800e3a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d01d      	beq.n	800e2c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e288:	2208      	movs	r2, #8
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	4413      	add	r3, r2
 800e28e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	f003 0307 	and.w	r3, r3, #7
 800e296:	2b00      	cmp	r3, #0
 800e298:	d014      	beq.n	800e2c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	f023 0307 	bic.w	r3, r3, #7
 800e2a0:	3308      	adds	r3, #8
 800e2a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	f003 0307 	and.w	r3, r3, #7
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d00a      	beq.n	800e2c4 <pvPortMalloc+0x6c>
	__asm volatile
 800e2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2b2:	f383 8811 	msr	BASEPRI, r3
 800e2b6:	f3bf 8f6f 	isb	sy
 800e2ba:	f3bf 8f4f 	dsb	sy
 800e2be:	617b      	str	r3, [r7, #20]
}
 800e2c0:	bf00      	nop
 800e2c2:	e7fe      	b.n	800e2c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d06e      	beq.n	800e3a8 <pvPortMalloc+0x150>
 800e2ca:	4b45      	ldr	r3, [pc, #276]	; (800e3e0 <pvPortMalloc+0x188>)
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	687a      	ldr	r2, [r7, #4]
 800e2d0:	429a      	cmp	r2, r3
 800e2d2:	d869      	bhi.n	800e3a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e2d4:	4b43      	ldr	r3, [pc, #268]	; (800e3e4 <pvPortMalloc+0x18c>)
 800e2d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e2d8:	4b42      	ldr	r3, [pc, #264]	; (800e3e4 <pvPortMalloc+0x18c>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e2de:	e004      	b.n	800e2ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e2ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ec:	685b      	ldr	r3, [r3, #4]
 800e2ee:	687a      	ldr	r2, [r7, #4]
 800e2f0:	429a      	cmp	r2, r3
 800e2f2:	d903      	bls.n	800e2fc <pvPortMalloc+0xa4>
 800e2f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d1f1      	bne.n	800e2e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e2fc:	4b36      	ldr	r3, [pc, #216]	; (800e3d8 <pvPortMalloc+0x180>)
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e302:	429a      	cmp	r2, r3
 800e304:	d050      	beq.n	800e3a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e306:	6a3b      	ldr	r3, [r7, #32]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	2208      	movs	r2, #8
 800e30c:	4413      	add	r3, r2
 800e30e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e312:	681a      	ldr	r2, [r3, #0]
 800e314:	6a3b      	ldr	r3, [r7, #32]
 800e316:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e31a:	685a      	ldr	r2, [r3, #4]
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	1ad2      	subs	r2, r2, r3
 800e320:	2308      	movs	r3, #8
 800e322:	005b      	lsls	r3, r3, #1
 800e324:	429a      	cmp	r2, r3
 800e326:	d91f      	bls.n	800e368 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	4413      	add	r3, r2
 800e32e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e330:	69bb      	ldr	r3, [r7, #24]
 800e332:	f003 0307 	and.w	r3, r3, #7
 800e336:	2b00      	cmp	r3, #0
 800e338:	d00a      	beq.n	800e350 <pvPortMalloc+0xf8>
	__asm volatile
 800e33a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e33e:	f383 8811 	msr	BASEPRI, r3
 800e342:	f3bf 8f6f 	isb	sy
 800e346:	f3bf 8f4f 	dsb	sy
 800e34a:	613b      	str	r3, [r7, #16]
}
 800e34c:	bf00      	nop
 800e34e:	e7fe      	b.n	800e34e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e352:	685a      	ldr	r2, [r3, #4]
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	1ad2      	subs	r2, r2, r3
 800e358:	69bb      	ldr	r3, [r7, #24]
 800e35a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e35c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e35e:	687a      	ldr	r2, [r7, #4]
 800e360:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e362:	69b8      	ldr	r0, [r7, #24]
 800e364:	f000 f908 	bl	800e578 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e368:	4b1d      	ldr	r3, [pc, #116]	; (800e3e0 <pvPortMalloc+0x188>)
 800e36a:	681a      	ldr	r2, [r3, #0]
 800e36c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e36e:	685b      	ldr	r3, [r3, #4]
 800e370:	1ad3      	subs	r3, r2, r3
 800e372:	4a1b      	ldr	r2, [pc, #108]	; (800e3e0 <pvPortMalloc+0x188>)
 800e374:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e376:	4b1a      	ldr	r3, [pc, #104]	; (800e3e0 <pvPortMalloc+0x188>)
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	4b1b      	ldr	r3, [pc, #108]	; (800e3e8 <pvPortMalloc+0x190>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	429a      	cmp	r2, r3
 800e380:	d203      	bcs.n	800e38a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e382:	4b17      	ldr	r3, [pc, #92]	; (800e3e0 <pvPortMalloc+0x188>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	4a18      	ldr	r2, [pc, #96]	; (800e3e8 <pvPortMalloc+0x190>)
 800e388:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e38a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e38c:	685a      	ldr	r2, [r3, #4]
 800e38e:	4b13      	ldr	r3, [pc, #76]	; (800e3dc <pvPortMalloc+0x184>)
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	431a      	orrs	r2, r3
 800e394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e396:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e39a:	2200      	movs	r2, #0
 800e39c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e39e:	4b13      	ldr	r3, [pc, #76]	; (800e3ec <pvPortMalloc+0x194>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	3301      	adds	r3, #1
 800e3a4:	4a11      	ldr	r2, [pc, #68]	; (800e3ec <pvPortMalloc+0x194>)
 800e3a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e3a8:	f7fe fbee 	bl	800cb88 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e3ac:	69fb      	ldr	r3, [r7, #28]
 800e3ae:	f003 0307 	and.w	r3, r3, #7
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d00a      	beq.n	800e3cc <pvPortMalloc+0x174>
	__asm volatile
 800e3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3ba:	f383 8811 	msr	BASEPRI, r3
 800e3be:	f3bf 8f6f 	isb	sy
 800e3c2:	f3bf 8f4f 	dsb	sy
 800e3c6:	60fb      	str	r3, [r7, #12]
}
 800e3c8:	bf00      	nop
 800e3ca:	e7fe      	b.n	800e3ca <pvPortMalloc+0x172>
	return pvReturn;
 800e3cc:	69fb      	ldr	r3, [r7, #28]
}
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	3728      	adds	r7, #40	; 0x28
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd80      	pop	{r7, pc}
 800e3d6:	bf00      	nop
 800e3d8:	20004bc0 	.word	0x20004bc0
 800e3dc:	20004bd4 	.word	0x20004bd4
 800e3e0:	20004bc4 	.word	0x20004bc4
 800e3e4:	20004bb8 	.word	0x20004bb8
 800e3e8:	20004bc8 	.word	0x20004bc8
 800e3ec:	20004bcc 	.word	0x20004bcc

0800e3f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b086      	sub	sp, #24
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d04d      	beq.n	800e49e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e402:	2308      	movs	r3, #8
 800e404:	425b      	negs	r3, r3
 800e406:	697a      	ldr	r2, [r7, #20]
 800e408:	4413      	add	r3, r2
 800e40a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e40c:	697b      	ldr	r3, [r7, #20]
 800e40e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e410:	693b      	ldr	r3, [r7, #16]
 800e412:	685a      	ldr	r2, [r3, #4]
 800e414:	4b24      	ldr	r3, [pc, #144]	; (800e4a8 <vPortFree+0xb8>)
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	4013      	ands	r3, r2
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d10a      	bne.n	800e434 <vPortFree+0x44>
	__asm volatile
 800e41e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e422:	f383 8811 	msr	BASEPRI, r3
 800e426:	f3bf 8f6f 	isb	sy
 800e42a:	f3bf 8f4f 	dsb	sy
 800e42e:	60fb      	str	r3, [r7, #12]
}
 800e430:	bf00      	nop
 800e432:	e7fe      	b.n	800e432 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e434:	693b      	ldr	r3, [r7, #16]
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d00a      	beq.n	800e452 <vPortFree+0x62>
	__asm volatile
 800e43c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e440:	f383 8811 	msr	BASEPRI, r3
 800e444:	f3bf 8f6f 	isb	sy
 800e448:	f3bf 8f4f 	dsb	sy
 800e44c:	60bb      	str	r3, [r7, #8]
}
 800e44e:	bf00      	nop
 800e450:	e7fe      	b.n	800e450 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e452:	693b      	ldr	r3, [r7, #16]
 800e454:	685a      	ldr	r2, [r3, #4]
 800e456:	4b14      	ldr	r3, [pc, #80]	; (800e4a8 <vPortFree+0xb8>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	4013      	ands	r3, r2
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d01e      	beq.n	800e49e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e460:	693b      	ldr	r3, [r7, #16]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d11a      	bne.n	800e49e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e468:	693b      	ldr	r3, [r7, #16]
 800e46a:	685a      	ldr	r2, [r3, #4]
 800e46c:	4b0e      	ldr	r3, [pc, #56]	; (800e4a8 <vPortFree+0xb8>)
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	43db      	mvns	r3, r3
 800e472:	401a      	ands	r2, r3
 800e474:	693b      	ldr	r3, [r7, #16]
 800e476:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e478:	f7fe fb78 	bl	800cb6c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e47c:	693b      	ldr	r3, [r7, #16]
 800e47e:	685a      	ldr	r2, [r3, #4]
 800e480:	4b0a      	ldr	r3, [pc, #40]	; (800e4ac <vPortFree+0xbc>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	4413      	add	r3, r2
 800e486:	4a09      	ldr	r2, [pc, #36]	; (800e4ac <vPortFree+0xbc>)
 800e488:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e48a:	6938      	ldr	r0, [r7, #16]
 800e48c:	f000 f874 	bl	800e578 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e490:	4b07      	ldr	r3, [pc, #28]	; (800e4b0 <vPortFree+0xc0>)
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	3301      	adds	r3, #1
 800e496:	4a06      	ldr	r2, [pc, #24]	; (800e4b0 <vPortFree+0xc0>)
 800e498:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e49a:	f7fe fb75 	bl	800cb88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e49e:	bf00      	nop
 800e4a0:	3718      	adds	r7, #24
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bd80      	pop	{r7, pc}
 800e4a6:	bf00      	nop
 800e4a8:	20004bd4 	.word	0x20004bd4
 800e4ac:	20004bc4 	.word	0x20004bc4
 800e4b0:	20004bd0 	.word	0x20004bd0

0800e4b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e4b4:	b480      	push	{r7}
 800e4b6:	b085      	sub	sp, #20
 800e4b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e4ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e4be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e4c0:	4b27      	ldr	r3, [pc, #156]	; (800e560 <prvHeapInit+0xac>)
 800e4c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	f003 0307 	and.w	r3, r3, #7
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d00c      	beq.n	800e4e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	3307      	adds	r3, #7
 800e4d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	f023 0307 	bic.w	r3, r3, #7
 800e4da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e4dc:	68ba      	ldr	r2, [r7, #8]
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	1ad3      	subs	r3, r2, r3
 800e4e2:	4a1f      	ldr	r2, [pc, #124]	; (800e560 <prvHeapInit+0xac>)
 800e4e4:	4413      	add	r3, r2
 800e4e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e4ec:	4a1d      	ldr	r2, [pc, #116]	; (800e564 <prvHeapInit+0xb0>)
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e4f2:	4b1c      	ldr	r3, [pc, #112]	; (800e564 <prvHeapInit+0xb0>)
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	68ba      	ldr	r2, [r7, #8]
 800e4fc:	4413      	add	r3, r2
 800e4fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e500:	2208      	movs	r2, #8
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	1a9b      	subs	r3, r3, r2
 800e506:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	f023 0307 	bic.w	r3, r3, #7
 800e50e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	4a15      	ldr	r2, [pc, #84]	; (800e568 <prvHeapInit+0xb4>)
 800e514:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e516:	4b14      	ldr	r3, [pc, #80]	; (800e568 <prvHeapInit+0xb4>)
 800e518:	681b      	ldr	r3, [r3, #0]
 800e51a:	2200      	movs	r2, #0
 800e51c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e51e:	4b12      	ldr	r3, [pc, #72]	; (800e568 <prvHeapInit+0xb4>)
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	2200      	movs	r2, #0
 800e524:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	68fa      	ldr	r2, [r7, #12]
 800e52e:	1ad2      	subs	r2, r2, r3
 800e530:	683b      	ldr	r3, [r7, #0]
 800e532:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e534:	4b0c      	ldr	r3, [pc, #48]	; (800e568 <prvHeapInit+0xb4>)
 800e536:	681a      	ldr	r2, [r3, #0]
 800e538:	683b      	ldr	r3, [r7, #0]
 800e53a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	685b      	ldr	r3, [r3, #4]
 800e540:	4a0a      	ldr	r2, [pc, #40]	; (800e56c <prvHeapInit+0xb8>)
 800e542:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e544:	683b      	ldr	r3, [r7, #0]
 800e546:	685b      	ldr	r3, [r3, #4]
 800e548:	4a09      	ldr	r2, [pc, #36]	; (800e570 <prvHeapInit+0xbc>)
 800e54a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e54c:	4b09      	ldr	r3, [pc, #36]	; (800e574 <prvHeapInit+0xc0>)
 800e54e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e552:	601a      	str	r2, [r3, #0]
}
 800e554:	bf00      	nop
 800e556:	3714      	adds	r7, #20
 800e558:	46bd      	mov	sp, r7
 800e55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e55e:	4770      	bx	lr
 800e560:	20002bb8 	.word	0x20002bb8
 800e564:	20004bb8 	.word	0x20004bb8
 800e568:	20004bc0 	.word	0x20004bc0
 800e56c:	20004bc8 	.word	0x20004bc8
 800e570:	20004bc4 	.word	0x20004bc4
 800e574:	20004bd4 	.word	0x20004bd4

0800e578 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e578:	b480      	push	{r7}
 800e57a:	b085      	sub	sp, #20
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e580:	4b28      	ldr	r3, [pc, #160]	; (800e624 <prvInsertBlockIntoFreeList+0xac>)
 800e582:	60fb      	str	r3, [r7, #12]
 800e584:	e002      	b.n	800e58c <prvInsertBlockIntoFreeList+0x14>
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	60fb      	str	r3, [r7, #12]
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	687a      	ldr	r2, [r7, #4]
 800e592:	429a      	cmp	r2, r3
 800e594:	d8f7      	bhi.n	800e586 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	685b      	ldr	r3, [r3, #4]
 800e59e:	68ba      	ldr	r2, [r7, #8]
 800e5a0:	4413      	add	r3, r2
 800e5a2:	687a      	ldr	r2, [r7, #4]
 800e5a4:	429a      	cmp	r2, r3
 800e5a6:	d108      	bne.n	800e5ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	685a      	ldr	r2, [r3, #4]
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	685b      	ldr	r3, [r3, #4]
 800e5b0:	441a      	add	r2, r3
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	685b      	ldr	r3, [r3, #4]
 800e5c2:	68ba      	ldr	r2, [r7, #8]
 800e5c4:	441a      	add	r2, r3
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	d118      	bne.n	800e600 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	681a      	ldr	r2, [r3, #0]
 800e5d2:	4b15      	ldr	r3, [pc, #84]	; (800e628 <prvInsertBlockIntoFreeList+0xb0>)
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	429a      	cmp	r2, r3
 800e5d8:	d00d      	beq.n	800e5f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	685a      	ldr	r2, [r3, #4]
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	441a      	add	r2, r3
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	681a      	ldr	r2, [r3, #0]
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	601a      	str	r2, [r3, #0]
 800e5f4:	e008      	b.n	800e608 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e5f6:	4b0c      	ldr	r3, [pc, #48]	; (800e628 <prvInsertBlockIntoFreeList+0xb0>)
 800e5f8:	681a      	ldr	r2, [r3, #0]
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	601a      	str	r2, [r3, #0]
 800e5fe:	e003      	b.n	800e608 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	681a      	ldr	r2, [r3, #0]
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e608:	68fa      	ldr	r2, [r7, #12]
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	429a      	cmp	r2, r3
 800e60e:	d002      	beq.n	800e616 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	687a      	ldr	r2, [r7, #4]
 800e614:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e616:	bf00      	nop
 800e618:	3714      	adds	r7, #20
 800e61a:	46bd      	mov	sp, r7
 800e61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e620:	4770      	bx	lr
 800e622:	bf00      	nop
 800e624:	20004bb8 	.word	0x20004bb8
 800e628:	20004bc0 	.word	0x20004bc0

0800e62c <__errno>:
 800e62c:	4b01      	ldr	r3, [pc, #4]	; (800e634 <__errno+0x8>)
 800e62e:	6818      	ldr	r0, [r3, #0]
 800e630:	4770      	bx	lr
 800e632:	bf00      	nop
 800e634:	20000048 	.word	0x20000048

0800e638 <__libc_init_array>:
 800e638:	b570      	push	{r4, r5, r6, lr}
 800e63a:	4d0d      	ldr	r5, [pc, #52]	; (800e670 <__libc_init_array+0x38>)
 800e63c:	4c0d      	ldr	r4, [pc, #52]	; (800e674 <__libc_init_array+0x3c>)
 800e63e:	1b64      	subs	r4, r4, r5
 800e640:	10a4      	asrs	r4, r4, #2
 800e642:	2600      	movs	r6, #0
 800e644:	42a6      	cmp	r6, r4
 800e646:	d109      	bne.n	800e65c <__libc_init_array+0x24>
 800e648:	4d0b      	ldr	r5, [pc, #44]	; (800e678 <__libc_init_array+0x40>)
 800e64a:	4c0c      	ldr	r4, [pc, #48]	; (800e67c <__libc_init_array+0x44>)
 800e64c:	f001 fd42 	bl	80100d4 <_init>
 800e650:	1b64      	subs	r4, r4, r5
 800e652:	10a4      	asrs	r4, r4, #2
 800e654:	2600      	movs	r6, #0
 800e656:	42a6      	cmp	r6, r4
 800e658:	d105      	bne.n	800e666 <__libc_init_array+0x2e>
 800e65a:	bd70      	pop	{r4, r5, r6, pc}
 800e65c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e660:	4798      	blx	r3
 800e662:	3601      	adds	r6, #1
 800e664:	e7ee      	b.n	800e644 <__libc_init_array+0xc>
 800e666:	f855 3b04 	ldr.w	r3, [r5], #4
 800e66a:	4798      	blx	r3
 800e66c:	3601      	adds	r6, #1
 800e66e:	e7f2      	b.n	800e656 <__libc_init_array+0x1e>
 800e670:	08010dd0 	.word	0x08010dd0
 800e674:	08010dd0 	.word	0x08010dd0
 800e678:	08010dd0 	.word	0x08010dd0
 800e67c:	08010dd4 	.word	0x08010dd4

0800e680 <__retarget_lock_acquire_recursive>:
 800e680:	4770      	bx	lr

0800e682 <__retarget_lock_release_recursive>:
 800e682:	4770      	bx	lr

0800e684 <memcpy>:
 800e684:	440a      	add	r2, r1
 800e686:	4291      	cmp	r1, r2
 800e688:	f100 33ff 	add.w	r3, r0, #4294967295
 800e68c:	d100      	bne.n	800e690 <memcpy+0xc>
 800e68e:	4770      	bx	lr
 800e690:	b510      	push	{r4, lr}
 800e692:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e69a:	4291      	cmp	r1, r2
 800e69c:	d1f9      	bne.n	800e692 <memcpy+0xe>
 800e69e:	bd10      	pop	{r4, pc}

0800e6a0 <memset>:
 800e6a0:	4402      	add	r2, r0
 800e6a2:	4603      	mov	r3, r0
 800e6a4:	4293      	cmp	r3, r2
 800e6a6:	d100      	bne.n	800e6aa <memset+0xa>
 800e6a8:	4770      	bx	lr
 800e6aa:	f803 1b01 	strb.w	r1, [r3], #1
 800e6ae:	e7f9      	b.n	800e6a4 <memset+0x4>

0800e6b0 <sbrk_aligned>:
 800e6b0:	b570      	push	{r4, r5, r6, lr}
 800e6b2:	4e0e      	ldr	r6, [pc, #56]	; (800e6ec <sbrk_aligned+0x3c>)
 800e6b4:	460c      	mov	r4, r1
 800e6b6:	6831      	ldr	r1, [r6, #0]
 800e6b8:	4605      	mov	r5, r0
 800e6ba:	b911      	cbnz	r1, 800e6c2 <sbrk_aligned+0x12>
 800e6bc:	f000 f8f6 	bl	800e8ac <_sbrk_r>
 800e6c0:	6030      	str	r0, [r6, #0]
 800e6c2:	4621      	mov	r1, r4
 800e6c4:	4628      	mov	r0, r5
 800e6c6:	f000 f8f1 	bl	800e8ac <_sbrk_r>
 800e6ca:	1c43      	adds	r3, r0, #1
 800e6cc:	d00a      	beq.n	800e6e4 <sbrk_aligned+0x34>
 800e6ce:	1cc4      	adds	r4, r0, #3
 800e6d0:	f024 0403 	bic.w	r4, r4, #3
 800e6d4:	42a0      	cmp	r0, r4
 800e6d6:	d007      	beq.n	800e6e8 <sbrk_aligned+0x38>
 800e6d8:	1a21      	subs	r1, r4, r0
 800e6da:	4628      	mov	r0, r5
 800e6dc:	f000 f8e6 	bl	800e8ac <_sbrk_r>
 800e6e0:	3001      	adds	r0, #1
 800e6e2:	d101      	bne.n	800e6e8 <sbrk_aligned+0x38>
 800e6e4:	f04f 34ff 	mov.w	r4, #4294967295
 800e6e8:	4620      	mov	r0, r4
 800e6ea:	bd70      	pop	{r4, r5, r6, pc}
 800e6ec:	20004be0 	.word	0x20004be0

0800e6f0 <_malloc_r>:
 800e6f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6f4:	1ccd      	adds	r5, r1, #3
 800e6f6:	f025 0503 	bic.w	r5, r5, #3
 800e6fa:	3508      	adds	r5, #8
 800e6fc:	2d0c      	cmp	r5, #12
 800e6fe:	bf38      	it	cc
 800e700:	250c      	movcc	r5, #12
 800e702:	2d00      	cmp	r5, #0
 800e704:	4607      	mov	r7, r0
 800e706:	db01      	blt.n	800e70c <_malloc_r+0x1c>
 800e708:	42a9      	cmp	r1, r5
 800e70a:	d905      	bls.n	800e718 <_malloc_r+0x28>
 800e70c:	230c      	movs	r3, #12
 800e70e:	603b      	str	r3, [r7, #0]
 800e710:	2600      	movs	r6, #0
 800e712:	4630      	mov	r0, r6
 800e714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e718:	4e2e      	ldr	r6, [pc, #184]	; (800e7d4 <_malloc_r+0xe4>)
 800e71a:	f000 f8f7 	bl	800e90c <__malloc_lock>
 800e71e:	6833      	ldr	r3, [r6, #0]
 800e720:	461c      	mov	r4, r3
 800e722:	bb34      	cbnz	r4, 800e772 <_malloc_r+0x82>
 800e724:	4629      	mov	r1, r5
 800e726:	4638      	mov	r0, r7
 800e728:	f7ff ffc2 	bl	800e6b0 <sbrk_aligned>
 800e72c:	1c43      	adds	r3, r0, #1
 800e72e:	4604      	mov	r4, r0
 800e730:	d14d      	bne.n	800e7ce <_malloc_r+0xde>
 800e732:	6834      	ldr	r4, [r6, #0]
 800e734:	4626      	mov	r6, r4
 800e736:	2e00      	cmp	r6, #0
 800e738:	d140      	bne.n	800e7bc <_malloc_r+0xcc>
 800e73a:	6823      	ldr	r3, [r4, #0]
 800e73c:	4631      	mov	r1, r6
 800e73e:	4638      	mov	r0, r7
 800e740:	eb04 0803 	add.w	r8, r4, r3
 800e744:	f000 f8b2 	bl	800e8ac <_sbrk_r>
 800e748:	4580      	cmp	r8, r0
 800e74a:	d13a      	bne.n	800e7c2 <_malloc_r+0xd2>
 800e74c:	6821      	ldr	r1, [r4, #0]
 800e74e:	3503      	adds	r5, #3
 800e750:	1a6d      	subs	r5, r5, r1
 800e752:	f025 0503 	bic.w	r5, r5, #3
 800e756:	3508      	adds	r5, #8
 800e758:	2d0c      	cmp	r5, #12
 800e75a:	bf38      	it	cc
 800e75c:	250c      	movcc	r5, #12
 800e75e:	4629      	mov	r1, r5
 800e760:	4638      	mov	r0, r7
 800e762:	f7ff ffa5 	bl	800e6b0 <sbrk_aligned>
 800e766:	3001      	adds	r0, #1
 800e768:	d02b      	beq.n	800e7c2 <_malloc_r+0xd2>
 800e76a:	6823      	ldr	r3, [r4, #0]
 800e76c:	442b      	add	r3, r5
 800e76e:	6023      	str	r3, [r4, #0]
 800e770:	e00e      	b.n	800e790 <_malloc_r+0xa0>
 800e772:	6822      	ldr	r2, [r4, #0]
 800e774:	1b52      	subs	r2, r2, r5
 800e776:	d41e      	bmi.n	800e7b6 <_malloc_r+0xc6>
 800e778:	2a0b      	cmp	r2, #11
 800e77a:	d916      	bls.n	800e7aa <_malloc_r+0xba>
 800e77c:	1961      	adds	r1, r4, r5
 800e77e:	42a3      	cmp	r3, r4
 800e780:	6025      	str	r5, [r4, #0]
 800e782:	bf18      	it	ne
 800e784:	6059      	strne	r1, [r3, #4]
 800e786:	6863      	ldr	r3, [r4, #4]
 800e788:	bf08      	it	eq
 800e78a:	6031      	streq	r1, [r6, #0]
 800e78c:	5162      	str	r2, [r4, r5]
 800e78e:	604b      	str	r3, [r1, #4]
 800e790:	4638      	mov	r0, r7
 800e792:	f104 060b 	add.w	r6, r4, #11
 800e796:	f000 f8bf 	bl	800e918 <__malloc_unlock>
 800e79a:	f026 0607 	bic.w	r6, r6, #7
 800e79e:	1d23      	adds	r3, r4, #4
 800e7a0:	1af2      	subs	r2, r6, r3
 800e7a2:	d0b6      	beq.n	800e712 <_malloc_r+0x22>
 800e7a4:	1b9b      	subs	r3, r3, r6
 800e7a6:	50a3      	str	r3, [r4, r2]
 800e7a8:	e7b3      	b.n	800e712 <_malloc_r+0x22>
 800e7aa:	6862      	ldr	r2, [r4, #4]
 800e7ac:	42a3      	cmp	r3, r4
 800e7ae:	bf0c      	ite	eq
 800e7b0:	6032      	streq	r2, [r6, #0]
 800e7b2:	605a      	strne	r2, [r3, #4]
 800e7b4:	e7ec      	b.n	800e790 <_malloc_r+0xa0>
 800e7b6:	4623      	mov	r3, r4
 800e7b8:	6864      	ldr	r4, [r4, #4]
 800e7ba:	e7b2      	b.n	800e722 <_malloc_r+0x32>
 800e7bc:	4634      	mov	r4, r6
 800e7be:	6876      	ldr	r6, [r6, #4]
 800e7c0:	e7b9      	b.n	800e736 <_malloc_r+0x46>
 800e7c2:	230c      	movs	r3, #12
 800e7c4:	603b      	str	r3, [r7, #0]
 800e7c6:	4638      	mov	r0, r7
 800e7c8:	f000 f8a6 	bl	800e918 <__malloc_unlock>
 800e7cc:	e7a1      	b.n	800e712 <_malloc_r+0x22>
 800e7ce:	6025      	str	r5, [r4, #0]
 800e7d0:	e7de      	b.n	800e790 <_malloc_r+0xa0>
 800e7d2:	bf00      	nop
 800e7d4:	20004bdc 	.word	0x20004bdc

0800e7d8 <cleanup_glue>:
 800e7d8:	b538      	push	{r3, r4, r5, lr}
 800e7da:	460c      	mov	r4, r1
 800e7dc:	6809      	ldr	r1, [r1, #0]
 800e7de:	4605      	mov	r5, r0
 800e7e0:	b109      	cbz	r1, 800e7e6 <cleanup_glue+0xe>
 800e7e2:	f7ff fff9 	bl	800e7d8 <cleanup_glue>
 800e7e6:	4621      	mov	r1, r4
 800e7e8:	4628      	mov	r0, r5
 800e7ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e7ee:	f000 b899 	b.w	800e924 <_free_r>
	...

0800e7f4 <_reclaim_reent>:
 800e7f4:	4b2c      	ldr	r3, [pc, #176]	; (800e8a8 <_reclaim_reent+0xb4>)
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	4283      	cmp	r3, r0
 800e7fa:	b570      	push	{r4, r5, r6, lr}
 800e7fc:	4604      	mov	r4, r0
 800e7fe:	d051      	beq.n	800e8a4 <_reclaim_reent+0xb0>
 800e800:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800e802:	b143      	cbz	r3, 800e816 <_reclaim_reent+0x22>
 800e804:	68db      	ldr	r3, [r3, #12]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d14a      	bne.n	800e8a0 <_reclaim_reent+0xac>
 800e80a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e80c:	6819      	ldr	r1, [r3, #0]
 800e80e:	b111      	cbz	r1, 800e816 <_reclaim_reent+0x22>
 800e810:	4620      	mov	r0, r4
 800e812:	f000 f887 	bl	800e924 <_free_r>
 800e816:	6961      	ldr	r1, [r4, #20]
 800e818:	b111      	cbz	r1, 800e820 <_reclaim_reent+0x2c>
 800e81a:	4620      	mov	r0, r4
 800e81c:	f000 f882 	bl	800e924 <_free_r>
 800e820:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e822:	b111      	cbz	r1, 800e82a <_reclaim_reent+0x36>
 800e824:	4620      	mov	r0, r4
 800e826:	f000 f87d 	bl	800e924 <_free_r>
 800e82a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e82c:	b111      	cbz	r1, 800e834 <_reclaim_reent+0x40>
 800e82e:	4620      	mov	r0, r4
 800e830:	f000 f878 	bl	800e924 <_free_r>
 800e834:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800e836:	b111      	cbz	r1, 800e83e <_reclaim_reent+0x4a>
 800e838:	4620      	mov	r0, r4
 800e83a:	f000 f873 	bl	800e924 <_free_r>
 800e83e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800e840:	b111      	cbz	r1, 800e848 <_reclaim_reent+0x54>
 800e842:	4620      	mov	r0, r4
 800e844:	f000 f86e 	bl	800e924 <_free_r>
 800e848:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800e84a:	b111      	cbz	r1, 800e852 <_reclaim_reent+0x5e>
 800e84c:	4620      	mov	r0, r4
 800e84e:	f000 f869 	bl	800e924 <_free_r>
 800e852:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800e854:	b111      	cbz	r1, 800e85c <_reclaim_reent+0x68>
 800e856:	4620      	mov	r0, r4
 800e858:	f000 f864 	bl	800e924 <_free_r>
 800e85c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e85e:	b111      	cbz	r1, 800e866 <_reclaim_reent+0x72>
 800e860:	4620      	mov	r0, r4
 800e862:	f000 f85f 	bl	800e924 <_free_r>
 800e866:	69a3      	ldr	r3, [r4, #24]
 800e868:	b1e3      	cbz	r3, 800e8a4 <_reclaim_reent+0xb0>
 800e86a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e86c:	4620      	mov	r0, r4
 800e86e:	4798      	blx	r3
 800e870:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e872:	b1b9      	cbz	r1, 800e8a4 <_reclaim_reent+0xb0>
 800e874:	4620      	mov	r0, r4
 800e876:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e87a:	f7ff bfad 	b.w	800e7d8 <cleanup_glue>
 800e87e:	5949      	ldr	r1, [r1, r5]
 800e880:	b941      	cbnz	r1, 800e894 <_reclaim_reent+0xa0>
 800e882:	3504      	adds	r5, #4
 800e884:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e886:	2d80      	cmp	r5, #128	; 0x80
 800e888:	68d9      	ldr	r1, [r3, #12]
 800e88a:	d1f8      	bne.n	800e87e <_reclaim_reent+0x8a>
 800e88c:	4620      	mov	r0, r4
 800e88e:	f000 f849 	bl	800e924 <_free_r>
 800e892:	e7ba      	b.n	800e80a <_reclaim_reent+0x16>
 800e894:	680e      	ldr	r6, [r1, #0]
 800e896:	4620      	mov	r0, r4
 800e898:	f000 f844 	bl	800e924 <_free_r>
 800e89c:	4631      	mov	r1, r6
 800e89e:	e7ef      	b.n	800e880 <_reclaim_reent+0x8c>
 800e8a0:	2500      	movs	r5, #0
 800e8a2:	e7ef      	b.n	800e884 <_reclaim_reent+0x90>
 800e8a4:	bd70      	pop	{r4, r5, r6, pc}
 800e8a6:	bf00      	nop
 800e8a8:	20000048 	.word	0x20000048

0800e8ac <_sbrk_r>:
 800e8ac:	b538      	push	{r3, r4, r5, lr}
 800e8ae:	4d06      	ldr	r5, [pc, #24]	; (800e8c8 <_sbrk_r+0x1c>)
 800e8b0:	2300      	movs	r3, #0
 800e8b2:	4604      	mov	r4, r0
 800e8b4:	4608      	mov	r0, r1
 800e8b6:	602b      	str	r3, [r5, #0]
 800e8b8:	f7f6 fb60 	bl	8004f7c <_sbrk>
 800e8bc:	1c43      	adds	r3, r0, #1
 800e8be:	d102      	bne.n	800e8c6 <_sbrk_r+0x1a>
 800e8c0:	682b      	ldr	r3, [r5, #0]
 800e8c2:	b103      	cbz	r3, 800e8c6 <_sbrk_r+0x1a>
 800e8c4:	6023      	str	r3, [r4, #0]
 800e8c6:	bd38      	pop	{r3, r4, r5, pc}
 800e8c8:	20004be4 	.word	0x20004be4

0800e8cc <siprintf>:
 800e8cc:	b40e      	push	{r1, r2, r3}
 800e8ce:	b500      	push	{lr}
 800e8d0:	b09c      	sub	sp, #112	; 0x70
 800e8d2:	ab1d      	add	r3, sp, #116	; 0x74
 800e8d4:	9002      	str	r0, [sp, #8]
 800e8d6:	9006      	str	r0, [sp, #24]
 800e8d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e8dc:	4809      	ldr	r0, [pc, #36]	; (800e904 <siprintf+0x38>)
 800e8de:	9107      	str	r1, [sp, #28]
 800e8e0:	9104      	str	r1, [sp, #16]
 800e8e2:	4909      	ldr	r1, [pc, #36]	; (800e908 <siprintf+0x3c>)
 800e8e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8e8:	9105      	str	r1, [sp, #20]
 800e8ea:	6800      	ldr	r0, [r0, #0]
 800e8ec:	9301      	str	r3, [sp, #4]
 800e8ee:	a902      	add	r1, sp, #8
 800e8f0:	f000 f8c0 	bl	800ea74 <_svfiprintf_r>
 800e8f4:	9b02      	ldr	r3, [sp, #8]
 800e8f6:	2200      	movs	r2, #0
 800e8f8:	701a      	strb	r2, [r3, #0]
 800e8fa:	b01c      	add	sp, #112	; 0x70
 800e8fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e900:	b003      	add	sp, #12
 800e902:	4770      	bx	lr
 800e904:	20000048 	.word	0x20000048
 800e908:	ffff0208 	.word	0xffff0208

0800e90c <__malloc_lock>:
 800e90c:	4801      	ldr	r0, [pc, #4]	; (800e914 <__malloc_lock+0x8>)
 800e90e:	f7ff beb7 	b.w	800e680 <__retarget_lock_acquire_recursive>
 800e912:	bf00      	nop
 800e914:	20004bd8 	.word	0x20004bd8

0800e918 <__malloc_unlock>:
 800e918:	4801      	ldr	r0, [pc, #4]	; (800e920 <__malloc_unlock+0x8>)
 800e91a:	f7ff beb2 	b.w	800e682 <__retarget_lock_release_recursive>
 800e91e:	bf00      	nop
 800e920:	20004bd8 	.word	0x20004bd8

0800e924 <_free_r>:
 800e924:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e926:	2900      	cmp	r1, #0
 800e928:	d044      	beq.n	800e9b4 <_free_r+0x90>
 800e92a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e92e:	9001      	str	r0, [sp, #4]
 800e930:	2b00      	cmp	r3, #0
 800e932:	f1a1 0404 	sub.w	r4, r1, #4
 800e936:	bfb8      	it	lt
 800e938:	18e4      	addlt	r4, r4, r3
 800e93a:	f7ff ffe7 	bl	800e90c <__malloc_lock>
 800e93e:	4a1e      	ldr	r2, [pc, #120]	; (800e9b8 <_free_r+0x94>)
 800e940:	9801      	ldr	r0, [sp, #4]
 800e942:	6813      	ldr	r3, [r2, #0]
 800e944:	b933      	cbnz	r3, 800e954 <_free_r+0x30>
 800e946:	6063      	str	r3, [r4, #4]
 800e948:	6014      	str	r4, [r2, #0]
 800e94a:	b003      	add	sp, #12
 800e94c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e950:	f7ff bfe2 	b.w	800e918 <__malloc_unlock>
 800e954:	42a3      	cmp	r3, r4
 800e956:	d908      	bls.n	800e96a <_free_r+0x46>
 800e958:	6825      	ldr	r5, [r4, #0]
 800e95a:	1961      	adds	r1, r4, r5
 800e95c:	428b      	cmp	r3, r1
 800e95e:	bf01      	itttt	eq
 800e960:	6819      	ldreq	r1, [r3, #0]
 800e962:	685b      	ldreq	r3, [r3, #4]
 800e964:	1949      	addeq	r1, r1, r5
 800e966:	6021      	streq	r1, [r4, #0]
 800e968:	e7ed      	b.n	800e946 <_free_r+0x22>
 800e96a:	461a      	mov	r2, r3
 800e96c:	685b      	ldr	r3, [r3, #4]
 800e96e:	b10b      	cbz	r3, 800e974 <_free_r+0x50>
 800e970:	42a3      	cmp	r3, r4
 800e972:	d9fa      	bls.n	800e96a <_free_r+0x46>
 800e974:	6811      	ldr	r1, [r2, #0]
 800e976:	1855      	adds	r5, r2, r1
 800e978:	42a5      	cmp	r5, r4
 800e97a:	d10b      	bne.n	800e994 <_free_r+0x70>
 800e97c:	6824      	ldr	r4, [r4, #0]
 800e97e:	4421      	add	r1, r4
 800e980:	1854      	adds	r4, r2, r1
 800e982:	42a3      	cmp	r3, r4
 800e984:	6011      	str	r1, [r2, #0]
 800e986:	d1e0      	bne.n	800e94a <_free_r+0x26>
 800e988:	681c      	ldr	r4, [r3, #0]
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	6053      	str	r3, [r2, #4]
 800e98e:	4421      	add	r1, r4
 800e990:	6011      	str	r1, [r2, #0]
 800e992:	e7da      	b.n	800e94a <_free_r+0x26>
 800e994:	d902      	bls.n	800e99c <_free_r+0x78>
 800e996:	230c      	movs	r3, #12
 800e998:	6003      	str	r3, [r0, #0]
 800e99a:	e7d6      	b.n	800e94a <_free_r+0x26>
 800e99c:	6825      	ldr	r5, [r4, #0]
 800e99e:	1961      	adds	r1, r4, r5
 800e9a0:	428b      	cmp	r3, r1
 800e9a2:	bf04      	itt	eq
 800e9a4:	6819      	ldreq	r1, [r3, #0]
 800e9a6:	685b      	ldreq	r3, [r3, #4]
 800e9a8:	6063      	str	r3, [r4, #4]
 800e9aa:	bf04      	itt	eq
 800e9ac:	1949      	addeq	r1, r1, r5
 800e9ae:	6021      	streq	r1, [r4, #0]
 800e9b0:	6054      	str	r4, [r2, #4]
 800e9b2:	e7ca      	b.n	800e94a <_free_r+0x26>
 800e9b4:	b003      	add	sp, #12
 800e9b6:	bd30      	pop	{r4, r5, pc}
 800e9b8:	20004bdc 	.word	0x20004bdc

0800e9bc <__ssputs_r>:
 800e9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9c0:	688e      	ldr	r6, [r1, #8]
 800e9c2:	429e      	cmp	r6, r3
 800e9c4:	4682      	mov	sl, r0
 800e9c6:	460c      	mov	r4, r1
 800e9c8:	4690      	mov	r8, r2
 800e9ca:	461f      	mov	r7, r3
 800e9cc:	d838      	bhi.n	800ea40 <__ssputs_r+0x84>
 800e9ce:	898a      	ldrh	r2, [r1, #12]
 800e9d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e9d4:	d032      	beq.n	800ea3c <__ssputs_r+0x80>
 800e9d6:	6825      	ldr	r5, [r4, #0]
 800e9d8:	6909      	ldr	r1, [r1, #16]
 800e9da:	eba5 0901 	sub.w	r9, r5, r1
 800e9de:	6965      	ldr	r5, [r4, #20]
 800e9e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e9e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e9e8:	3301      	adds	r3, #1
 800e9ea:	444b      	add	r3, r9
 800e9ec:	106d      	asrs	r5, r5, #1
 800e9ee:	429d      	cmp	r5, r3
 800e9f0:	bf38      	it	cc
 800e9f2:	461d      	movcc	r5, r3
 800e9f4:	0553      	lsls	r3, r2, #21
 800e9f6:	d531      	bpl.n	800ea5c <__ssputs_r+0xa0>
 800e9f8:	4629      	mov	r1, r5
 800e9fa:	f7ff fe79 	bl	800e6f0 <_malloc_r>
 800e9fe:	4606      	mov	r6, r0
 800ea00:	b950      	cbnz	r0, 800ea18 <__ssputs_r+0x5c>
 800ea02:	230c      	movs	r3, #12
 800ea04:	f8ca 3000 	str.w	r3, [sl]
 800ea08:	89a3      	ldrh	r3, [r4, #12]
 800ea0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ea0e:	81a3      	strh	r3, [r4, #12]
 800ea10:	f04f 30ff 	mov.w	r0, #4294967295
 800ea14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea18:	6921      	ldr	r1, [r4, #16]
 800ea1a:	464a      	mov	r2, r9
 800ea1c:	f7ff fe32 	bl	800e684 <memcpy>
 800ea20:	89a3      	ldrh	r3, [r4, #12]
 800ea22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ea26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea2a:	81a3      	strh	r3, [r4, #12]
 800ea2c:	6126      	str	r6, [r4, #16]
 800ea2e:	6165      	str	r5, [r4, #20]
 800ea30:	444e      	add	r6, r9
 800ea32:	eba5 0509 	sub.w	r5, r5, r9
 800ea36:	6026      	str	r6, [r4, #0]
 800ea38:	60a5      	str	r5, [r4, #8]
 800ea3a:	463e      	mov	r6, r7
 800ea3c:	42be      	cmp	r6, r7
 800ea3e:	d900      	bls.n	800ea42 <__ssputs_r+0x86>
 800ea40:	463e      	mov	r6, r7
 800ea42:	6820      	ldr	r0, [r4, #0]
 800ea44:	4632      	mov	r2, r6
 800ea46:	4641      	mov	r1, r8
 800ea48:	f000 faa8 	bl	800ef9c <memmove>
 800ea4c:	68a3      	ldr	r3, [r4, #8]
 800ea4e:	1b9b      	subs	r3, r3, r6
 800ea50:	60a3      	str	r3, [r4, #8]
 800ea52:	6823      	ldr	r3, [r4, #0]
 800ea54:	4433      	add	r3, r6
 800ea56:	6023      	str	r3, [r4, #0]
 800ea58:	2000      	movs	r0, #0
 800ea5a:	e7db      	b.n	800ea14 <__ssputs_r+0x58>
 800ea5c:	462a      	mov	r2, r5
 800ea5e:	f000 fab7 	bl	800efd0 <_realloc_r>
 800ea62:	4606      	mov	r6, r0
 800ea64:	2800      	cmp	r0, #0
 800ea66:	d1e1      	bne.n	800ea2c <__ssputs_r+0x70>
 800ea68:	6921      	ldr	r1, [r4, #16]
 800ea6a:	4650      	mov	r0, sl
 800ea6c:	f7ff ff5a 	bl	800e924 <_free_r>
 800ea70:	e7c7      	b.n	800ea02 <__ssputs_r+0x46>
	...

0800ea74 <_svfiprintf_r>:
 800ea74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea78:	4698      	mov	r8, r3
 800ea7a:	898b      	ldrh	r3, [r1, #12]
 800ea7c:	061b      	lsls	r3, r3, #24
 800ea7e:	b09d      	sub	sp, #116	; 0x74
 800ea80:	4607      	mov	r7, r0
 800ea82:	460d      	mov	r5, r1
 800ea84:	4614      	mov	r4, r2
 800ea86:	d50e      	bpl.n	800eaa6 <_svfiprintf_r+0x32>
 800ea88:	690b      	ldr	r3, [r1, #16]
 800ea8a:	b963      	cbnz	r3, 800eaa6 <_svfiprintf_r+0x32>
 800ea8c:	2140      	movs	r1, #64	; 0x40
 800ea8e:	f7ff fe2f 	bl	800e6f0 <_malloc_r>
 800ea92:	6028      	str	r0, [r5, #0]
 800ea94:	6128      	str	r0, [r5, #16]
 800ea96:	b920      	cbnz	r0, 800eaa2 <_svfiprintf_r+0x2e>
 800ea98:	230c      	movs	r3, #12
 800ea9a:	603b      	str	r3, [r7, #0]
 800ea9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eaa0:	e0d1      	b.n	800ec46 <_svfiprintf_r+0x1d2>
 800eaa2:	2340      	movs	r3, #64	; 0x40
 800eaa4:	616b      	str	r3, [r5, #20]
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	9309      	str	r3, [sp, #36]	; 0x24
 800eaaa:	2320      	movs	r3, #32
 800eaac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eab0:	f8cd 800c 	str.w	r8, [sp, #12]
 800eab4:	2330      	movs	r3, #48	; 0x30
 800eab6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ec60 <_svfiprintf_r+0x1ec>
 800eaba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eabe:	f04f 0901 	mov.w	r9, #1
 800eac2:	4623      	mov	r3, r4
 800eac4:	469a      	mov	sl, r3
 800eac6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eaca:	b10a      	cbz	r2, 800ead0 <_svfiprintf_r+0x5c>
 800eacc:	2a25      	cmp	r2, #37	; 0x25
 800eace:	d1f9      	bne.n	800eac4 <_svfiprintf_r+0x50>
 800ead0:	ebba 0b04 	subs.w	fp, sl, r4
 800ead4:	d00b      	beq.n	800eaee <_svfiprintf_r+0x7a>
 800ead6:	465b      	mov	r3, fp
 800ead8:	4622      	mov	r2, r4
 800eada:	4629      	mov	r1, r5
 800eadc:	4638      	mov	r0, r7
 800eade:	f7ff ff6d 	bl	800e9bc <__ssputs_r>
 800eae2:	3001      	adds	r0, #1
 800eae4:	f000 80aa 	beq.w	800ec3c <_svfiprintf_r+0x1c8>
 800eae8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eaea:	445a      	add	r2, fp
 800eaec:	9209      	str	r2, [sp, #36]	; 0x24
 800eaee:	f89a 3000 	ldrb.w	r3, [sl]
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	f000 80a2 	beq.w	800ec3c <_svfiprintf_r+0x1c8>
 800eaf8:	2300      	movs	r3, #0
 800eafa:	f04f 32ff 	mov.w	r2, #4294967295
 800eafe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eb02:	f10a 0a01 	add.w	sl, sl, #1
 800eb06:	9304      	str	r3, [sp, #16]
 800eb08:	9307      	str	r3, [sp, #28]
 800eb0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eb0e:	931a      	str	r3, [sp, #104]	; 0x68
 800eb10:	4654      	mov	r4, sl
 800eb12:	2205      	movs	r2, #5
 800eb14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb18:	4851      	ldr	r0, [pc, #324]	; (800ec60 <_svfiprintf_r+0x1ec>)
 800eb1a:	f7f1 fb61 	bl	80001e0 <memchr>
 800eb1e:	9a04      	ldr	r2, [sp, #16]
 800eb20:	b9d8      	cbnz	r0, 800eb5a <_svfiprintf_r+0xe6>
 800eb22:	06d0      	lsls	r0, r2, #27
 800eb24:	bf44      	itt	mi
 800eb26:	2320      	movmi	r3, #32
 800eb28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eb2c:	0711      	lsls	r1, r2, #28
 800eb2e:	bf44      	itt	mi
 800eb30:	232b      	movmi	r3, #43	; 0x2b
 800eb32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eb36:	f89a 3000 	ldrb.w	r3, [sl]
 800eb3a:	2b2a      	cmp	r3, #42	; 0x2a
 800eb3c:	d015      	beq.n	800eb6a <_svfiprintf_r+0xf6>
 800eb3e:	9a07      	ldr	r2, [sp, #28]
 800eb40:	4654      	mov	r4, sl
 800eb42:	2000      	movs	r0, #0
 800eb44:	f04f 0c0a 	mov.w	ip, #10
 800eb48:	4621      	mov	r1, r4
 800eb4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb4e:	3b30      	subs	r3, #48	; 0x30
 800eb50:	2b09      	cmp	r3, #9
 800eb52:	d94e      	bls.n	800ebf2 <_svfiprintf_r+0x17e>
 800eb54:	b1b0      	cbz	r0, 800eb84 <_svfiprintf_r+0x110>
 800eb56:	9207      	str	r2, [sp, #28]
 800eb58:	e014      	b.n	800eb84 <_svfiprintf_r+0x110>
 800eb5a:	eba0 0308 	sub.w	r3, r0, r8
 800eb5e:	fa09 f303 	lsl.w	r3, r9, r3
 800eb62:	4313      	orrs	r3, r2
 800eb64:	9304      	str	r3, [sp, #16]
 800eb66:	46a2      	mov	sl, r4
 800eb68:	e7d2      	b.n	800eb10 <_svfiprintf_r+0x9c>
 800eb6a:	9b03      	ldr	r3, [sp, #12]
 800eb6c:	1d19      	adds	r1, r3, #4
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	9103      	str	r1, [sp, #12]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	bfbb      	ittet	lt
 800eb76:	425b      	neglt	r3, r3
 800eb78:	f042 0202 	orrlt.w	r2, r2, #2
 800eb7c:	9307      	strge	r3, [sp, #28]
 800eb7e:	9307      	strlt	r3, [sp, #28]
 800eb80:	bfb8      	it	lt
 800eb82:	9204      	strlt	r2, [sp, #16]
 800eb84:	7823      	ldrb	r3, [r4, #0]
 800eb86:	2b2e      	cmp	r3, #46	; 0x2e
 800eb88:	d10c      	bne.n	800eba4 <_svfiprintf_r+0x130>
 800eb8a:	7863      	ldrb	r3, [r4, #1]
 800eb8c:	2b2a      	cmp	r3, #42	; 0x2a
 800eb8e:	d135      	bne.n	800ebfc <_svfiprintf_r+0x188>
 800eb90:	9b03      	ldr	r3, [sp, #12]
 800eb92:	1d1a      	adds	r2, r3, #4
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	9203      	str	r2, [sp, #12]
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	bfb8      	it	lt
 800eb9c:	f04f 33ff 	movlt.w	r3, #4294967295
 800eba0:	3402      	adds	r4, #2
 800eba2:	9305      	str	r3, [sp, #20]
 800eba4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ec70 <_svfiprintf_r+0x1fc>
 800eba8:	7821      	ldrb	r1, [r4, #0]
 800ebaa:	2203      	movs	r2, #3
 800ebac:	4650      	mov	r0, sl
 800ebae:	f7f1 fb17 	bl	80001e0 <memchr>
 800ebb2:	b140      	cbz	r0, 800ebc6 <_svfiprintf_r+0x152>
 800ebb4:	2340      	movs	r3, #64	; 0x40
 800ebb6:	eba0 000a 	sub.w	r0, r0, sl
 800ebba:	fa03 f000 	lsl.w	r0, r3, r0
 800ebbe:	9b04      	ldr	r3, [sp, #16]
 800ebc0:	4303      	orrs	r3, r0
 800ebc2:	3401      	adds	r4, #1
 800ebc4:	9304      	str	r3, [sp, #16]
 800ebc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebca:	4826      	ldr	r0, [pc, #152]	; (800ec64 <_svfiprintf_r+0x1f0>)
 800ebcc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ebd0:	2206      	movs	r2, #6
 800ebd2:	f7f1 fb05 	bl	80001e0 <memchr>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	d038      	beq.n	800ec4c <_svfiprintf_r+0x1d8>
 800ebda:	4b23      	ldr	r3, [pc, #140]	; (800ec68 <_svfiprintf_r+0x1f4>)
 800ebdc:	bb1b      	cbnz	r3, 800ec26 <_svfiprintf_r+0x1b2>
 800ebde:	9b03      	ldr	r3, [sp, #12]
 800ebe0:	3307      	adds	r3, #7
 800ebe2:	f023 0307 	bic.w	r3, r3, #7
 800ebe6:	3308      	adds	r3, #8
 800ebe8:	9303      	str	r3, [sp, #12]
 800ebea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ebec:	4433      	add	r3, r6
 800ebee:	9309      	str	r3, [sp, #36]	; 0x24
 800ebf0:	e767      	b.n	800eac2 <_svfiprintf_r+0x4e>
 800ebf2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebf6:	460c      	mov	r4, r1
 800ebf8:	2001      	movs	r0, #1
 800ebfa:	e7a5      	b.n	800eb48 <_svfiprintf_r+0xd4>
 800ebfc:	2300      	movs	r3, #0
 800ebfe:	3401      	adds	r4, #1
 800ec00:	9305      	str	r3, [sp, #20]
 800ec02:	4619      	mov	r1, r3
 800ec04:	f04f 0c0a 	mov.w	ip, #10
 800ec08:	4620      	mov	r0, r4
 800ec0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec0e:	3a30      	subs	r2, #48	; 0x30
 800ec10:	2a09      	cmp	r2, #9
 800ec12:	d903      	bls.n	800ec1c <_svfiprintf_r+0x1a8>
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d0c5      	beq.n	800eba4 <_svfiprintf_r+0x130>
 800ec18:	9105      	str	r1, [sp, #20]
 800ec1a:	e7c3      	b.n	800eba4 <_svfiprintf_r+0x130>
 800ec1c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec20:	4604      	mov	r4, r0
 800ec22:	2301      	movs	r3, #1
 800ec24:	e7f0      	b.n	800ec08 <_svfiprintf_r+0x194>
 800ec26:	ab03      	add	r3, sp, #12
 800ec28:	9300      	str	r3, [sp, #0]
 800ec2a:	462a      	mov	r2, r5
 800ec2c:	4b0f      	ldr	r3, [pc, #60]	; (800ec6c <_svfiprintf_r+0x1f8>)
 800ec2e:	a904      	add	r1, sp, #16
 800ec30:	4638      	mov	r0, r7
 800ec32:	f3af 8000 	nop.w
 800ec36:	1c42      	adds	r2, r0, #1
 800ec38:	4606      	mov	r6, r0
 800ec3a:	d1d6      	bne.n	800ebea <_svfiprintf_r+0x176>
 800ec3c:	89ab      	ldrh	r3, [r5, #12]
 800ec3e:	065b      	lsls	r3, r3, #25
 800ec40:	f53f af2c 	bmi.w	800ea9c <_svfiprintf_r+0x28>
 800ec44:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ec46:	b01d      	add	sp, #116	; 0x74
 800ec48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec4c:	ab03      	add	r3, sp, #12
 800ec4e:	9300      	str	r3, [sp, #0]
 800ec50:	462a      	mov	r2, r5
 800ec52:	4b06      	ldr	r3, [pc, #24]	; (800ec6c <_svfiprintf_r+0x1f8>)
 800ec54:	a904      	add	r1, sp, #16
 800ec56:	4638      	mov	r0, r7
 800ec58:	f000 f87a 	bl	800ed50 <_printf_i>
 800ec5c:	e7eb      	b.n	800ec36 <_svfiprintf_r+0x1c2>
 800ec5e:	bf00      	nop
 800ec60:	08010bb8 	.word	0x08010bb8
 800ec64:	08010bc2 	.word	0x08010bc2
 800ec68:	00000000 	.word	0x00000000
 800ec6c:	0800e9bd 	.word	0x0800e9bd
 800ec70:	08010bbe 	.word	0x08010bbe

0800ec74 <_printf_common>:
 800ec74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec78:	4616      	mov	r6, r2
 800ec7a:	4699      	mov	r9, r3
 800ec7c:	688a      	ldr	r2, [r1, #8]
 800ec7e:	690b      	ldr	r3, [r1, #16]
 800ec80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ec84:	4293      	cmp	r3, r2
 800ec86:	bfb8      	it	lt
 800ec88:	4613      	movlt	r3, r2
 800ec8a:	6033      	str	r3, [r6, #0]
 800ec8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ec90:	4607      	mov	r7, r0
 800ec92:	460c      	mov	r4, r1
 800ec94:	b10a      	cbz	r2, 800ec9a <_printf_common+0x26>
 800ec96:	3301      	adds	r3, #1
 800ec98:	6033      	str	r3, [r6, #0]
 800ec9a:	6823      	ldr	r3, [r4, #0]
 800ec9c:	0699      	lsls	r1, r3, #26
 800ec9e:	bf42      	ittt	mi
 800eca0:	6833      	ldrmi	r3, [r6, #0]
 800eca2:	3302      	addmi	r3, #2
 800eca4:	6033      	strmi	r3, [r6, #0]
 800eca6:	6825      	ldr	r5, [r4, #0]
 800eca8:	f015 0506 	ands.w	r5, r5, #6
 800ecac:	d106      	bne.n	800ecbc <_printf_common+0x48>
 800ecae:	f104 0a19 	add.w	sl, r4, #25
 800ecb2:	68e3      	ldr	r3, [r4, #12]
 800ecb4:	6832      	ldr	r2, [r6, #0]
 800ecb6:	1a9b      	subs	r3, r3, r2
 800ecb8:	42ab      	cmp	r3, r5
 800ecba:	dc26      	bgt.n	800ed0a <_printf_common+0x96>
 800ecbc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ecc0:	1e13      	subs	r3, r2, #0
 800ecc2:	6822      	ldr	r2, [r4, #0]
 800ecc4:	bf18      	it	ne
 800ecc6:	2301      	movne	r3, #1
 800ecc8:	0692      	lsls	r2, r2, #26
 800ecca:	d42b      	bmi.n	800ed24 <_printf_common+0xb0>
 800eccc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ecd0:	4649      	mov	r1, r9
 800ecd2:	4638      	mov	r0, r7
 800ecd4:	47c0      	blx	r8
 800ecd6:	3001      	adds	r0, #1
 800ecd8:	d01e      	beq.n	800ed18 <_printf_common+0xa4>
 800ecda:	6823      	ldr	r3, [r4, #0]
 800ecdc:	68e5      	ldr	r5, [r4, #12]
 800ecde:	6832      	ldr	r2, [r6, #0]
 800ece0:	f003 0306 	and.w	r3, r3, #6
 800ece4:	2b04      	cmp	r3, #4
 800ece6:	bf08      	it	eq
 800ece8:	1aad      	subeq	r5, r5, r2
 800ecea:	68a3      	ldr	r3, [r4, #8]
 800ecec:	6922      	ldr	r2, [r4, #16]
 800ecee:	bf0c      	ite	eq
 800ecf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ecf4:	2500      	movne	r5, #0
 800ecf6:	4293      	cmp	r3, r2
 800ecf8:	bfc4      	itt	gt
 800ecfa:	1a9b      	subgt	r3, r3, r2
 800ecfc:	18ed      	addgt	r5, r5, r3
 800ecfe:	2600      	movs	r6, #0
 800ed00:	341a      	adds	r4, #26
 800ed02:	42b5      	cmp	r5, r6
 800ed04:	d11a      	bne.n	800ed3c <_printf_common+0xc8>
 800ed06:	2000      	movs	r0, #0
 800ed08:	e008      	b.n	800ed1c <_printf_common+0xa8>
 800ed0a:	2301      	movs	r3, #1
 800ed0c:	4652      	mov	r2, sl
 800ed0e:	4649      	mov	r1, r9
 800ed10:	4638      	mov	r0, r7
 800ed12:	47c0      	blx	r8
 800ed14:	3001      	adds	r0, #1
 800ed16:	d103      	bne.n	800ed20 <_printf_common+0xac>
 800ed18:	f04f 30ff 	mov.w	r0, #4294967295
 800ed1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed20:	3501      	adds	r5, #1
 800ed22:	e7c6      	b.n	800ecb2 <_printf_common+0x3e>
 800ed24:	18e1      	adds	r1, r4, r3
 800ed26:	1c5a      	adds	r2, r3, #1
 800ed28:	2030      	movs	r0, #48	; 0x30
 800ed2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ed2e:	4422      	add	r2, r4
 800ed30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ed34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ed38:	3302      	adds	r3, #2
 800ed3a:	e7c7      	b.n	800eccc <_printf_common+0x58>
 800ed3c:	2301      	movs	r3, #1
 800ed3e:	4622      	mov	r2, r4
 800ed40:	4649      	mov	r1, r9
 800ed42:	4638      	mov	r0, r7
 800ed44:	47c0      	blx	r8
 800ed46:	3001      	adds	r0, #1
 800ed48:	d0e6      	beq.n	800ed18 <_printf_common+0xa4>
 800ed4a:	3601      	adds	r6, #1
 800ed4c:	e7d9      	b.n	800ed02 <_printf_common+0x8e>
	...

0800ed50 <_printf_i>:
 800ed50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ed54:	7e0f      	ldrb	r7, [r1, #24]
 800ed56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ed58:	2f78      	cmp	r7, #120	; 0x78
 800ed5a:	4691      	mov	r9, r2
 800ed5c:	4680      	mov	r8, r0
 800ed5e:	460c      	mov	r4, r1
 800ed60:	469a      	mov	sl, r3
 800ed62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ed66:	d807      	bhi.n	800ed78 <_printf_i+0x28>
 800ed68:	2f62      	cmp	r7, #98	; 0x62
 800ed6a:	d80a      	bhi.n	800ed82 <_printf_i+0x32>
 800ed6c:	2f00      	cmp	r7, #0
 800ed6e:	f000 80d8 	beq.w	800ef22 <_printf_i+0x1d2>
 800ed72:	2f58      	cmp	r7, #88	; 0x58
 800ed74:	f000 80a3 	beq.w	800eebe <_printf_i+0x16e>
 800ed78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ed7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ed80:	e03a      	b.n	800edf8 <_printf_i+0xa8>
 800ed82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ed86:	2b15      	cmp	r3, #21
 800ed88:	d8f6      	bhi.n	800ed78 <_printf_i+0x28>
 800ed8a:	a101      	add	r1, pc, #4	; (adr r1, 800ed90 <_printf_i+0x40>)
 800ed8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ed90:	0800ede9 	.word	0x0800ede9
 800ed94:	0800edfd 	.word	0x0800edfd
 800ed98:	0800ed79 	.word	0x0800ed79
 800ed9c:	0800ed79 	.word	0x0800ed79
 800eda0:	0800ed79 	.word	0x0800ed79
 800eda4:	0800ed79 	.word	0x0800ed79
 800eda8:	0800edfd 	.word	0x0800edfd
 800edac:	0800ed79 	.word	0x0800ed79
 800edb0:	0800ed79 	.word	0x0800ed79
 800edb4:	0800ed79 	.word	0x0800ed79
 800edb8:	0800ed79 	.word	0x0800ed79
 800edbc:	0800ef09 	.word	0x0800ef09
 800edc0:	0800ee2d 	.word	0x0800ee2d
 800edc4:	0800eeeb 	.word	0x0800eeeb
 800edc8:	0800ed79 	.word	0x0800ed79
 800edcc:	0800ed79 	.word	0x0800ed79
 800edd0:	0800ef2b 	.word	0x0800ef2b
 800edd4:	0800ed79 	.word	0x0800ed79
 800edd8:	0800ee2d 	.word	0x0800ee2d
 800eddc:	0800ed79 	.word	0x0800ed79
 800ede0:	0800ed79 	.word	0x0800ed79
 800ede4:	0800eef3 	.word	0x0800eef3
 800ede8:	682b      	ldr	r3, [r5, #0]
 800edea:	1d1a      	adds	r2, r3, #4
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	602a      	str	r2, [r5, #0]
 800edf0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800edf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800edf8:	2301      	movs	r3, #1
 800edfa:	e0a3      	b.n	800ef44 <_printf_i+0x1f4>
 800edfc:	6820      	ldr	r0, [r4, #0]
 800edfe:	6829      	ldr	r1, [r5, #0]
 800ee00:	0606      	lsls	r6, r0, #24
 800ee02:	f101 0304 	add.w	r3, r1, #4
 800ee06:	d50a      	bpl.n	800ee1e <_printf_i+0xce>
 800ee08:	680e      	ldr	r6, [r1, #0]
 800ee0a:	602b      	str	r3, [r5, #0]
 800ee0c:	2e00      	cmp	r6, #0
 800ee0e:	da03      	bge.n	800ee18 <_printf_i+0xc8>
 800ee10:	232d      	movs	r3, #45	; 0x2d
 800ee12:	4276      	negs	r6, r6
 800ee14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ee18:	485e      	ldr	r0, [pc, #376]	; (800ef94 <_printf_i+0x244>)
 800ee1a:	230a      	movs	r3, #10
 800ee1c:	e019      	b.n	800ee52 <_printf_i+0x102>
 800ee1e:	680e      	ldr	r6, [r1, #0]
 800ee20:	602b      	str	r3, [r5, #0]
 800ee22:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ee26:	bf18      	it	ne
 800ee28:	b236      	sxthne	r6, r6
 800ee2a:	e7ef      	b.n	800ee0c <_printf_i+0xbc>
 800ee2c:	682b      	ldr	r3, [r5, #0]
 800ee2e:	6820      	ldr	r0, [r4, #0]
 800ee30:	1d19      	adds	r1, r3, #4
 800ee32:	6029      	str	r1, [r5, #0]
 800ee34:	0601      	lsls	r1, r0, #24
 800ee36:	d501      	bpl.n	800ee3c <_printf_i+0xec>
 800ee38:	681e      	ldr	r6, [r3, #0]
 800ee3a:	e002      	b.n	800ee42 <_printf_i+0xf2>
 800ee3c:	0646      	lsls	r6, r0, #25
 800ee3e:	d5fb      	bpl.n	800ee38 <_printf_i+0xe8>
 800ee40:	881e      	ldrh	r6, [r3, #0]
 800ee42:	4854      	ldr	r0, [pc, #336]	; (800ef94 <_printf_i+0x244>)
 800ee44:	2f6f      	cmp	r7, #111	; 0x6f
 800ee46:	bf0c      	ite	eq
 800ee48:	2308      	moveq	r3, #8
 800ee4a:	230a      	movne	r3, #10
 800ee4c:	2100      	movs	r1, #0
 800ee4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ee52:	6865      	ldr	r5, [r4, #4]
 800ee54:	60a5      	str	r5, [r4, #8]
 800ee56:	2d00      	cmp	r5, #0
 800ee58:	bfa2      	ittt	ge
 800ee5a:	6821      	ldrge	r1, [r4, #0]
 800ee5c:	f021 0104 	bicge.w	r1, r1, #4
 800ee60:	6021      	strge	r1, [r4, #0]
 800ee62:	b90e      	cbnz	r6, 800ee68 <_printf_i+0x118>
 800ee64:	2d00      	cmp	r5, #0
 800ee66:	d04d      	beq.n	800ef04 <_printf_i+0x1b4>
 800ee68:	4615      	mov	r5, r2
 800ee6a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ee6e:	fb03 6711 	mls	r7, r3, r1, r6
 800ee72:	5dc7      	ldrb	r7, [r0, r7]
 800ee74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ee78:	4637      	mov	r7, r6
 800ee7a:	42bb      	cmp	r3, r7
 800ee7c:	460e      	mov	r6, r1
 800ee7e:	d9f4      	bls.n	800ee6a <_printf_i+0x11a>
 800ee80:	2b08      	cmp	r3, #8
 800ee82:	d10b      	bne.n	800ee9c <_printf_i+0x14c>
 800ee84:	6823      	ldr	r3, [r4, #0]
 800ee86:	07de      	lsls	r6, r3, #31
 800ee88:	d508      	bpl.n	800ee9c <_printf_i+0x14c>
 800ee8a:	6923      	ldr	r3, [r4, #16]
 800ee8c:	6861      	ldr	r1, [r4, #4]
 800ee8e:	4299      	cmp	r1, r3
 800ee90:	bfde      	ittt	le
 800ee92:	2330      	movle	r3, #48	; 0x30
 800ee94:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ee98:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ee9c:	1b52      	subs	r2, r2, r5
 800ee9e:	6122      	str	r2, [r4, #16]
 800eea0:	f8cd a000 	str.w	sl, [sp]
 800eea4:	464b      	mov	r3, r9
 800eea6:	aa03      	add	r2, sp, #12
 800eea8:	4621      	mov	r1, r4
 800eeaa:	4640      	mov	r0, r8
 800eeac:	f7ff fee2 	bl	800ec74 <_printf_common>
 800eeb0:	3001      	adds	r0, #1
 800eeb2:	d14c      	bne.n	800ef4e <_printf_i+0x1fe>
 800eeb4:	f04f 30ff 	mov.w	r0, #4294967295
 800eeb8:	b004      	add	sp, #16
 800eeba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eebe:	4835      	ldr	r0, [pc, #212]	; (800ef94 <_printf_i+0x244>)
 800eec0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800eec4:	6829      	ldr	r1, [r5, #0]
 800eec6:	6823      	ldr	r3, [r4, #0]
 800eec8:	f851 6b04 	ldr.w	r6, [r1], #4
 800eecc:	6029      	str	r1, [r5, #0]
 800eece:	061d      	lsls	r5, r3, #24
 800eed0:	d514      	bpl.n	800eefc <_printf_i+0x1ac>
 800eed2:	07df      	lsls	r7, r3, #31
 800eed4:	bf44      	itt	mi
 800eed6:	f043 0320 	orrmi.w	r3, r3, #32
 800eeda:	6023      	strmi	r3, [r4, #0]
 800eedc:	b91e      	cbnz	r6, 800eee6 <_printf_i+0x196>
 800eede:	6823      	ldr	r3, [r4, #0]
 800eee0:	f023 0320 	bic.w	r3, r3, #32
 800eee4:	6023      	str	r3, [r4, #0]
 800eee6:	2310      	movs	r3, #16
 800eee8:	e7b0      	b.n	800ee4c <_printf_i+0xfc>
 800eeea:	6823      	ldr	r3, [r4, #0]
 800eeec:	f043 0320 	orr.w	r3, r3, #32
 800eef0:	6023      	str	r3, [r4, #0]
 800eef2:	2378      	movs	r3, #120	; 0x78
 800eef4:	4828      	ldr	r0, [pc, #160]	; (800ef98 <_printf_i+0x248>)
 800eef6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eefa:	e7e3      	b.n	800eec4 <_printf_i+0x174>
 800eefc:	0659      	lsls	r1, r3, #25
 800eefe:	bf48      	it	mi
 800ef00:	b2b6      	uxthmi	r6, r6
 800ef02:	e7e6      	b.n	800eed2 <_printf_i+0x182>
 800ef04:	4615      	mov	r5, r2
 800ef06:	e7bb      	b.n	800ee80 <_printf_i+0x130>
 800ef08:	682b      	ldr	r3, [r5, #0]
 800ef0a:	6826      	ldr	r6, [r4, #0]
 800ef0c:	6961      	ldr	r1, [r4, #20]
 800ef0e:	1d18      	adds	r0, r3, #4
 800ef10:	6028      	str	r0, [r5, #0]
 800ef12:	0635      	lsls	r5, r6, #24
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	d501      	bpl.n	800ef1c <_printf_i+0x1cc>
 800ef18:	6019      	str	r1, [r3, #0]
 800ef1a:	e002      	b.n	800ef22 <_printf_i+0x1d2>
 800ef1c:	0670      	lsls	r0, r6, #25
 800ef1e:	d5fb      	bpl.n	800ef18 <_printf_i+0x1c8>
 800ef20:	8019      	strh	r1, [r3, #0]
 800ef22:	2300      	movs	r3, #0
 800ef24:	6123      	str	r3, [r4, #16]
 800ef26:	4615      	mov	r5, r2
 800ef28:	e7ba      	b.n	800eea0 <_printf_i+0x150>
 800ef2a:	682b      	ldr	r3, [r5, #0]
 800ef2c:	1d1a      	adds	r2, r3, #4
 800ef2e:	602a      	str	r2, [r5, #0]
 800ef30:	681d      	ldr	r5, [r3, #0]
 800ef32:	6862      	ldr	r2, [r4, #4]
 800ef34:	2100      	movs	r1, #0
 800ef36:	4628      	mov	r0, r5
 800ef38:	f7f1 f952 	bl	80001e0 <memchr>
 800ef3c:	b108      	cbz	r0, 800ef42 <_printf_i+0x1f2>
 800ef3e:	1b40      	subs	r0, r0, r5
 800ef40:	6060      	str	r0, [r4, #4]
 800ef42:	6863      	ldr	r3, [r4, #4]
 800ef44:	6123      	str	r3, [r4, #16]
 800ef46:	2300      	movs	r3, #0
 800ef48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ef4c:	e7a8      	b.n	800eea0 <_printf_i+0x150>
 800ef4e:	6923      	ldr	r3, [r4, #16]
 800ef50:	462a      	mov	r2, r5
 800ef52:	4649      	mov	r1, r9
 800ef54:	4640      	mov	r0, r8
 800ef56:	47d0      	blx	sl
 800ef58:	3001      	adds	r0, #1
 800ef5a:	d0ab      	beq.n	800eeb4 <_printf_i+0x164>
 800ef5c:	6823      	ldr	r3, [r4, #0]
 800ef5e:	079b      	lsls	r3, r3, #30
 800ef60:	d413      	bmi.n	800ef8a <_printf_i+0x23a>
 800ef62:	68e0      	ldr	r0, [r4, #12]
 800ef64:	9b03      	ldr	r3, [sp, #12]
 800ef66:	4298      	cmp	r0, r3
 800ef68:	bfb8      	it	lt
 800ef6a:	4618      	movlt	r0, r3
 800ef6c:	e7a4      	b.n	800eeb8 <_printf_i+0x168>
 800ef6e:	2301      	movs	r3, #1
 800ef70:	4632      	mov	r2, r6
 800ef72:	4649      	mov	r1, r9
 800ef74:	4640      	mov	r0, r8
 800ef76:	47d0      	blx	sl
 800ef78:	3001      	adds	r0, #1
 800ef7a:	d09b      	beq.n	800eeb4 <_printf_i+0x164>
 800ef7c:	3501      	adds	r5, #1
 800ef7e:	68e3      	ldr	r3, [r4, #12]
 800ef80:	9903      	ldr	r1, [sp, #12]
 800ef82:	1a5b      	subs	r3, r3, r1
 800ef84:	42ab      	cmp	r3, r5
 800ef86:	dcf2      	bgt.n	800ef6e <_printf_i+0x21e>
 800ef88:	e7eb      	b.n	800ef62 <_printf_i+0x212>
 800ef8a:	2500      	movs	r5, #0
 800ef8c:	f104 0619 	add.w	r6, r4, #25
 800ef90:	e7f5      	b.n	800ef7e <_printf_i+0x22e>
 800ef92:	bf00      	nop
 800ef94:	08010bc9 	.word	0x08010bc9
 800ef98:	08010bda 	.word	0x08010bda

0800ef9c <memmove>:
 800ef9c:	4288      	cmp	r0, r1
 800ef9e:	b510      	push	{r4, lr}
 800efa0:	eb01 0402 	add.w	r4, r1, r2
 800efa4:	d902      	bls.n	800efac <memmove+0x10>
 800efa6:	4284      	cmp	r4, r0
 800efa8:	4623      	mov	r3, r4
 800efaa:	d807      	bhi.n	800efbc <memmove+0x20>
 800efac:	1e43      	subs	r3, r0, #1
 800efae:	42a1      	cmp	r1, r4
 800efb0:	d008      	beq.n	800efc4 <memmove+0x28>
 800efb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800efb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800efba:	e7f8      	b.n	800efae <memmove+0x12>
 800efbc:	4402      	add	r2, r0
 800efbe:	4601      	mov	r1, r0
 800efc0:	428a      	cmp	r2, r1
 800efc2:	d100      	bne.n	800efc6 <memmove+0x2a>
 800efc4:	bd10      	pop	{r4, pc}
 800efc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800efca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800efce:	e7f7      	b.n	800efc0 <memmove+0x24>

0800efd0 <_realloc_r>:
 800efd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efd4:	4680      	mov	r8, r0
 800efd6:	4614      	mov	r4, r2
 800efd8:	460e      	mov	r6, r1
 800efda:	b921      	cbnz	r1, 800efe6 <_realloc_r+0x16>
 800efdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efe0:	4611      	mov	r1, r2
 800efe2:	f7ff bb85 	b.w	800e6f0 <_malloc_r>
 800efe6:	b92a      	cbnz	r2, 800eff4 <_realloc_r+0x24>
 800efe8:	f7ff fc9c 	bl	800e924 <_free_r>
 800efec:	4625      	mov	r5, r4
 800efee:	4628      	mov	r0, r5
 800eff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eff4:	f000 f81b 	bl	800f02e <_malloc_usable_size_r>
 800eff8:	4284      	cmp	r4, r0
 800effa:	4607      	mov	r7, r0
 800effc:	d802      	bhi.n	800f004 <_realloc_r+0x34>
 800effe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f002:	d812      	bhi.n	800f02a <_realloc_r+0x5a>
 800f004:	4621      	mov	r1, r4
 800f006:	4640      	mov	r0, r8
 800f008:	f7ff fb72 	bl	800e6f0 <_malloc_r>
 800f00c:	4605      	mov	r5, r0
 800f00e:	2800      	cmp	r0, #0
 800f010:	d0ed      	beq.n	800efee <_realloc_r+0x1e>
 800f012:	42bc      	cmp	r4, r7
 800f014:	4622      	mov	r2, r4
 800f016:	4631      	mov	r1, r6
 800f018:	bf28      	it	cs
 800f01a:	463a      	movcs	r2, r7
 800f01c:	f7ff fb32 	bl	800e684 <memcpy>
 800f020:	4631      	mov	r1, r6
 800f022:	4640      	mov	r0, r8
 800f024:	f7ff fc7e 	bl	800e924 <_free_r>
 800f028:	e7e1      	b.n	800efee <_realloc_r+0x1e>
 800f02a:	4635      	mov	r5, r6
 800f02c:	e7df      	b.n	800efee <_realloc_r+0x1e>

0800f02e <_malloc_usable_size_r>:
 800f02e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f032:	1f18      	subs	r0, r3, #4
 800f034:	2b00      	cmp	r3, #0
 800f036:	bfbc      	itt	lt
 800f038:	580b      	ldrlt	r3, [r1, r0]
 800f03a:	18c0      	addlt	r0, r0, r3
 800f03c:	4770      	bx	lr
	...

0800f040 <sin>:
 800f040:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f042:	ec53 2b10 	vmov	r2, r3, d0
 800f046:	4828      	ldr	r0, [pc, #160]	; (800f0e8 <sin+0xa8>)
 800f048:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f04c:	4281      	cmp	r1, r0
 800f04e:	dc07      	bgt.n	800f060 <sin+0x20>
 800f050:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f0e0 <sin+0xa0>
 800f054:	2000      	movs	r0, #0
 800f056:	b005      	add	sp, #20
 800f058:	f85d eb04 	ldr.w	lr, [sp], #4
 800f05c:	f000 be6c 	b.w	800fd38 <__kernel_sin>
 800f060:	4822      	ldr	r0, [pc, #136]	; (800f0ec <sin+0xac>)
 800f062:	4281      	cmp	r1, r0
 800f064:	dd09      	ble.n	800f07a <sin+0x3a>
 800f066:	ee10 0a10 	vmov	r0, s0
 800f06a:	4619      	mov	r1, r3
 800f06c:	f7f1 f90c 	bl	8000288 <__aeabi_dsub>
 800f070:	ec41 0b10 	vmov	d0, r0, r1
 800f074:	b005      	add	sp, #20
 800f076:	f85d fb04 	ldr.w	pc, [sp], #4
 800f07a:	4668      	mov	r0, sp
 800f07c:	f000 f838 	bl	800f0f0 <__ieee754_rem_pio2>
 800f080:	f000 0003 	and.w	r0, r0, #3
 800f084:	2801      	cmp	r0, #1
 800f086:	d00c      	beq.n	800f0a2 <sin+0x62>
 800f088:	2802      	cmp	r0, #2
 800f08a:	d011      	beq.n	800f0b0 <sin+0x70>
 800f08c:	b9f0      	cbnz	r0, 800f0cc <sin+0x8c>
 800f08e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f092:	ed9d 0b00 	vldr	d0, [sp]
 800f096:	2001      	movs	r0, #1
 800f098:	f000 fe4e 	bl	800fd38 <__kernel_sin>
 800f09c:	ec51 0b10 	vmov	r0, r1, d0
 800f0a0:	e7e6      	b.n	800f070 <sin+0x30>
 800f0a2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0a6:	ed9d 0b00 	vldr	d0, [sp]
 800f0aa:	f000 fa2d 	bl	800f508 <__kernel_cos>
 800f0ae:	e7f5      	b.n	800f09c <sin+0x5c>
 800f0b0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0b4:	ed9d 0b00 	vldr	d0, [sp]
 800f0b8:	2001      	movs	r0, #1
 800f0ba:	f000 fe3d 	bl	800fd38 <__kernel_sin>
 800f0be:	ec53 2b10 	vmov	r2, r3, d0
 800f0c2:	ee10 0a10 	vmov	r0, s0
 800f0c6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f0ca:	e7d1      	b.n	800f070 <sin+0x30>
 800f0cc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f0d0:	ed9d 0b00 	vldr	d0, [sp]
 800f0d4:	f000 fa18 	bl	800f508 <__kernel_cos>
 800f0d8:	e7f1      	b.n	800f0be <sin+0x7e>
 800f0da:	bf00      	nop
 800f0dc:	f3af 8000 	nop.w
	...
 800f0e8:	3fe921fb 	.word	0x3fe921fb
 800f0ec:	7fefffff 	.word	0x7fefffff

0800f0f0 <__ieee754_rem_pio2>:
 800f0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0f4:	ed2d 8b02 	vpush	{d8}
 800f0f8:	ec55 4b10 	vmov	r4, r5, d0
 800f0fc:	4bca      	ldr	r3, [pc, #808]	; (800f428 <__ieee754_rem_pio2+0x338>)
 800f0fe:	b08b      	sub	sp, #44	; 0x2c
 800f100:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800f104:	4598      	cmp	r8, r3
 800f106:	4682      	mov	sl, r0
 800f108:	9502      	str	r5, [sp, #8]
 800f10a:	dc08      	bgt.n	800f11e <__ieee754_rem_pio2+0x2e>
 800f10c:	2200      	movs	r2, #0
 800f10e:	2300      	movs	r3, #0
 800f110:	ed80 0b00 	vstr	d0, [r0]
 800f114:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800f118:	f04f 0b00 	mov.w	fp, #0
 800f11c:	e028      	b.n	800f170 <__ieee754_rem_pio2+0x80>
 800f11e:	4bc3      	ldr	r3, [pc, #780]	; (800f42c <__ieee754_rem_pio2+0x33c>)
 800f120:	4598      	cmp	r8, r3
 800f122:	dc78      	bgt.n	800f216 <__ieee754_rem_pio2+0x126>
 800f124:	9b02      	ldr	r3, [sp, #8]
 800f126:	4ec2      	ldr	r6, [pc, #776]	; (800f430 <__ieee754_rem_pio2+0x340>)
 800f128:	2b00      	cmp	r3, #0
 800f12a:	ee10 0a10 	vmov	r0, s0
 800f12e:	a3b0      	add	r3, pc, #704	; (adr r3, 800f3f0 <__ieee754_rem_pio2+0x300>)
 800f130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f134:	4629      	mov	r1, r5
 800f136:	dd39      	ble.n	800f1ac <__ieee754_rem_pio2+0xbc>
 800f138:	f7f1 f8a6 	bl	8000288 <__aeabi_dsub>
 800f13c:	45b0      	cmp	r8, r6
 800f13e:	4604      	mov	r4, r0
 800f140:	460d      	mov	r5, r1
 800f142:	d01b      	beq.n	800f17c <__ieee754_rem_pio2+0x8c>
 800f144:	a3ac      	add	r3, pc, #688	; (adr r3, 800f3f8 <__ieee754_rem_pio2+0x308>)
 800f146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14a:	f7f1 f89d 	bl	8000288 <__aeabi_dsub>
 800f14e:	4602      	mov	r2, r0
 800f150:	460b      	mov	r3, r1
 800f152:	e9ca 2300 	strd	r2, r3, [sl]
 800f156:	4620      	mov	r0, r4
 800f158:	4629      	mov	r1, r5
 800f15a:	f7f1 f895 	bl	8000288 <__aeabi_dsub>
 800f15e:	a3a6      	add	r3, pc, #664	; (adr r3, 800f3f8 <__ieee754_rem_pio2+0x308>)
 800f160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f164:	f7f1 f890 	bl	8000288 <__aeabi_dsub>
 800f168:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f16c:	f04f 0b01 	mov.w	fp, #1
 800f170:	4658      	mov	r0, fp
 800f172:	b00b      	add	sp, #44	; 0x2c
 800f174:	ecbd 8b02 	vpop	{d8}
 800f178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f17c:	a3a0      	add	r3, pc, #640	; (adr r3, 800f400 <__ieee754_rem_pio2+0x310>)
 800f17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f182:	f7f1 f881 	bl	8000288 <__aeabi_dsub>
 800f186:	a3a0      	add	r3, pc, #640	; (adr r3, 800f408 <__ieee754_rem_pio2+0x318>)
 800f188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18c:	4604      	mov	r4, r0
 800f18e:	460d      	mov	r5, r1
 800f190:	f7f1 f87a 	bl	8000288 <__aeabi_dsub>
 800f194:	4602      	mov	r2, r0
 800f196:	460b      	mov	r3, r1
 800f198:	e9ca 2300 	strd	r2, r3, [sl]
 800f19c:	4620      	mov	r0, r4
 800f19e:	4629      	mov	r1, r5
 800f1a0:	f7f1 f872 	bl	8000288 <__aeabi_dsub>
 800f1a4:	a398      	add	r3, pc, #608	; (adr r3, 800f408 <__ieee754_rem_pio2+0x318>)
 800f1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1aa:	e7db      	b.n	800f164 <__ieee754_rem_pio2+0x74>
 800f1ac:	f7f1 f86e 	bl	800028c <__adddf3>
 800f1b0:	45b0      	cmp	r8, r6
 800f1b2:	4604      	mov	r4, r0
 800f1b4:	460d      	mov	r5, r1
 800f1b6:	d016      	beq.n	800f1e6 <__ieee754_rem_pio2+0xf6>
 800f1b8:	a38f      	add	r3, pc, #572	; (adr r3, 800f3f8 <__ieee754_rem_pio2+0x308>)
 800f1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1be:	f7f1 f865 	bl	800028c <__adddf3>
 800f1c2:	4602      	mov	r2, r0
 800f1c4:	460b      	mov	r3, r1
 800f1c6:	e9ca 2300 	strd	r2, r3, [sl]
 800f1ca:	4620      	mov	r0, r4
 800f1cc:	4629      	mov	r1, r5
 800f1ce:	f7f1 f85b 	bl	8000288 <__aeabi_dsub>
 800f1d2:	a389      	add	r3, pc, #548	; (adr r3, 800f3f8 <__ieee754_rem_pio2+0x308>)
 800f1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1d8:	f7f1 f858 	bl	800028c <__adddf3>
 800f1dc:	f04f 3bff 	mov.w	fp, #4294967295
 800f1e0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f1e4:	e7c4      	b.n	800f170 <__ieee754_rem_pio2+0x80>
 800f1e6:	a386      	add	r3, pc, #536	; (adr r3, 800f400 <__ieee754_rem_pio2+0x310>)
 800f1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ec:	f7f1 f84e 	bl	800028c <__adddf3>
 800f1f0:	a385      	add	r3, pc, #532	; (adr r3, 800f408 <__ieee754_rem_pio2+0x318>)
 800f1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f6:	4604      	mov	r4, r0
 800f1f8:	460d      	mov	r5, r1
 800f1fa:	f7f1 f847 	bl	800028c <__adddf3>
 800f1fe:	4602      	mov	r2, r0
 800f200:	460b      	mov	r3, r1
 800f202:	e9ca 2300 	strd	r2, r3, [sl]
 800f206:	4620      	mov	r0, r4
 800f208:	4629      	mov	r1, r5
 800f20a:	f7f1 f83d 	bl	8000288 <__aeabi_dsub>
 800f20e:	a37e      	add	r3, pc, #504	; (adr r3, 800f408 <__ieee754_rem_pio2+0x318>)
 800f210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f214:	e7e0      	b.n	800f1d8 <__ieee754_rem_pio2+0xe8>
 800f216:	4b87      	ldr	r3, [pc, #540]	; (800f434 <__ieee754_rem_pio2+0x344>)
 800f218:	4598      	cmp	r8, r3
 800f21a:	f300 80d9 	bgt.w	800f3d0 <__ieee754_rem_pio2+0x2e0>
 800f21e:	f000 fe49 	bl	800feb4 <fabs>
 800f222:	ec55 4b10 	vmov	r4, r5, d0
 800f226:	ee10 0a10 	vmov	r0, s0
 800f22a:	a379      	add	r3, pc, #484	; (adr r3, 800f410 <__ieee754_rem_pio2+0x320>)
 800f22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f230:	4629      	mov	r1, r5
 800f232:	f7f1 f9e1 	bl	80005f8 <__aeabi_dmul>
 800f236:	4b80      	ldr	r3, [pc, #512]	; (800f438 <__ieee754_rem_pio2+0x348>)
 800f238:	2200      	movs	r2, #0
 800f23a:	f7f1 f827 	bl	800028c <__adddf3>
 800f23e:	f7f1 fc75 	bl	8000b2c <__aeabi_d2iz>
 800f242:	4683      	mov	fp, r0
 800f244:	f7f1 f96e 	bl	8000524 <__aeabi_i2d>
 800f248:	4602      	mov	r2, r0
 800f24a:	460b      	mov	r3, r1
 800f24c:	ec43 2b18 	vmov	d8, r2, r3
 800f250:	a367      	add	r3, pc, #412	; (adr r3, 800f3f0 <__ieee754_rem_pio2+0x300>)
 800f252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f256:	f7f1 f9cf 	bl	80005f8 <__aeabi_dmul>
 800f25a:	4602      	mov	r2, r0
 800f25c:	460b      	mov	r3, r1
 800f25e:	4620      	mov	r0, r4
 800f260:	4629      	mov	r1, r5
 800f262:	f7f1 f811 	bl	8000288 <__aeabi_dsub>
 800f266:	a364      	add	r3, pc, #400	; (adr r3, 800f3f8 <__ieee754_rem_pio2+0x308>)
 800f268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f26c:	4606      	mov	r6, r0
 800f26e:	460f      	mov	r7, r1
 800f270:	ec51 0b18 	vmov	r0, r1, d8
 800f274:	f7f1 f9c0 	bl	80005f8 <__aeabi_dmul>
 800f278:	f1bb 0f1f 	cmp.w	fp, #31
 800f27c:	4604      	mov	r4, r0
 800f27e:	460d      	mov	r5, r1
 800f280:	dc0d      	bgt.n	800f29e <__ieee754_rem_pio2+0x1ae>
 800f282:	4b6e      	ldr	r3, [pc, #440]	; (800f43c <__ieee754_rem_pio2+0x34c>)
 800f284:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f28c:	4543      	cmp	r3, r8
 800f28e:	d006      	beq.n	800f29e <__ieee754_rem_pio2+0x1ae>
 800f290:	4622      	mov	r2, r4
 800f292:	462b      	mov	r3, r5
 800f294:	4630      	mov	r0, r6
 800f296:	4639      	mov	r1, r7
 800f298:	f7f0 fff6 	bl	8000288 <__aeabi_dsub>
 800f29c:	e00f      	b.n	800f2be <__ieee754_rem_pio2+0x1ce>
 800f29e:	462b      	mov	r3, r5
 800f2a0:	4622      	mov	r2, r4
 800f2a2:	4630      	mov	r0, r6
 800f2a4:	4639      	mov	r1, r7
 800f2a6:	f7f0 ffef 	bl	8000288 <__aeabi_dsub>
 800f2aa:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f2ae:	9303      	str	r3, [sp, #12]
 800f2b0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f2b4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800f2b8:	f1b8 0f10 	cmp.w	r8, #16
 800f2bc:	dc02      	bgt.n	800f2c4 <__ieee754_rem_pio2+0x1d4>
 800f2be:	e9ca 0100 	strd	r0, r1, [sl]
 800f2c2:	e039      	b.n	800f338 <__ieee754_rem_pio2+0x248>
 800f2c4:	a34e      	add	r3, pc, #312	; (adr r3, 800f400 <__ieee754_rem_pio2+0x310>)
 800f2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ca:	ec51 0b18 	vmov	r0, r1, d8
 800f2ce:	f7f1 f993 	bl	80005f8 <__aeabi_dmul>
 800f2d2:	4604      	mov	r4, r0
 800f2d4:	460d      	mov	r5, r1
 800f2d6:	4602      	mov	r2, r0
 800f2d8:	460b      	mov	r3, r1
 800f2da:	4630      	mov	r0, r6
 800f2dc:	4639      	mov	r1, r7
 800f2de:	f7f0 ffd3 	bl	8000288 <__aeabi_dsub>
 800f2e2:	4602      	mov	r2, r0
 800f2e4:	460b      	mov	r3, r1
 800f2e6:	4680      	mov	r8, r0
 800f2e8:	4689      	mov	r9, r1
 800f2ea:	4630      	mov	r0, r6
 800f2ec:	4639      	mov	r1, r7
 800f2ee:	f7f0 ffcb 	bl	8000288 <__aeabi_dsub>
 800f2f2:	4622      	mov	r2, r4
 800f2f4:	462b      	mov	r3, r5
 800f2f6:	f7f0 ffc7 	bl	8000288 <__aeabi_dsub>
 800f2fa:	a343      	add	r3, pc, #268	; (adr r3, 800f408 <__ieee754_rem_pio2+0x318>)
 800f2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f300:	4604      	mov	r4, r0
 800f302:	460d      	mov	r5, r1
 800f304:	ec51 0b18 	vmov	r0, r1, d8
 800f308:	f7f1 f976 	bl	80005f8 <__aeabi_dmul>
 800f30c:	4622      	mov	r2, r4
 800f30e:	462b      	mov	r3, r5
 800f310:	f7f0 ffba 	bl	8000288 <__aeabi_dsub>
 800f314:	4602      	mov	r2, r0
 800f316:	460b      	mov	r3, r1
 800f318:	4604      	mov	r4, r0
 800f31a:	460d      	mov	r5, r1
 800f31c:	4640      	mov	r0, r8
 800f31e:	4649      	mov	r1, r9
 800f320:	f7f0 ffb2 	bl	8000288 <__aeabi_dsub>
 800f324:	9a03      	ldr	r2, [sp, #12]
 800f326:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f32a:	1ad3      	subs	r3, r2, r3
 800f32c:	2b31      	cmp	r3, #49	; 0x31
 800f32e:	dc24      	bgt.n	800f37a <__ieee754_rem_pio2+0x28a>
 800f330:	e9ca 0100 	strd	r0, r1, [sl]
 800f334:	4646      	mov	r6, r8
 800f336:	464f      	mov	r7, r9
 800f338:	e9da 8900 	ldrd	r8, r9, [sl]
 800f33c:	4630      	mov	r0, r6
 800f33e:	4642      	mov	r2, r8
 800f340:	464b      	mov	r3, r9
 800f342:	4639      	mov	r1, r7
 800f344:	f7f0 ffa0 	bl	8000288 <__aeabi_dsub>
 800f348:	462b      	mov	r3, r5
 800f34a:	4622      	mov	r2, r4
 800f34c:	f7f0 ff9c 	bl	8000288 <__aeabi_dsub>
 800f350:	9b02      	ldr	r3, [sp, #8]
 800f352:	2b00      	cmp	r3, #0
 800f354:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f358:	f6bf af0a 	bge.w	800f170 <__ieee754_rem_pio2+0x80>
 800f35c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f360:	f8ca 3004 	str.w	r3, [sl, #4]
 800f364:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f368:	f8ca 8000 	str.w	r8, [sl]
 800f36c:	f8ca 0008 	str.w	r0, [sl, #8]
 800f370:	f8ca 300c 	str.w	r3, [sl, #12]
 800f374:	f1cb 0b00 	rsb	fp, fp, #0
 800f378:	e6fa      	b.n	800f170 <__ieee754_rem_pio2+0x80>
 800f37a:	a327      	add	r3, pc, #156	; (adr r3, 800f418 <__ieee754_rem_pio2+0x328>)
 800f37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f380:	ec51 0b18 	vmov	r0, r1, d8
 800f384:	f7f1 f938 	bl	80005f8 <__aeabi_dmul>
 800f388:	4604      	mov	r4, r0
 800f38a:	460d      	mov	r5, r1
 800f38c:	4602      	mov	r2, r0
 800f38e:	460b      	mov	r3, r1
 800f390:	4640      	mov	r0, r8
 800f392:	4649      	mov	r1, r9
 800f394:	f7f0 ff78 	bl	8000288 <__aeabi_dsub>
 800f398:	4602      	mov	r2, r0
 800f39a:	460b      	mov	r3, r1
 800f39c:	4606      	mov	r6, r0
 800f39e:	460f      	mov	r7, r1
 800f3a0:	4640      	mov	r0, r8
 800f3a2:	4649      	mov	r1, r9
 800f3a4:	f7f0 ff70 	bl	8000288 <__aeabi_dsub>
 800f3a8:	4622      	mov	r2, r4
 800f3aa:	462b      	mov	r3, r5
 800f3ac:	f7f0 ff6c 	bl	8000288 <__aeabi_dsub>
 800f3b0:	a31b      	add	r3, pc, #108	; (adr r3, 800f420 <__ieee754_rem_pio2+0x330>)
 800f3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b6:	4604      	mov	r4, r0
 800f3b8:	460d      	mov	r5, r1
 800f3ba:	ec51 0b18 	vmov	r0, r1, d8
 800f3be:	f7f1 f91b 	bl	80005f8 <__aeabi_dmul>
 800f3c2:	4622      	mov	r2, r4
 800f3c4:	462b      	mov	r3, r5
 800f3c6:	f7f0 ff5f 	bl	8000288 <__aeabi_dsub>
 800f3ca:	4604      	mov	r4, r0
 800f3cc:	460d      	mov	r5, r1
 800f3ce:	e75f      	b.n	800f290 <__ieee754_rem_pio2+0x1a0>
 800f3d0:	4b1b      	ldr	r3, [pc, #108]	; (800f440 <__ieee754_rem_pio2+0x350>)
 800f3d2:	4598      	cmp	r8, r3
 800f3d4:	dd36      	ble.n	800f444 <__ieee754_rem_pio2+0x354>
 800f3d6:	ee10 2a10 	vmov	r2, s0
 800f3da:	462b      	mov	r3, r5
 800f3dc:	4620      	mov	r0, r4
 800f3de:	4629      	mov	r1, r5
 800f3e0:	f7f0 ff52 	bl	8000288 <__aeabi_dsub>
 800f3e4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f3e8:	e9ca 0100 	strd	r0, r1, [sl]
 800f3ec:	e694      	b.n	800f118 <__ieee754_rem_pio2+0x28>
 800f3ee:	bf00      	nop
 800f3f0:	54400000 	.word	0x54400000
 800f3f4:	3ff921fb 	.word	0x3ff921fb
 800f3f8:	1a626331 	.word	0x1a626331
 800f3fc:	3dd0b461 	.word	0x3dd0b461
 800f400:	1a600000 	.word	0x1a600000
 800f404:	3dd0b461 	.word	0x3dd0b461
 800f408:	2e037073 	.word	0x2e037073
 800f40c:	3ba3198a 	.word	0x3ba3198a
 800f410:	6dc9c883 	.word	0x6dc9c883
 800f414:	3fe45f30 	.word	0x3fe45f30
 800f418:	2e000000 	.word	0x2e000000
 800f41c:	3ba3198a 	.word	0x3ba3198a
 800f420:	252049c1 	.word	0x252049c1
 800f424:	397b839a 	.word	0x397b839a
 800f428:	3fe921fb 	.word	0x3fe921fb
 800f42c:	4002d97b 	.word	0x4002d97b
 800f430:	3ff921fb 	.word	0x3ff921fb
 800f434:	413921fb 	.word	0x413921fb
 800f438:	3fe00000 	.word	0x3fe00000
 800f43c:	08010bec 	.word	0x08010bec
 800f440:	7fefffff 	.word	0x7fefffff
 800f444:	ea4f 5428 	mov.w	r4, r8, asr #20
 800f448:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800f44c:	ee10 0a10 	vmov	r0, s0
 800f450:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800f454:	ee10 6a10 	vmov	r6, s0
 800f458:	460f      	mov	r7, r1
 800f45a:	f7f1 fb67 	bl	8000b2c <__aeabi_d2iz>
 800f45e:	f7f1 f861 	bl	8000524 <__aeabi_i2d>
 800f462:	4602      	mov	r2, r0
 800f464:	460b      	mov	r3, r1
 800f466:	4630      	mov	r0, r6
 800f468:	4639      	mov	r1, r7
 800f46a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f46e:	f7f0 ff0b 	bl	8000288 <__aeabi_dsub>
 800f472:	4b23      	ldr	r3, [pc, #140]	; (800f500 <__ieee754_rem_pio2+0x410>)
 800f474:	2200      	movs	r2, #0
 800f476:	f7f1 f8bf 	bl	80005f8 <__aeabi_dmul>
 800f47a:	460f      	mov	r7, r1
 800f47c:	4606      	mov	r6, r0
 800f47e:	f7f1 fb55 	bl	8000b2c <__aeabi_d2iz>
 800f482:	f7f1 f84f 	bl	8000524 <__aeabi_i2d>
 800f486:	4602      	mov	r2, r0
 800f488:	460b      	mov	r3, r1
 800f48a:	4630      	mov	r0, r6
 800f48c:	4639      	mov	r1, r7
 800f48e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f492:	f7f0 fef9 	bl	8000288 <__aeabi_dsub>
 800f496:	4b1a      	ldr	r3, [pc, #104]	; (800f500 <__ieee754_rem_pio2+0x410>)
 800f498:	2200      	movs	r2, #0
 800f49a:	f7f1 f8ad 	bl	80005f8 <__aeabi_dmul>
 800f49e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f4a2:	ad04      	add	r5, sp, #16
 800f4a4:	f04f 0803 	mov.w	r8, #3
 800f4a8:	46a9      	mov	r9, r5
 800f4aa:	2600      	movs	r6, #0
 800f4ac:	2700      	movs	r7, #0
 800f4ae:	4632      	mov	r2, r6
 800f4b0:	463b      	mov	r3, r7
 800f4b2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800f4b6:	46c3      	mov	fp, r8
 800f4b8:	3d08      	subs	r5, #8
 800f4ba:	f108 38ff 	add.w	r8, r8, #4294967295
 800f4be:	f7f1 fb03 	bl	8000ac8 <__aeabi_dcmpeq>
 800f4c2:	2800      	cmp	r0, #0
 800f4c4:	d1f3      	bne.n	800f4ae <__ieee754_rem_pio2+0x3be>
 800f4c6:	4b0f      	ldr	r3, [pc, #60]	; (800f504 <__ieee754_rem_pio2+0x414>)
 800f4c8:	9301      	str	r3, [sp, #4]
 800f4ca:	2302      	movs	r3, #2
 800f4cc:	9300      	str	r3, [sp, #0]
 800f4ce:	4622      	mov	r2, r4
 800f4d0:	465b      	mov	r3, fp
 800f4d2:	4651      	mov	r1, sl
 800f4d4:	4648      	mov	r0, r9
 800f4d6:	f000 f8df 	bl	800f698 <__kernel_rem_pio2>
 800f4da:	9b02      	ldr	r3, [sp, #8]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	4683      	mov	fp, r0
 800f4e0:	f6bf ae46 	bge.w	800f170 <__ieee754_rem_pio2+0x80>
 800f4e4:	e9da 2100 	ldrd	r2, r1, [sl]
 800f4e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f4ec:	e9ca 2300 	strd	r2, r3, [sl]
 800f4f0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800f4f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f4f8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800f4fc:	e73a      	b.n	800f374 <__ieee754_rem_pio2+0x284>
 800f4fe:	bf00      	nop
 800f500:	41700000 	.word	0x41700000
 800f504:	08010c6c 	.word	0x08010c6c

0800f508 <__kernel_cos>:
 800f508:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f50c:	ec57 6b10 	vmov	r6, r7, d0
 800f510:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f514:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f518:	ed8d 1b00 	vstr	d1, [sp]
 800f51c:	da07      	bge.n	800f52e <__kernel_cos+0x26>
 800f51e:	ee10 0a10 	vmov	r0, s0
 800f522:	4639      	mov	r1, r7
 800f524:	f7f1 fb02 	bl	8000b2c <__aeabi_d2iz>
 800f528:	2800      	cmp	r0, #0
 800f52a:	f000 8088 	beq.w	800f63e <__kernel_cos+0x136>
 800f52e:	4632      	mov	r2, r6
 800f530:	463b      	mov	r3, r7
 800f532:	4630      	mov	r0, r6
 800f534:	4639      	mov	r1, r7
 800f536:	f7f1 f85f 	bl	80005f8 <__aeabi_dmul>
 800f53a:	4b51      	ldr	r3, [pc, #324]	; (800f680 <__kernel_cos+0x178>)
 800f53c:	2200      	movs	r2, #0
 800f53e:	4604      	mov	r4, r0
 800f540:	460d      	mov	r5, r1
 800f542:	f7f1 f859 	bl	80005f8 <__aeabi_dmul>
 800f546:	a340      	add	r3, pc, #256	; (adr r3, 800f648 <__kernel_cos+0x140>)
 800f548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f54c:	4682      	mov	sl, r0
 800f54e:	468b      	mov	fp, r1
 800f550:	4620      	mov	r0, r4
 800f552:	4629      	mov	r1, r5
 800f554:	f7f1 f850 	bl	80005f8 <__aeabi_dmul>
 800f558:	a33d      	add	r3, pc, #244	; (adr r3, 800f650 <__kernel_cos+0x148>)
 800f55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f55e:	f7f0 fe95 	bl	800028c <__adddf3>
 800f562:	4622      	mov	r2, r4
 800f564:	462b      	mov	r3, r5
 800f566:	f7f1 f847 	bl	80005f8 <__aeabi_dmul>
 800f56a:	a33b      	add	r3, pc, #236	; (adr r3, 800f658 <__kernel_cos+0x150>)
 800f56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f570:	f7f0 fe8a 	bl	8000288 <__aeabi_dsub>
 800f574:	4622      	mov	r2, r4
 800f576:	462b      	mov	r3, r5
 800f578:	f7f1 f83e 	bl	80005f8 <__aeabi_dmul>
 800f57c:	a338      	add	r3, pc, #224	; (adr r3, 800f660 <__kernel_cos+0x158>)
 800f57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f582:	f7f0 fe83 	bl	800028c <__adddf3>
 800f586:	4622      	mov	r2, r4
 800f588:	462b      	mov	r3, r5
 800f58a:	f7f1 f835 	bl	80005f8 <__aeabi_dmul>
 800f58e:	a336      	add	r3, pc, #216	; (adr r3, 800f668 <__kernel_cos+0x160>)
 800f590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f594:	f7f0 fe78 	bl	8000288 <__aeabi_dsub>
 800f598:	4622      	mov	r2, r4
 800f59a:	462b      	mov	r3, r5
 800f59c:	f7f1 f82c 	bl	80005f8 <__aeabi_dmul>
 800f5a0:	a333      	add	r3, pc, #204	; (adr r3, 800f670 <__kernel_cos+0x168>)
 800f5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5a6:	f7f0 fe71 	bl	800028c <__adddf3>
 800f5aa:	4622      	mov	r2, r4
 800f5ac:	462b      	mov	r3, r5
 800f5ae:	f7f1 f823 	bl	80005f8 <__aeabi_dmul>
 800f5b2:	4622      	mov	r2, r4
 800f5b4:	462b      	mov	r3, r5
 800f5b6:	f7f1 f81f 	bl	80005f8 <__aeabi_dmul>
 800f5ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f5be:	4604      	mov	r4, r0
 800f5c0:	460d      	mov	r5, r1
 800f5c2:	4630      	mov	r0, r6
 800f5c4:	4639      	mov	r1, r7
 800f5c6:	f7f1 f817 	bl	80005f8 <__aeabi_dmul>
 800f5ca:	460b      	mov	r3, r1
 800f5cc:	4602      	mov	r2, r0
 800f5ce:	4629      	mov	r1, r5
 800f5d0:	4620      	mov	r0, r4
 800f5d2:	f7f0 fe59 	bl	8000288 <__aeabi_dsub>
 800f5d6:	4b2b      	ldr	r3, [pc, #172]	; (800f684 <__kernel_cos+0x17c>)
 800f5d8:	4598      	cmp	r8, r3
 800f5da:	4606      	mov	r6, r0
 800f5dc:	460f      	mov	r7, r1
 800f5de:	dc10      	bgt.n	800f602 <__kernel_cos+0xfa>
 800f5e0:	4602      	mov	r2, r0
 800f5e2:	460b      	mov	r3, r1
 800f5e4:	4650      	mov	r0, sl
 800f5e6:	4659      	mov	r1, fp
 800f5e8:	f7f0 fe4e 	bl	8000288 <__aeabi_dsub>
 800f5ec:	460b      	mov	r3, r1
 800f5ee:	4926      	ldr	r1, [pc, #152]	; (800f688 <__kernel_cos+0x180>)
 800f5f0:	4602      	mov	r2, r0
 800f5f2:	2000      	movs	r0, #0
 800f5f4:	f7f0 fe48 	bl	8000288 <__aeabi_dsub>
 800f5f8:	ec41 0b10 	vmov	d0, r0, r1
 800f5fc:	b003      	add	sp, #12
 800f5fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f602:	4b22      	ldr	r3, [pc, #136]	; (800f68c <__kernel_cos+0x184>)
 800f604:	4920      	ldr	r1, [pc, #128]	; (800f688 <__kernel_cos+0x180>)
 800f606:	4598      	cmp	r8, r3
 800f608:	bfcc      	ite	gt
 800f60a:	4d21      	ldrgt	r5, [pc, #132]	; (800f690 <__kernel_cos+0x188>)
 800f60c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f610:	2400      	movs	r4, #0
 800f612:	4622      	mov	r2, r4
 800f614:	462b      	mov	r3, r5
 800f616:	2000      	movs	r0, #0
 800f618:	f7f0 fe36 	bl	8000288 <__aeabi_dsub>
 800f61c:	4622      	mov	r2, r4
 800f61e:	4680      	mov	r8, r0
 800f620:	4689      	mov	r9, r1
 800f622:	462b      	mov	r3, r5
 800f624:	4650      	mov	r0, sl
 800f626:	4659      	mov	r1, fp
 800f628:	f7f0 fe2e 	bl	8000288 <__aeabi_dsub>
 800f62c:	4632      	mov	r2, r6
 800f62e:	463b      	mov	r3, r7
 800f630:	f7f0 fe2a 	bl	8000288 <__aeabi_dsub>
 800f634:	4602      	mov	r2, r0
 800f636:	460b      	mov	r3, r1
 800f638:	4640      	mov	r0, r8
 800f63a:	4649      	mov	r1, r9
 800f63c:	e7da      	b.n	800f5f4 <__kernel_cos+0xec>
 800f63e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f678 <__kernel_cos+0x170>
 800f642:	e7db      	b.n	800f5fc <__kernel_cos+0xf4>
 800f644:	f3af 8000 	nop.w
 800f648:	be8838d4 	.word	0xbe8838d4
 800f64c:	bda8fae9 	.word	0xbda8fae9
 800f650:	bdb4b1c4 	.word	0xbdb4b1c4
 800f654:	3e21ee9e 	.word	0x3e21ee9e
 800f658:	809c52ad 	.word	0x809c52ad
 800f65c:	3e927e4f 	.word	0x3e927e4f
 800f660:	19cb1590 	.word	0x19cb1590
 800f664:	3efa01a0 	.word	0x3efa01a0
 800f668:	16c15177 	.word	0x16c15177
 800f66c:	3f56c16c 	.word	0x3f56c16c
 800f670:	5555554c 	.word	0x5555554c
 800f674:	3fa55555 	.word	0x3fa55555
 800f678:	00000000 	.word	0x00000000
 800f67c:	3ff00000 	.word	0x3ff00000
 800f680:	3fe00000 	.word	0x3fe00000
 800f684:	3fd33332 	.word	0x3fd33332
 800f688:	3ff00000 	.word	0x3ff00000
 800f68c:	3fe90000 	.word	0x3fe90000
 800f690:	3fd20000 	.word	0x3fd20000
 800f694:	00000000 	.word	0x00000000

0800f698 <__kernel_rem_pio2>:
 800f698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f69c:	ed2d 8b02 	vpush	{d8}
 800f6a0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f6a4:	f112 0f14 	cmn.w	r2, #20
 800f6a8:	9308      	str	r3, [sp, #32]
 800f6aa:	9101      	str	r1, [sp, #4]
 800f6ac:	4bc4      	ldr	r3, [pc, #784]	; (800f9c0 <__kernel_rem_pio2+0x328>)
 800f6ae:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800f6b0:	900b      	str	r0, [sp, #44]	; 0x2c
 800f6b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f6b6:	9302      	str	r3, [sp, #8]
 800f6b8:	9b08      	ldr	r3, [sp, #32]
 800f6ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800f6be:	bfa8      	it	ge
 800f6c0:	1ed4      	subge	r4, r2, #3
 800f6c2:	9306      	str	r3, [sp, #24]
 800f6c4:	bfb2      	itee	lt
 800f6c6:	2400      	movlt	r4, #0
 800f6c8:	2318      	movge	r3, #24
 800f6ca:	fb94 f4f3 	sdivge	r4, r4, r3
 800f6ce:	f06f 0317 	mvn.w	r3, #23
 800f6d2:	fb04 3303 	mla	r3, r4, r3, r3
 800f6d6:	eb03 0a02 	add.w	sl, r3, r2
 800f6da:	9b02      	ldr	r3, [sp, #8]
 800f6dc:	9a06      	ldr	r2, [sp, #24]
 800f6de:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800f9b0 <__kernel_rem_pio2+0x318>
 800f6e2:	eb03 0802 	add.w	r8, r3, r2
 800f6e6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f6e8:	1aa7      	subs	r7, r4, r2
 800f6ea:	ae22      	add	r6, sp, #136	; 0x88
 800f6ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f6f0:	2500      	movs	r5, #0
 800f6f2:	4545      	cmp	r5, r8
 800f6f4:	dd13      	ble.n	800f71e <__kernel_rem_pio2+0x86>
 800f6f6:	9b08      	ldr	r3, [sp, #32]
 800f6f8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800f9b0 <__kernel_rem_pio2+0x318>
 800f6fc:	aa22      	add	r2, sp, #136	; 0x88
 800f6fe:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f702:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800f706:	f04f 0800 	mov.w	r8, #0
 800f70a:	9b02      	ldr	r3, [sp, #8]
 800f70c:	4598      	cmp	r8, r3
 800f70e:	dc2f      	bgt.n	800f770 <__kernel_rem_pio2+0xd8>
 800f710:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f714:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800f718:	462f      	mov	r7, r5
 800f71a:	2600      	movs	r6, #0
 800f71c:	e01b      	b.n	800f756 <__kernel_rem_pio2+0xbe>
 800f71e:	42ef      	cmn	r7, r5
 800f720:	d407      	bmi.n	800f732 <__kernel_rem_pio2+0x9a>
 800f722:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f726:	f7f0 fefd 	bl	8000524 <__aeabi_i2d>
 800f72a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f72e:	3501      	adds	r5, #1
 800f730:	e7df      	b.n	800f6f2 <__kernel_rem_pio2+0x5a>
 800f732:	ec51 0b18 	vmov	r0, r1, d8
 800f736:	e7f8      	b.n	800f72a <__kernel_rem_pio2+0x92>
 800f738:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f73c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f740:	f7f0 ff5a 	bl	80005f8 <__aeabi_dmul>
 800f744:	4602      	mov	r2, r0
 800f746:	460b      	mov	r3, r1
 800f748:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f74c:	f7f0 fd9e 	bl	800028c <__adddf3>
 800f750:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f754:	3601      	adds	r6, #1
 800f756:	9b06      	ldr	r3, [sp, #24]
 800f758:	429e      	cmp	r6, r3
 800f75a:	f1a7 0708 	sub.w	r7, r7, #8
 800f75e:	ddeb      	ble.n	800f738 <__kernel_rem_pio2+0xa0>
 800f760:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f764:	f108 0801 	add.w	r8, r8, #1
 800f768:	ecab 7b02 	vstmia	fp!, {d7}
 800f76c:	3508      	adds	r5, #8
 800f76e:	e7cc      	b.n	800f70a <__kernel_rem_pio2+0x72>
 800f770:	9b02      	ldr	r3, [sp, #8]
 800f772:	aa0e      	add	r2, sp, #56	; 0x38
 800f774:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f778:	930d      	str	r3, [sp, #52]	; 0x34
 800f77a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f77c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f780:	9c02      	ldr	r4, [sp, #8]
 800f782:	930c      	str	r3, [sp, #48]	; 0x30
 800f784:	00e3      	lsls	r3, r4, #3
 800f786:	930a      	str	r3, [sp, #40]	; 0x28
 800f788:	ab9a      	add	r3, sp, #616	; 0x268
 800f78a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f78e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f792:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800f796:	ab72      	add	r3, sp, #456	; 0x1c8
 800f798:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800f79c:	46c3      	mov	fp, r8
 800f79e:	46a1      	mov	r9, r4
 800f7a0:	f1b9 0f00 	cmp.w	r9, #0
 800f7a4:	f1a5 0508 	sub.w	r5, r5, #8
 800f7a8:	dc77      	bgt.n	800f89a <__kernel_rem_pio2+0x202>
 800f7aa:	ec47 6b10 	vmov	d0, r6, r7
 800f7ae:	4650      	mov	r0, sl
 800f7b0:	f000 fc0a 	bl	800ffc8 <scalbn>
 800f7b4:	ec57 6b10 	vmov	r6, r7, d0
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f7be:	ee10 0a10 	vmov	r0, s0
 800f7c2:	4639      	mov	r1, r7
 800f7c4:	f7f0 ff18 	bl	80005f8 <__aeabi_dmul>
 800f7c8:	ec41 0b10 	vmov	d0, r0, r1
 800f7cc:	f000 fb7c 	bl	800fec8 <floor>
 800f7d0:	4b7c      	ldr	r3, [pc, #496]	; (800f9c4 <__kernel_rem_pio2+0x32c>)
 800f7d2:	ec51 0b10 	vmov	r0, r1, d0
 800f7d6:	2200      	movs	r2, #0
 800f7d8:	f7f0 ff0e 	bl	80005f8 <__aeabi_dmul>
 800f7dc:	4602      	mov	r2, r0
 800f7de:	460b      	mov	r3, r1
 800f7e0:	4630      	mov	r0, r6
 800f7e2:	4639      	mov	r1, r7
 800f7e4:	f7f0 fd50 	bl	8000288 <__aeabi_dsub>
 800f7e8:	460f      	mov	r7, r1
 800f7ea:	4606      	mov	r6, r0
 800f7ec:	f7f1 f99e 	bl	8000b2c <__aeabi_d2iz>
 800f7f0:	9004      	str	r0, [sp, #16]
 800f7f2:	f7f0 fe97 	bl	8000524 <__aeabi_i2d>
 800f7f6:	4602      	mov	r2, r0
 800f7f8:	460b      	mov	r3, r1
 800f7fa:	4630      	mov	r0, r6
 800f7fc:	4639      	mov	r1, r7
 800f7fe:	f7f0 fd43 	bl	8000288 <__aeabi_dsub>
 800f802:	f1ba 0f00 	cmp.w	sl, #0
 800f806:	4606      	mov	r6, r0
 800f808:	460f      	mov	r7, r1
 800f80a:	dd6d      	ble.n	800f8e8 <__kernel_rem_pio2+0x250>
 800f80c:	1e62      	subs	r2, r4, #1
 800f80e:	ab0e      	add	r3, sp, #56	; 0x38
 800f810:	9d04      	ldr	r5, [sp, #16]
 800f812:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f816:	f1ca 0118 	rsb	r1, sl, #24
 800f81a:	fa40 f301 	asr.w	r3, r0, r1
 800f81e:	441d      	add	r5, r3
 800f820:	408b      	lsls	r3, r1
 800f822:	1ac0      	subs	r0, r0, r3
 800f824:	ab0e      	add	r3, sp, #56	; 0x38
 800f826:	9504      	str	r5, [sp, #16]
 800f828:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f82c:	f1ca 0317 	rsb	r3, sl, #23
 800f830:	fa40 fb03 	asr.w	fp, r0, r3
 800f834:	f1bb 0f00 	cmp.w	fp, #0
 800f838:	dd65      	ble.n	800f906 <__kernel_rem_pio2+0x26e>
 800f83a:	9b04      	ldr	r3, [sp, #16]
 800f83c:	2200      	movs	r2, #0
 800f83e:	3301      	adds	r3, #1
 800f840:	9304      	str	r3, [sp, #16]
 800f842:	4615      	mov	r5, r2
 800f844:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f848:	4294      	cmp	r4, r2
 800f84a:	f300 809c 	bgt.w	800f986 <__kernel_rem_pio2+0x2ee>
 800f84e:	f1ba 0f00 	cmp.w	sl, #0
 800f852:	dd07      	ble.n	800f864 <__kernel_rem_pio2+0x1cc>
 800f854:	f1ba 0f01 	cmp.w	sl, #1
 800f858:	f000 80c0 	beq.w	800f9dc <__kernel_rem_pio2+0x344>
 800f85c:	f1ba 0f02 	cmp.w	sl, #2
 800f860:	f000 80c6 	beq.w	800f9f0 <__kernel_rem_pio2+0x358>
 800f864:	f1bb 0f02 	cmp.w	fp, #2
 800f868:	d14d      	bne.n	800f906 <__kernel_rem_pio2+0x26e>
 800f86a:	4632      	mov	r2, r6
 800f86c:	463b      	mov	r3, r7
 800f86e:	4956      	ldr	r1, [pc, #344]	; (800f9c8 <__kernel_rem_pio2+0x330>)
 800f870:	2000      	movs	r0, #0
 800f872:	f7f0 fd09 	bl	8000288 <__aeabi_dsub>
 800f876:	4606      	mov	r6, r0
 800f878:	460f      	mov	r7, r1
 800f87a:	2d00      	cmp	r5, #0
 800f87c:	d043      	beq.n	800f906 <__kernel_rem_pio2+0x26e>
 800f87e:	4650      	mov	r0, sl
 800f880:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800f9b8 <__kernel_rem_pio2+0x320>
 800f884:	f000 fba0 	bl	800ffc8 <scalbn>
 800f888:	4630      	mov	r0, r6
 800f88a:	4639      	mov	r1, r7
 800f88c:	ec53 2b10 	vmov	r2, r3, d0
 800f890:	f7f0 fcfa 	bl	8000288 <__aeabi_dsub>
 800f894:	4606      	mov	r6, r0
 800f896:	460f      	mov	r7, r1
 800f898:	e035      	b.n	800f906 <__kernel_rem_pio2+0x26e>
 800f89a:	4b4c      	ldr	r3, [pc, #304]	; (800f9cc <__kernel_rem_pio2+0x334>)
 800f89c:	2200      	movs	r2, #0
 800f89e:	4630      	mov	r0, r6
 800f8a0:	4639      	mov	r1, r7
 800f8a2:	f7f0 fea9 	bl	80005f8 <__aeabi_dmul>
 800f8a6:	f7f1 f941 	bl	8000b2c <__aeabi_d2iz>
 800f8aa:	f7f0 fe3b 	bl	8000524 <__aeabi_i2d>
 800f8ae:	4602      	mov	r2, r0
 800f8b0:	460b      	mov	r3, r1
 800f8b2:	ec43 2b18 	vmov	d8, r2, r3
 800f8b6:	4b46      	ldr	r3, [pc, #280]	; (800f9d0 <__kernel_rem_pio2+0x338>)
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	f7f0 fe9d 	bl	80005f8 <__aeabi_dmul>
 800f8be:	4602      	mov	r2, r0
 800f8c0:	460b      	mov	r3, r1
 800f8c2:	4630      	mov	r0, r6
 800f8c4:	4639      	mov	r1, r7
 800f8c6:	f7f0 fcdf 	bl	8000288 <__aeabi_dsub>
 800f8ca:	f7f1 f92f 	bl	8000b2c <__aeabi_d2iz>
 800f8ce:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f8d2:	f84b 0b04 	str.w	r0, [fp], #4
 800f8d6:	ec51 0b18 	vmov	r0, r1, d8
 800f8da:	f7f0 fcd7 	bl	800028c <__adddf3>
 800f8de:	f109 39ff 	add.w	r9, r9, #4294967295
 800f8e2:	4606      	mov	r6, r0
 800f8e4:	460f      	mov	r7, r1
 800f8e6:	e75b      	b.n	800f7a0 <__kernel_rem_pio2+0x108>
 800f8e8:	d106      	bne.n	800f8f8 <__kernel_rem_pio2+0x260>
 800f8ea:	1e63      	subs	r3, r4, #1
 800f8ec:	aa0e      	add	r2, sp, #56	; 0x38
 800f8ee:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f8f2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800f8f6:	e79d      	b.n	800f834 <__kernel_rem_pio2+0x19c>
 800f8f8:	4b36      	ldr	r3, [pc, #216]	; (800f9d4 <__kernel_rem_pio2+0x33c>)
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	f7f1 f902 	bl	8000b04 <__aeabi_dcmpge>
 800f900:	2800      	cmp	r0, #0
 800f902:	d13d      	bne.n	800f980 <__kernel_rem_pio2+0x2e8>
 800f904:	4683      	mov	fp, r0
 800f906:	2200      	movs	r2, #0
 800f908:	2300      	movs	r3, #0
 800f90a:	4630      	mov	r0, r6
 800f90c:	4639      	mov	r1, r7
 800f90e:	f7f1 f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 800f912:	2800      	cmp	r0, #0
 800f914:	f000 80c0 	beq.w	800fa98 <__kernel_rem_pio2+0x400>
 800f918:	1e65      	subs	r5, r4, #1
 800f91a:	462b      	mov	r3, r5
 800f91c:	2200      	movs	r2, #0
 800f91e:	9902      	ldr	r1, [sp, #8]
 800f920:	428b      	cmp	r3, r1
 800f922:	da6c      	bge.n	800f9fe <__kernel_rem_pio2+0x366>
 800f924:	2a00      	cmp	r2, #0
 800f926:	f000 8089 	beq.w	800fa3c <__kernel_rem_pio2+0x3a4>
 800f92a:	ab0e      	add	r3, sp, #56	; 0x38
 800f92c:	f1aa 0a18 	sub.w	sl, sl, #24
 800f930:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f934:	2b00      	cmp	r3, #0
 800f936:	f000 80ad 	beq.w	800fa94 <__kernel_rem_pio2+0x3fc>
 800f93a:	4650      	mov	r0, sl
 800f93c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800f9b8 <__kernel_rem_pio2+0x320>
 800f940:	f000 fb42 	bl	800ffc8 <scalbn>
 800f944:	ab9a      	add	r3, sp, #616	; 0x268
 800f946:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f94a:	ec57 6b10 	vmov	r6, r7, d0
 800f94e:	00ec      	lsls	r4, r5, #3
 800f950:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800f954:	46aa      	mov	sl, r5
 800f956:	f1ba 0f00 	cmp.w	sl, #0
 800f95a:	f280 80d6 	bge.w	800fb0a <__kernel_rem_pio2+0x472>
 800f95e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800f9b0 <__kernel_rem_pio2+0x318>
 800f962:	462e      	mov	r6, r5
 800f964:	2e00      	cmp	r6, #0
 800f966:	f2c0 8104 	blt.w	800fb72 <__kernel_rem_pio2+0x4da>
 800f96a:	ab72      	add	r3, sp, #456	; 0x1c8
 800f96c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f970:	f8df a064 	ldr.w	sl, [pc, #100]	; 800f9d8 <__kernel_rem_pio2+0x340>
 800f974:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800f978:	f04f 0800 	mov.w	r8, #0
 800f97c:	1baf      	subs	r7, r5, r6
 800f97e:	e0ea      	b.n	800fb56 <__kernel_rem_pio2+0x4be>
 800f980:	f04f 0b02 	mov.w	fp, #2
 800f984:	e759      	b.n	800f83a <__kernel_rem_pio2+0x1a2>
 800f986:	f8d8 3000 	ldr.w	r3, [r8]
 800f98a:	b955      	cbnz	r5, 800f9a2 <__kernel_rem_pio2+0x30a>
 800f98c:	b123      	cbz	r3, 800f998 <__kernel_rem_pio2+0x300>
 800f98e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f992:	f8c8 3000 	str.w	r3, [r8]
 800f996:	2301      	movs	r3, #1
 800f998:	3201      	adds	r2, #1
 800f99a:	f108 0804 	add.w	r8, r8, #4
 800f99e:	461d      	mov	r5, r3
 800f9a0:	e752      	b.n	800f848 <__kernel_rem_pio2+0x1b0>
 800f9a2:	1acb      	subs	r3, r1, r3
 800f9a4:	f8c8 3000 	str.w	r3, [r8]
 800f9a8:	462b      	mov	r3, r5
 800f9aa:	e7f5      	b.n	800f998 <__kernel_rem_pio2+0x300>
 800f9ac:	f3af 8000 	nop.w
	...
 800f9bc:	3ff00000 	.word	0x3ff00000
 800f9c0:	08010db8 	.word	0x08010db8
 800f9c4:	40200000 	.word	0x40200000
 800f9c8:	3ff00000 	.word	0x3ff00000
 800f9cc:	3e700000 	.word	0x3e700000
 800f9d0:	41700000 	.word	0x41700000
 800f9d4:	3fe00000 	.word	0x3fe00000
 800f9d8:	08010d78 	.word	0x08010d78
 800f9dc:	1e62      	subs	r2, r4, #1
 800f9de:	ab0e      	add	r3, sp, #56	; 0x38
 800f9e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9e4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f9e8:	a90e      	add	r1, sp, #56	; 0x38
 800f9ea:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f9ee:	e739      	b.n	800f864 <__kernel_rem_pio2+0x1cc>
 800f9f0:	1e62      	subs	r2, r4, #1
 800f9f2:	ab0e      	add	r3, sp, #56	; 0x38
 800f9f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9f8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f9fc:	e7f4      	b.n	800f9e8 <__kernel_rem_pio2+0x350>
 800f9fe:	a90e      	add	r1, sp, #56	; 0x38
 800fa00:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fa04:	3b01      	subs	r3, #1
 800fa06:	430a      	orrs	r2, r1
 800fa08:	e789      	b.n	800f91e <__kernel_rem_pio2+0x286>
 800fa0a:	3301      	adds	r3, #1
 800fa0c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800fa10:	2900      	cmp	r1, #0
 800fa12:	d0fa      	beq.n	800fa0a <__kernel_rem_pio2+0x372>
 800fa14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fa16:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800fa1a:	446a      	add	r2, sp
 800fa1c:	3a98      	subs	r2, #152	; 0x98
 800fa1e:	920a      	str	r2, [sp, #40]	; 0x28
 800fa20:	9a08      	ldr	r2, [sp, #32]
 800fa22:	18e3      	adds	r3, r4, r3
 800fa24:	18a5      	adds	r5, r4, r2
 800fa26:	aa22      	add	r2, sp, #136	; 0x88
 800fa28:	f104 0801 	add.w	r8, r4, #1
 800fa2c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800fa30:	9304      	str	r3, [sp, #16]
 800fa32:	9b04      	ldr	r3, [sp, #16]
 800fa34:	4543      	cmp	r3, r8
 800fa36:	da04      	bge.n	800fa42 <__kernel_rem_pio2+0x3aa>
 800fa38:	461c      	mov	r4, r3
 800fa3a:	e6a3      	b.n	800f784 <__kernel_rem_pio2+0xec>
 800fa3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fa3e:	2301      	movs	r3, #1
 800fa40:	e7e4      	b.n	800fa0c <__kernel_rem_pio2+0x374>
 800fa42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fa44:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800fa48:	f7f0 fd6c 	bl	8000524 <__aeabi_i2d>
 800fa4c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800fa50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa52:	46ab      	mov	fp, r5
 800fa54:	461c      	mov	r4, r3
 800fa56:	f04f 0900 	mov.w	r9, #0
 800fa5a:	2600      	movs	r6, #0
 800fa5c:	2700      	movs	r7, #0
 800fa5e:	9b06      	ldr	r3, [sp, #24]
 800fa60:	4599      	cmp	r9, r3
 800fa62:	dd06      	ble.n	800fa72 <__kernel_rem_pio2+0x3da>
 800fa64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa66:	e8e3 6702 	strd	r6, r7, [r3], #8
 800fa6a:	f108 0801 	add.w	r8, r8, #1
 800fa6e:	930a      	str	r3, [sp, #40]	; 0x28
 800fa70:	e7df      	b.n	800fa32 <__kernel_rem_pio2+0x39a>
 800fa72:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800fa76:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800fa7a:	f7f0 fdbd 	bl	80005f8 <__aeabi_dmul>
 800fa7e:	4602      	mov	r2, r0
 800fa80:	460b      	mov	r3, r1
 800fa82:	4630      	mov	r0, r6
 800fa84:	4639      	mov	r1, r7
 800fa86:	f7f0 fc01 	bl	800028c <__adddf3>
 800fa8a:	f109 0901 	add.w	r9, r9, #1
 800fa8e:	4606      	mov	r6, r0
 800fa90:	460f      	mov	r7, r1
 800fa92:	e7e4      	b.n	800fa5e <__kernel_rem_pio2+0x3c6>
 800fa94:	3d01      	subs	r5, #1
 800fa96:	e748      	b.n	800f92a <__kernel_rem_pio2+0x292>
 800fa98:	ec47 6b10 	vmov	d0, r6, r7
 800fa9c:	f1ca 0000 	rsb	r0, sl, #0
 800faa0:	f000 fa92 	bl	800ffc8 <scalbn>
 800faa4:	ec57 6b10 	vmov	r6, r7, d0
 800faa8:	4ba0      	ldr	r3, [pc, #640]	; (800fd2c <__kernel_rem_pio2+0x694>)
 800faaa:	ee10 0a10 	vmov	r0, s0
 800faae:	2200      	movs	r2, #0
 800fab0:	4639      	mov	r1, r7
 800fab2:	f7f1 f827 	bl	8000b04 <__aeabi_dcmpge>
 800fab6:	b1f8      	cbz	r0, 800faf8 <__kernel_rem_pio2+0x460>
 800fab8:	4b9d      	ldr	r3, [pc, #628]	; (800fd30 <__kernel_rem_pio2+0x698>)
 800faba:	2200      	movs	r2, #0
 800fabc:	4630      	mov	r0, r6
 800fabe:	4639      	mov	r1, r7
 800fac0:	f7f0 fd9a 	bl	80005f8 <__aeabi_dmul>
 800fac4:	f7f1 f832 	bl	8000b2c <__aeabi_d2iz>
 800fac8:	4680      	mov	r8, r0
 800faca:	f7f0 fd2b 	bl	8000524 <__aeabi_i2d>
 800face:	4b97      	ldr	r3, [pc, #604]	; (800fd2c <__kernel_rem_pio2+0x694>)
 800fad0:	2200      	movs	r2, #0
 800fad2:	f7f0 fd91 	bl	80005f8 <__aeabi_dmul>
 800fad6:	460b      	mov	r3, r1
 800fad8:	4602      	mov	r2, r0
 800fada:	4639      	mov	r1, r7
 800fadc:	4630      	mov	r0, r6
 800fade:	f7f0 fbd3 	bl	8000288 <__aeabi_dsub>
 800fae2:	f7f1 f823 	bl	8000b2c <__aeabi_d2iz>
 800fae6:	1c65      	adds	r5, r4, #1
 800fae8:	ab0e      	add	r3, sp, #56	; 0x38
 800faea:	f10a 0a18 	add.w	sl, sl, #24
 800faee:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800faf2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800faf6:	e720      	b.n	800f93a <__kernel_rem_pio2+0x2a2>
 800faf8:	4630      	mov	r0, r6
 800fafa:	4639      	mov	r1, r7
 800fafc:	f7f1 f816 	bl	8000b2c <__aeabi_d2iz>
 800fb00:	ab0e      	add	r3, sp, #56	; 0x38
 800fb02:	4625      	mov	r5, r4
 800fb04:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800fb08:	e717      	b.n	800f93a <__kernel_rem_pio2+0x2a2>
 800fb0a:	ab0e      	add	r3, sp, #56	; 0x38
 800fb0c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800fb10:	f7f0 fd08 	bl	8000524 <__aeabi_i2d>
 800fb14:	4632      	mov	r2, r6
 800fb16:	463b      	mov	r3, r7
 800fb18:	f7f0 fd6e 	bl	80005f8 <__aeabi_dmul>
 800fb1c:	4b84      	ldr	r3, [pc, #528]	; (800fd30 <__kernel_rem_pio2+0x698>)
 800fb1e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800fb22:	2200      	movs	r2, #0
 800fb24:	4630      	mov	r0, r6
 800fb26:	4639      	mov	r1, r7
 800fb28:	f7f0 fd66 	bl	80005f8 <__aeabi_dmul>
 800fb2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb30:	4606      	mov	r6, r0
 800fb32:	460f      	mov	r7, r1
 800fb34:	e70f      	b.n	800f956 <__kernel_rem_pio2+0x2be>
 800fb36:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800fb3a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800fb3e:	f7f0 fd5b 	bl	80005f8 <__aeabi_dmul>
 800fb42:	4602      	mov	r2, r0
 800fb44:	460b      	mov	r3, r1
 800fb46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb4a:	f7f0 fb9f 	bl	800028c <__adddf3>
 800fb4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb52:	f108 0801 	add.w	r8, r8, #1
 800fb56:	9b02      	ldr	r3, [sp, #8]
 800fb58:	4598      	cmp	r8, r3
 800fb5a:	dc01      	bgt.n	800fb60 <__kernel_rem_pio2+0x4c8>
 800fb5c:	45b8      	cmp	r8, r7
 800fb5e:	ddea      	ble.n	800fb36 <__kernel_rem_pio2+0x49e>
 800fb60:	ed9d 7b06 	vldr	d7, [sp, #24]
 800fb64:	ab4a      	add	r3, sp, #296	; 0x128
 800fb66:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800fb6a:	ed87 7b00 	vstr	d7, [r7]
 800fb6e:	3e01      	subs	r6, #1
 800fb70:	e6f8      	b.n	800f964 <__kernel_rem_pio2+0x2cc>
 800fb72:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fb74:	2b02      	cmp	r3, #2
 800fb76:	dc0b      	bgt.n	800fb90 <__kernel_rem_pio2+0x4f8>
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	dc35      	bgt.n	800fbe8 <__kernel_rem_pio2+0x550>
 800fb7c:	d059      	beq.n	800fc32 <__kernel_rem_pio2+0x59a>
 800fb7e:	9b04      	ldr	r3, [sp, #16]
 800fb80:	f003 0007 	and.w	r0, r3, #7
 800fb84:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800fb88:	ecbd 8b02 	vpop	{d8}
 800fb8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb90:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fb92:	2b03      	cmp	r3, #3
 800fb94:	d1f3      	bne.n	800fb7e <__kernel_rem_pio2+0x4e6>
 800fb96:	ab4a      	add	r3, sp, #296	; 0x128
 800fb98:	4423      	add	r3, r4
 800fb9a:	9306      	str	r3, [sp, #24]
 800fb9c:	461c      	mov	r4, r3
 800fb9e:	469a      	mov	sl, r3
 800fba0:	9502      	str	r5, [sp, #8]
 800fba2:	9b02      	ldr	r3, [sp, #8]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	f1aa 0a08 	sub.w	sl, sl, #8
 800fbaa:	dc6b      	bgt.n	800fc84 <__kernel_rem_pio2+0x5ec>
 800fbac:	46aa      	mov	sl, r5
 800fbae:	f1ba 0f01 	cmp.w	sl, #1
 800fbb2:	f1a4 0408 	sub.w	r4, r4, #8
 800fbb6:	f300 8085 	bgt.w	800fcc4 <__kernel_rem_pio2+0x62c>
 800fbba:	9c06      	ldr	r4, [sp, #24]
 800fbbc:	2000      	movs	r0, #0
 800fbbe:	3408      	adds	r4, #8
 800fbc0:	2100      	movs	r1, #0
 800fbc2:	2d01      	cmp	r5, #1
 800fbc4:	f300 809d 	bgt.w	800fd02 <__kernel_rem_pio2+0x66a>
 800fbc8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800fbcc:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800fbd0:	f1bb 0f00 	cmp.w	fp, #0
 800fbd4:	f040 809b 	bne.w	800fd0e <__kernel_rem_pio2+0x676>
 800fbd8:	9b01      	ldr	r3, [sp, #4]
 800fbda:	e9c3 5600 	strd	r5, r6, [r3]
 800fbde:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800fbe2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fbe6:	e7ca      	b.n	800fb7e <__kernel_rem_pio2+0x4e6>
 800fbe8:	3408      	adds	r4, #8
 800fbea:	ab4a      	add	r3, sp, #296	; 0x128
 800fbec:	441c      	add	r4, r3
 800fbee:	462e      	mov	r6, r5
 800fbf0:	2000      	movs	r0, #0
 800fbf2:	2100      	movs	r1, #0
 800fbf4:	2e00      	cmp	r6, #0
 800fbf6:	da36      	bge.n	800fc66 <__kernel_rem_pio2+0x5ce>
 800fbf8:	f1bb 0f00 	cmp.w	fp, #0
 800fbfc:	d039      	beq.n	800fc72 <__kernel_rem_pio2+0x5da>
 800fbfe:	4602      	mov	r2, r0
 800fc00:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc04:	9c01      	ldr	r4, [sp, #4]
 800fc06:	e9c4 2300 	strd	r2, r3, [r4]
 800fc0a:	4602      	mov	r2, r0
 800fc0c:	460b      	mov	r3, r1
 800fc0e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800fc12:	f7f0 fb39 	bl	8000288 <__aeabi_dsub>
 800fc16:	ae4c      	add	r6, sp, #304	; 0x130
 800fc18:	2401      	movs	r4, #1
 800fc1a:	42a5      	cmp	r5, r4
 800fc1c:	da2c      	bge.n	800fc78 <__kernel_rem_pio2+0x5e0>
 800fc1e:	f1bb 0f00 	cmp.w	fp, #0
 800fc22:	d002      	beq.n	800fc2a <__kernel_rem_pio2+0x592>
 800fc24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc28:	4619      	mov	r1, r3
 800fc2a:	9b01      	ldr	r3, [sp, #4]
 800fc2c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fc30:	e7a5      	b.n	800fb7e <__kernel_rem_pio2+0x4e6>
 800fc32:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800fc36:	eb0d 0403 	add.w	r4, sp, r3
 800fc3a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800fc3e:	2000      	movs	r0, #0
 800fc40:	2100      	movs	r1, #0
 800fc42:	2d00      	cmp	r5, #0
 800fc44:	da09      	bge.n	800fc5a <__kernel_rem_pio2+0x5c2>
 800fc46:	f1bb 0f00 	cmp.w	fp, #0
 800fc4a:	d002      	beq.n	800fc52 <__kernel_rem_pio2+0x5ba>
 800fc4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc50:	4619      	mov	r1, r3
 800fc52:	9b01      	ldr	r3, [sp, #4]
 800fc54:	e9c3 0100 	strd	r0, r1, [r3]
 800fc58:	e791      	b.n	800fb7e <__kernel_rem_pio2+0x4e6>
 800fc5a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fc5e:	f7f0 fb15 	bl	800028c <__adddf3>
 800fc62:	3d01      	subs	r5, #1
 800fc64:	e7ed      	b.n	800fc42 <__kernel_rem_pio2+0x5aa>
 800fc66:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fc6a:	f7f0 fb0f 	bl	800028c <__adddf3>
 800fc6e:	3e01      	subs	r6, #1
 800fc70:	e7c0      	b.n	800fbf4 <__kernel_rem_pio2+0x55c>
 800fc72:	4602      	mov	r2, r0
 800fc74:	460b      	mov	r3, r1
 800fc76:	e7c5      	b.n	800fc04 <__kernel_rem_pio2+0x56c>
 800fc78:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800fc7c:	f7f0 fb06 	bl	800028c <__adddf3>
 800fc80:	3401      	adds	r4, #1
 800fc82:	e7ca      	b.n	800fc1a <__kernel_rem_pio2+0x582>
 800fc84:	e9da 8900 	ldrd	r8, r9, [sl]
 800fc88:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800fc8c:	9b02      	ldr	r3, [sp, #8]
 800fc8e:	3b01      	subs	r3, #1
 800fc90:	9302      	str	r3, [sp, #8]
 800fc92:	4632      	mov	r2, r6
 800fc94:	463b      	mov	r3, r7
 800fc96:	4640      	mov	r0, r8
 800fc98:	4649      	mov	r1, r9
 800fc9a:	f7f0 faf7 	bl	800028c <__adddf3>
 800fc9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fca2:	4602      	mov	r2, r0
 800fca4:	460b      	mov	r3, r1
 800fca6:	4640      	mov	r0, r8
 800fca8:	4649      	mov	r1, r9
 800fcaa:	f7f0 faed 	bl	8000288 <__aeabi_dsub>
 800fcae:	4632      	mov	r2, r6
 800fcb0:	463b      	mov	r3, r7
 800fcb2:	f7f0 faeb 	bl	800028c <__adddf3>
 800fcb6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800fcba:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fcbe:	ed8a 7b00 	vstr	d7, [sl]
 800fcc2:	e76e      	b.n	800fba2 <__kernel_rem_pio2+0x50a>
 800fcc4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800fcc8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800fccc:	4640      	mov	r0, r8
 800fcce:	4632      	mov	r2, r6
 800fcd0:	463b      	mov	r3, r7
 800fcd2:	4649      	mov	r1, r9
 800fcd4:	f7f0 fada 	bl	800028c <__adddf3>
 800fcd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fcdc:	4602      	mov	r2, r0
 800fcde:	460b      	mov	r3, r1
 800fce0:	4640      	mov	r0, r8
 800fce2:	4649      	mov	r1, r9
 800fce4:	f7f0 fad0 	bl	8000288 <__aeabi_dsub>
 800fce8:	4632      	mov	r2, r6
 800fcea:	463b      	mov	r3, r7
 800fcec:	f7f0 face 	bl	800028c <__adddf3>
 800fcf0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fcf4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fcf8:	ed84 7b00 	vstr	d7, [r4]
 800fcfc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd00:	e755      	b.n	800fbae <__kernel_rem_pio2+0x516>
 800fd02:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fd06:	f7f0 fac1 	bl	800028c <__adddf3>
 800fd0a:	3d01      	subs	r5, #1
 800fd0c:	e759      	b.n	800fbc2 <__kernel_rem_pio2+0x52a>
 800fd0e:	9b01      	ldr	r3, [sp, #4]
 800fd10:	9a01      	ldr	r2, [sp, #4]
 800fd12:	601d      	str	r5, [r3, #0]
 800fd14:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800fd18:	605c      	str	r4, [r3, #4]
 800fd1a:	609f      	str	r7, [r3, #8]
 800fd1c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800fd20:	60d3      	str	r3, [r2, #12]
 800fd22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd26:	6110      	str	r0, [r2, #16]
 800fd28:	6153      	str	r3, [r2, #20]
 800fd2a:	e728      	b.n	800fb7e <__kernel_rem_pio2+0x4e6>
 800fd2c:	41700000 	.word	0x41700000
 800fd30:	3e700000 	.word	0x3e700000
 800fd34:	00000000 	.word	0x00000000

0800fd38 <__kernel_sin>:
 800fd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd3c:	ed2d 8b04 	vpush	{d8-d9}
 800fd40:	eeb0 8a41 	vmov.f32	s16, s2
 800fd44:	eef0 8a61 	vmov.f32	s17, s3
 800fd48:	ec55 4b10 	vmov	r4, r5, d0
 800fd4c:	b083      	sub	sp, #12
 800fd4e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fd52:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fd56:	9001      	str	r0, [sp, #4]
 800fd58:	da06      	bge.n	800fd68 <__kernel_sin+0x30>
 800fd5a:	ee10 0a10 	vmov	r0, s0
 800fd5e:	4629      	mov	r1, r5
 800fd60:	f7f0 fee4 	bl	8000b2c <__aeabi_d2iz>
 800fd64:	2800      	cmp	r0, #0
 800fd66:	d051      	beq.n	800fe0c <__kernel_sin+0xd4>
 800fd68:	4622      	mov	r2, r4
 800fd6a:	462b      	mov	r3, r5
 800fd6c:	4620      	mov	r0, r4
 800fd6e:	4629      	mov	r1, r5
 800fd70:	f7f0 fc42 	bl	80005f8 <__aeabi_dmul>
 800fd74:	4682      	mov	sl, r0
 800fd76:	468b      	mov	fp, r1
 800fd78:	4602      	mov	r2, r0
 800fd7a:	460b      	mov	r3, r1
 800fd7c:	4620      	mov	r0, r4
 800fd7e:	4629      	mov	r1, r5
 800fd80:	f7f0 fc3a 	bl	80005f8 <__aeabi_dmul>
 800fd84:	a341      	add	r3, pc, #260	; (adr r3, 800fe8c <__kernel_sin+0x154>)
 800fd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd8a:	4680      	mov	r8, r0
 800fd8c:	4689      	mov	r9, r1
 800fd8e:	4650      	mov	r0, sl
 800fd90:	4659      	mov	r1, fp
 800fd92:	f7f0 fc31 	bl	80005f8 <__aeabi_dmul>
 800fd96:	a33f      	add	r3, pc, #252	; (adr r3, 800fe94 <__kernel_sin+0x15c>)
 800fd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd9c:	f7f0 fa74 	bl	8000288 <__aeabi_dsub>
 800fda0:	4652      	mov	r2, sl
 800fda2:	465b      	mov	r3, fp
 800fda4:	f7f0 fc28 	bl	80005f8 <__aeabi_dmul>
 800fda8:	a33c      	add	r3, pc, #240	; (adr r3, 800fe9c <__kernel_sin+0x164>)
 800fdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdae:	f7f0 fa6d 	bl	800028c <__adddf3>
 800fdb2:	4652      	mov	r2, sl
 800fdb4:	465b      	mov	r3, fp
 800fdb6:	f7f0 fc1f 	bl	80005f8 <__aeabi_dmul>
 800fdba:	a33a      	add	r3, pc, #232	; (adr r3, 800fea4 <__kernel_sin+0x16c>)
 800fdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc0:	f7f0 fa62 	bl	8000288 <__aeabi_dsub>
 800fdc4:	4652      	mov	r2, sl
 800fdc6:	465b      	mov	r3, fp
 800fdc8:	f7f0 fc16 	bl	80005f8 <__aeabi_dmul>
 800fdcc:	a337      	add	r3, pc, #220	; (adr r3, 800feac <__kernel_sin+0x174>)
 800fdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd2:	f7f0 fa5b 	bl	800028c <__adddf3>
 800fdd6:	9b01      	ldr	r3, [sp, #4]
 800fdd8:	4606      	mov	r6, r0
 800fdda:	460f      	mov	r7, r1
 800fddc:	b9eb      	cbnz	r3, 800fe1a <__kernel_sin+0xe2>
 800fdde:	4602      	mov	r2, r0
 800fde0:	460b      	mov	r3, r1
 800fde2:	4650      	mov	r0, sl
 800fde4:	4659      	mov	r1, fp
 800fde6:	f7f0 fc07 	bl	80005f8 <__aeabi_dmul>
 800fdea:	a325      	add	r3, pc, #148	; (adr r3, 800fe80 <__kernel_sin+0x148>)
 800fdec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf0:	f7f0 fa4a 	bl	8000288 <__aeabi_dsub>
 800fdf4:	4642      	mov	r2, r8
 800fdf6:	464b      	mov	r3, r9
 800fdf8:	f7f0 fbfe 	bl	80005f8 <__aeabi_dmul>
 800fdfc:	4602      	mov	r2, r0
 800fdfe:	460b      	mov	r3, r1
 800fe00:	4620      	mov	r0, r4
 800fe02:	4629      	mov	r1, r5
 800fe04:	f7f0 fa42 	bl	800028c <__adddf3>
 800fe08:	4604      	mov	r4, r0
 800fe0a:	460d      	mov	r5, r1
 800fe0c:	ec45 4b10 	vmov	d0, r4, r5
 800fe10:	b003      	add	sp, #12
 800fe12:	ecbd 8b04 	vpop	{d8-d9}
 800fe16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe1a:	4b1b      	ldr	r3, [pc, #108]	; (800fe88 <__kernel_sin+0x150>)
 800fe1c:	ec51 0b18 	vmov	r0, r1, d8
 800fe20:	2200      	movs	r2, #0
 800fe22:	f7f0 fbe9 	bl	80005f8 <__aeabi_dmul>
 800fe26:	4632      	mov	r2, r6
 800fe28:	ec41 0b19 	vmov	d9, r0, r1
 800fe2c:	463b      	mov	r3, r7
 800fe2e:	4640      	mov	r0, r8
 800fe30:	4649      	mov	r1, r9
 800fe32:	f7f0 fbe1 	bl	80005f8 <__aeabi_dmul>
 800fe36:	4602      	mov	r2, r0
 800fe38:	460b      	mov	r3, r1
 800fe3a:	ec51 0b19 	vmov	r0, r1, d9
 800fe3e:	f7f0 fa23 	bl	8000288 <__aeabi_dsub>
 800fe42:	4652      	mov	r2, sl
 800fe44:	465b      	mov	r3, fp
 800fe46:	f7f0 fbd7 	bl	80005f8 <__aeabi_dmul>
 800fe4a:	ec53 2b18 	vmov	r2, r3, d8
 800fe4e:	f7f0 fa1b 	bl	8000288 <__aeabi_dsub>
 800fe52:	a30b      	add	r3, pc, #44	; (adr r3, 800fe80 <__kernel_sin+0x148>)
 800fe54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe58:	4606      	mov	r6, r0
 800fe5a:	460f      	mov	r7, r1
 800fe5c:	4640      	mov	r0, r8
 800fe5e:	4649      	mov	r1, r9
 800fe60:	f7f0 fbca 	bl	80005f8 <__aeabi_dmul>
 800fe64:	4602      	mov	r2, r0
 800fe66:	460b      	mov	r3, r1
 800fe68:	4630      	mov	r0, r6
 800fe6a:	4639      	mov	r1, r7
 800fe6c:	f7f0 fa0e 	bl	800028c <__adddf3>
 800fe70:	4602      	mov	r2, r0
 800fe72:	460b      	mov	r3, r1
 800fe74:	4620      	mov	r0, r4
 800fe76:	4629      	mov	r1, r5
 800fe78:	f7f0 fa06 	bl	8000288 <__aeabi_dsub>
 800fe7c:	e7c4      	b.n	800fe08 <__kernel_sin+0xd0>
 800fe7e:	bf00      	nop
 800fe80:	55555549 	.word	0x55555549
 800fe84:	3fc55555 	.word	0x3fc55555
 800fe88:	3fe00000 	.word	0x3fe00000
 800fe8c:	5acfd57c 	.word	0x5acfd57c
 800fe90:	3de5d93a 	.word	0x3de5d93a
 800fe94:	8a2b9ceb 	.word	0x8a2b9ceb
 800fe98:	3e5ae5e6 	.word	0x3e5ae5e6
 800fe9c:	57b1fe7d 	.word	0x57b1fe7d
 800fea0:	3ec71de3 	.word	0x3ec71de3
 800fea4:	19c161d5 	.word	0x19c161d5
 800fea8:	3f2a01a0 	.word	0x3f2a01a0
 800feac:	1110f8a6 	.word	0x1110f8a6
 800feb0:	3f811111 	.word	0x3f811111

0800feb4 <fabs>:
 800feb4:	ec51 0b10 	vmov	r0, r1, d0
 800feb8:	ee10 2a10 	vmov	r2, s0
 800febc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fec0:	ec43 2b10 	vmov	d0, r2, r3
 800fec4:	4770      	bx	lr
	...

0800fec8 <floor>:
 800fec8:	ec51 0b10 	vmov	r0, r1, d0
 800fecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fed0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fed4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fed8:	2e13      	cmp	r6, #19
 800feda:	ee10 5a10 	vmov	r5, s0
 800fede:	ee10 8a10 	vmov	r8, s0
 800fee2:	460c      	mov	r4, r1
 800fee4:	dc32      	bgt.n	800ff4c <floor+0x84>
 800fee6:	2e00      	cmp	r6, #0
 800fee8:	da14      	bge.n	800ff14 <floor+0x4c>
 800feea:	a333      	add	r3, pc, #204	; (adr r3, 800ffb8 <floor+0xf0>)
 800feec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fef0:	f7f0 f9cc 	bl	800028c <__adddf3>
 800fef4:	2200      	movs	r2, #0
 800fef6:	2300      	movs	r3, #0
 800fef8:	f7f0 fe0e 	bl	8000b18 <__aeabi_dcmpgt>
 800fefc:	b138      	cbz	r0, 800ff0e <floor+0x46>
 800fefe:	2c00      	cmp	r4, #0
 800ff00:	da57      	bge.n	800ffb2 <floor+0xea>
 800ff02:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ff06:	431d      	orrs	r5, r3
 800ff08:	d001      	beq.n	800ff0e <floor+0x46>
 800ff0a:	4c2d      	ldr	r4, [pc, #180]	; (800ffc0 <floor+0xf8>)
 800ff0c:	2500      	movs	r5, #0
 800ff0e:	4621      	mov	r1, r4
 800ff10:	4628      	mov	r0, r5
 800ff12:	e025      	b.n	800ff60 <floor+0x98>
 800ff14:	4f2b      	ldr	r7, [pc, #172]	; (800ffc4 <floor+0xfc>)
 800ff16:	4137      	asrs	r7, r6
 800ff18:	ea01 0307 	and.w	r3, r1, r7
 800ff1c:	4303      	orrs	r3, r0
 800ff1e:	d01f      	beq.n	800ff60 <floor+0x98>
 800ff20:	a325      	add	r3, pc, #148	; (adr r3, 800ffb8 <floor+0xf0>)
 800ff22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff26:	f7f0 f9b1 	bl	800028c <__adddf3>
 800ff2a:	2200      	movs	r2, #0
 800ff2c:	2300      	movs	r3, #0
 800ff2e:	f7f0 fdf3 	bl	8000b18 <__aeabi_dcmpgt>
 800ff32:	2800      	cmp	r0, #0
 800ff34:	d0eb      	beq.n	800ff0e <floor+0x46>
 800ff36:	2c00      	cmp	r4, #0
 800ff38:	bfbe      	ittt	lt
 800ff3a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ff3e:	fa43 f606 	asrlt.w	r6, r3, r6
 800ff42:	19a4      	addlt	r4, r4, r6
 800ff44:	ea24 0407 	bic.w	r4, r4, r7
 800ff48:	2500      	movs	r5, #0
 800ff4a:	e7e0      	b.n	800ff0e <floor+0x46>
 800ff4c:	2e33      	cmp	r6, #51	; 0x33
 800ff4e:	dd0b      	ble.n	800ff68 <floor+0xa0>
 800ff50:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ff54:	d104      	bne.n	800ff60 <floor+0x98>
 800ff56:	ee10 2a10 	vmov	r2, s0
 800ff5a:	460b      	mov	r3, r1
 800ff5c:	f7f0 f996 	bl	800028c <__adddf3>
 800ff60:	ec41 0b10 	vmov	d0, r0, r1
 800ff64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff68:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ff6c:	f04f 33ff 	mov.w	r3, #4294967295
 800ff70:	fa23 f707 	lsr.w	r7, r3, r7
 800ff74:	4207      	tst	r7, r0
 800ff76:	d0f3      	beq.n	800ff60 <floor+0x98>
 800ff78:	a30f      	add	r3, pc, #60	; (adr r3, 800ffb8 <floor+0xf0>)
 800ff7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff7e:	f7f0 f985 	bl	800028c <__adddf3>
 800ff82:	2200      	movs	r2, #0
 800ff84:	2300      	movs	r3, #0
 800ff86:	f7f0 fdc7 	bl	8000b18 <__aeabi_dcmpgt>
 800ff8a:	2800      	cmp	r0, #0
 800ff8c:	d0bf      	beq.n	800ff0e <floor+0x46>
 800ff8e:	2c00      	cmp	r4, #0
 800ff90:	da02      	bge.n	800ff98 <floor+0xd0>
 800ff92:	2e14      	cmp	r6, #20
 800ff94:	d103      	bne.n	800ff9e <floor+0xd6>
 800ff96:	3401      	adds	r4, #1
 800ff98:	ea25 0507 	bic.w	r5, r5, r7
 800ff9c:	e7b7      	b.n	800ff0e <floor+0x46>
 800ff9e:	2301      	movs	r3, #1
 800ffa0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ffa4:	fa03 f606 	lsl.w	r6, r3, r6
 800ffa8:	4435      	add	r5, r6
 800ffaa:	4545      	cmp	r5, r8
 800ffac:	bf38      	it	cc
 800ffae:	18e4      	addcc	r4, r4, r3
 800ffb0:	e7f2      	b.n	800ff98 <floor+0xd0>
 800ffb2:	2500      	movs	r5, #0
 800ffb4:	462c      	mov	r4, r5
 800ffb6:	e7aa      	b.n	800ff0e <floor+0x46>
 800ffb8:	8800759c 	.word	0x8800759c
 800ffbc:	7e37e43c 	.word	0x7e37e43c
 800ffc0:	bff00000 	.word	0xbff00000
 800ffc4:	000fffff 	.word	0x000fffff

0800ffc8 <scalbn>:
 800ffc8:	b570      	push	{r4, r5, r6, lr}
 800ffca:	ec55 4b10 	vmov	r4, r5, d0
 800ffce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ffd2:	4606      	mov	r6, r0
 800ffd4:	462b      	mov	r3, r5
 800ffd6:	b99a      	cbnz	r2, 8010000 <scalbn+0x38>
 800ffd8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ffdc:	4323      	orrs	r3, r4
 800ffde:	d036      	beq.n	801004e <scalbn+0x86>
 800ffe0:	4b39      	ldr	r3, [pc, #228]	; (80100c8 <scalbn+0x100>)
 800ffe2:	4629      	mov	r1, r5
 800ffe4:	ee10 0a10 	vmov	r0, s0
 800ffe8:	2200      	movs	r2, #0
 800ffea:	f7f0 fb05 	bl	80005f8 <__aeabi_dmul>
 800ffee:	4b37      	ldr	r3, [pc, #220]	; (80100cc <scalbn+0x104>)
 800fff0:	429e      	cmp	r6, r3
 800fff2:	4604      	mov	r4, r0
 800fff4:	460d      	mov	r5, r1
 800fff6:	da10      	bge.n	801001a <scalbn+0x52>
 800fff8:	a32b      	add	r3, pc, #172	; (adr r3, 80100a8 <scalbn+0xe0>)
 800fffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffe:	e03a      	b.n	8010076 <scalbn+0xae>
 8010000:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010004:	428a      	cmp	r2, r1
 8010006:	d10c      	bne.n	8010022 <scalbn+0x5a>
 8010008:	ee10 2a10 	vmov	r2, s0
 801000c:	4620      	mov	r0, r4
 801000e:	4629      	mov	r1, r5
 8010010:	f7f0 f93c 	bl	800028c <__adddf3>
 8010014:	4604      	mov	r4, r0
 8010016:	460d      	mov	r5, r1
 8010018:	e019      	b.n	801004e <scalbn+0x86>
 801001a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801001e:	460b      	mov	r3, r1
 8010020:	3a36      	subs	r2, #54	; 0x36
 8010022:	4432      	add	r2, r6
 8010024:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010028:	428a      	cmp	r2, r1
 801002a:	dd08      	ble.n	801003e <scalbn+0x76>
 801002c:	2d00      	cmp	r5, #0
 801002e:	a120      	add	r1, pc, #128	; (adr r1, 80100b0 <scalbn+0xe8>)
 8010030:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010034:	da1c      	bge.n	8010070 <scalbn+0xa8>
 8010036:	a120      	add	r1, pc, #128	; (adr r1, 80100b8 <scalbn+0xf0>)
 8010038:	e9d1 0100 	ldrd	r0, r1, [r1]
 801003c:	e018      	b.n	8010070 <scalbn+0xa8>
 801003e:	2a00      	cmp	r2, #0
 8010040:	dd08      	ble.n	8010054 <scalbn+0x8c>
 8010042:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010046:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801004a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801004e:	ec45 4b10 	vmov	d0, r4, r5
 8010052:	bd70      	pop	{r4, r5, r6, pc}
 8010054:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010058:	da19      	bge.n	801008e <scalbn+0xc6>
 801005a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801005e:	429e      	cmp	r6, r3
 8010060:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010064:	dd0a      	ble.n	801007c <scalbn+0xb4>
 8010066:	a112      	add	r1, pc, #72	; (adr r1, 80100b0 <scalbn+0xe8>)
 8010068:	e9d1 0100 	ldrd	r0, r1, [r1]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d1e2      	bne.n	8010036 <scalbn+0x6e>
 8010070:	a30f      	add	r3, pc, #60	; (adr r3, 80100b0 <scalbn+0xe8>)
 8010072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010076:	f7f0 fabf 	bl	80005f8 <__aeabi_dmul>
 801007a:	e7cb      	b.n	8010014 <scalbn+0x4c>
 801007c:	a10a      	add	r1, pc, #40	; (adr r1, 80100a8 <scalbn+0xe0>)
 801007e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d0b8      	beq.n	800fff8 <scalbn+0x30>
 8010086:	a10e      	add	r1, pc, #56	; (adr r1, 80100c0 <scalbn+0xf8>)
 8010088:	e9d1 0100 	ldrd	r0, r1, [r1]
 801008c:	e7b4      	b.n	800fff8 <scalbn+0x30>
 801008e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010092:	3236      	adds	r2, #54	; 0x36
 8010094:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010098:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801009c:	4620      	mov	r0, r4
 801009e:	4b0c      	ldr	r3, [pc, #48]	; (80100d0 <scalbn+0x108>)
 80100a0:	2200      	movs	r2, #0
 80100a2:	e7e8      	b.n	8010076 <scalbn+0xae>
 80100a4:	f3af 8000 	nop.w
 80100a8:	c2f8f359 	.word	0xc2f8f359
 80100ac:	01a56e1f 	.word	0x01a56e1f
 80100b0:	8800759c 	.word	0x8800759c
 80100b4:	7e37e43c 	.word	0x7e37e43c
 80100b8:	8800759c 	.word	0x8800759c
 80100bc:	fe37e43c 	.word	0xfe37e43c
 80100c0:	c2f8f359 	.word	0xc2f8f359
 80100c4:	81a56e1f 	.word	0x81a56e1f
 80100c8:	43500000 	.word	0x43500000
 80100cc:	ffff3cb0 	.word	0xffff3cb0
 80100d0:	3c900000 	.word	0x3c900000

080100d4 <_init>:
 80100d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100d6:	bf00      	nop
 80100d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100da:	bc08      	pop	{r3}
 80100dc:	469e      	mov	lr, r3
 80100de:	4770      	bx	lr

080100e0 <_fini>:
 80100e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100e2:	bf00      	nop
 80100e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100e6:	bc08      	pop	{r3}
 80100e8:	469e      	mov	lr, r3
 80100ea:	4770      	bx	lr
