// Seed: 3795865246
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 == id_2;
  wire id_5;
  wor  id_6 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_29;
  always @(negedge id_14) begin : LABEL_0
    id_17 <= 1'b0;
    id_6  <= id_16;
    id_21 = id_28;
    id_24 = id_16;
    id_4 <= id_7;
    if (id_11) id_23 <= id_19;
    else disable id_30;
  end
  assign id_16 = id_14;
  assign id_29 = id_11;
  always @(*) release id_4;
  assign id_23 = id_11;
  assign id_21 = id_6;
  module_0 modCall_1 (
      id_13,
      id_22,
      id_3,
      id_12
  );
endmodule
