{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 17:06:38 2019 " "Info: Processing started: Wed Oct 09 17:06:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[0\]\$latch " "Warning: Node \"regDSTOut\[0\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[1\]\$latch " "Warning: Node \"regDSTOut\[1\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[2\]\$latch " "Warning: Node \"regDSTOut\[2\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[3\]\$latch " "Warning: Node \"regDSTOut\[3\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDSTOut\[4\]\$latch " "Warning: Node \"regDSTOut\[4\]\$latch\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "regDSTmux\[2\] " "Info: Assuming node \"regDSTmux\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "regDSTmux\[0\] " "Info: Assuming node \"regDSTmux\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "regDSTmux\[1\] " "Info: Assuming node \"regDSTmux\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux5~0 " "Info: Detected gated clock \"Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "regDSTOut\[1\]\$latch inst25_21\[1\] regDSTmux\[2\] 2.914 ns register " "Info: tsu for register \"regDSTOut\[1\]\$latch\" (data pin = \"inst25_21\[1\]\", clock pin = \"regDSTmux\[2\]\") is 2.914 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.611 ns + Longest pin register " "Info: + Longest pin to register delay is 6.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns inst25_21\[1\] 1 PIN PIN_G12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G12; Fanout = 1; PIN Node = 'inst25_21\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst25_21[1] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.996 ns) + CELL(0.378 ns) 6.181 ns Mux3~0 2 COMB LCCOMB_X25_Y6_N6 1 " "Info: 2: + IC(4.996 ns) + CELL(0.378 ns) = 6.181 ns; Loc. = LCCOMB_X25_Y6_N6; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.374 ns" { inst25_21[1] Mux3~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.225 ns) 6.611 ns regDSTOut\[1\]\$latch 3 REG LCCOMB_X25_Y6_N16 1 " "Info: 3: + IC(0.205 ns) + CELL(0.225 ns) = 6.611 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'regDSTOut\[1\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.430 ns" { Mux3~0 regDSTOut[1]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 21.33 % ) " "Info: Total cell delay = 1.410 ns ( 21.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.201 ns ( 78.67 % ) " "Info: Total interconnect delay = 5.201 ns ( 78.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.611 ns" { inst25_21[1] Mux3~0 regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.611 ns" { inst25_21[1] {} inst25_21[1]~combout {} Mux3~0 {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 4.996ns 0.205ns } { 0.000ns 0.807ns 0.378ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.526 ns + " "Info: + Micro setup delay of destination is 0.526 ns" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "regDSTmux\[2\] destination 4.223 ns - Shortest register " "Info: - Shortest clock path from clock \"regDSTmux\[2\]\" to destination register is 4.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns regDSTmux\[2\] 1 CLK PIN_R4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 6; CLK Node = 'regDSTmux\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[2] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.053 ns) 1.890 ns Mux5~0 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(1.027 ns) + CELL(0.053 ns) = 1.890 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.080 ns" { regDSTmux[2] Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.000 ns) 3.257 ns Mux5~0clkctrl 3 COMB CLKCTRL_G7 5 " "Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.257 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.367 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 4.223 ns regDSTOut\[1\]\$latch 4 REG LCCOMB_X25_Y6_N16 1 " "Info: 4: + IC(0.913 ns) + CELL(0.053 ns) = 4.223 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'regDSTOut\[1\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.966 ns" { Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.916 ns ( 21.69 % ) " "Info: Total cell delay = 0.916 ns ( 21.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.307 ns ( 78.31 % ) " "Info: Total interconnect delay = 3.307 ns ( 78.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.223 ns" { regDSTmux[2] Mux5~0 Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.223 ns" { regDSTmux[2] {} regDSTmux[2]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 1.027ns 1.367ns 0.913ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.611 ns" { inst25_21[1] Mux3~0 regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.611 ns" { inst25_21[1] {} inst25_21[1]~combout {} Mux3~0 {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 4.996ns 0.205ns } { 0.000ns 0.807ns 0.378ns 0.225ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.223 ns" { regDSTmux[2] Mux5~0 Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.223 ns" { regDSTmux[2] {} regDSTmux[2]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 1.027ns 1.367ns 0.913ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "regDSTmux\[0\] regDSTOut\[1\] regDSTOut\[1\]\$latch 9.596 ns register " "Info: tco from clock \"regDSTmux\[0\]\" to destination pin \"regDSTOut\[1\]\" through register \"regDSTOut\[1\]\$latch\" is 9.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "regDSTmux\[0\] source 4.883 ns + Longest register " "Info: + Longest clock path from clock \"regDSTmux\[0\]\" to source register is 4.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns regDSTmux\[0\] 1 CLK PIN_W19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 6; CLK Node = 'regDSTmux\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.225 ns) 2.550 ns Mux5~0 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(1.495 ns) + CELL(0.225 ns) = 2.550 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { regDSTmux[0] Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.000 ns) 3.917 ns Mux5~0clkctrl 3 COMB CLKCTRL_G7 5 " "Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.917 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.367 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 4.883 ns regDSTOut\[1\]\$latch 4 REG LCCOMB_X25_Y6_N16 1 " "Info: 4: + IC(0.913 ns) + CELL(0.053 ns) = 4.883 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'regDSTOut\[1\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.966 ns" { Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 22.69 % ) " "Info: Total cell delay = 1.108 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.775 ns ( 77.31 % ) " "Info: Total interconnect delay = 3.775 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.883 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.883 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 1.495ns 1.367ns 0.913ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.713 ns + Longest register pin " "Info: + Longest register to pin delay is 4.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regDSTOut\[1\]\$latch 1 REG LCCOMB_X25_Y6_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y6_N16; Fanout = 1; REG Node = 'regDSTOut\[1\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTOut[1]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.761 ns) + CELL(1.952 ns) 4.713 ns regDSTOut\[1\] 2 PIN PIN_D8 0 " "Info: 2: + IC(2.761 ns) + CELL(1.952 ns) = 4.713 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'regDSTOut\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.713 ns" { regDSTOut[1]$latch regDSTOut[1] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.952 ns ( 41.42 % ) " "Info: Total cell delay = 1.952 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.761 ns ( 58.58 % ) " "Info: Total interconnect delay = 2.761 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.713 ns" { regDSTOut[1]$latch regDSTOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.713 ns" { regDSTOut[1]$latch {} regDSTOut[1] {} } { 0.000ns 2.761ns } { 0.000ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.883 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[1]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.883 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[1]$latch {} } { 0.000ns 0.000ns 1.495ns 1.367ns 0.913ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.713 ns" { regDSTOut[1]$latch regDSTOut[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.713 ns" { regDSTOut[1]$latch {} regDSTOut[1] {} } { 0.000ns 2.761ns } { 0.000ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regDSTOut\[2\]\$latch regDSTmux\[2\] regDSTmux\[0\] -0.446 ns register " "Info: th for register \"regDSTOut\[2\]\$latch\" (data pin = \"regDSTmux\[2\]\", clock pin = \"regDSTmux\[0\]\") is -0.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "regDSTmux\[0\] destination 5.096 ns + Longest register " "Info: + Longest clock path from clock \"regDSTmux\[0\]\" to destination register is 5.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns regDSTmux\[0\] 1 CLK PIN_W19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W19; Fanout = 6; CLK Node = 'regDSTmux\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[0] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.495 ns) + CELL(0.225 ns) 2.550 ns Mux5~0 2 COMB LCCOMB_X25_Y6_N2 1 " "Info: 2: + IC(1.495 ns) + CELL(0.225 ns) = 2.550 ns; Loc. = LCCOMB_X25_Y6_N2; Fanout = 1; COMB Node = 'Mux5~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.720 ns" { regDSTmux[0] Mux5~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.000 ns) 3.917 ns Mux5~0clkctrl 3 COMB CLKCTRL_G7 5 " "Info: 3: + IC(1.367 ns) + CELL(0.000 ns) = 3.917 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'Mux5~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.367 ns" { Mux5~0 Mux5~0clkctrl } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.228 ns) 5.096 ns regDSTOut\[2\]\$latch 4 REG LCCOMB_X25_Y6_N26 1 " "Info: 4: + IC(0.951 ns) + CELL(0.228 ns) = 5.096 ns; Loc. = LCCOMB_X25_Y6_N26; Fanout = 1; REG Node = 'regDSTOut\[2\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.179 ns" { Mux5~0clkctrl regDSTOut[2]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.283 ns ( 25.18 % ) " "Info: Total cell delay = 1.283 ns ( 25.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.813 ns ( 74.82 % ) " "Info: Total interconnect delay = 3.813 ns ( 74.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.096 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.096 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 1.495ns 1.367ns 0.951ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.542 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns regDSTmux\[2\] 1 CLK PIN_R4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 6; CLK Node = 'regDSTmux\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regDSTmux[2] } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.947 ns) + CELL(0.154 ns) 4.911 ns Mux2~0 2 COMB LCCOMB_X25_Y6_N20 1 " "Info: 2: + IC(3.947 ns) + CELL(0.154 ns) = 4.911 ns; Loc. = LCCOMB_X25_Y6_N20; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.101 ns" { regDSTmux[2] Mux2~0 } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 5.542 ns regDSTOut\[2\]\$latch 3 REG LCCOMB_X25_Y6_N26 1 " "Info: 3: + IC(0.265 ns) + CELL(0.366 ns) = 5.542 ns; Loc. = LCCOMB_X25_Y6_N26; Fanout = 1; REG Node = 'regDSTOut\[2\]\$latch'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.631 ns" { Mux2~0 regDSTOut[2]$latch } "NODE_NAME" } } { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.00 % ) " "Info: Total cell delay = 1.330 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.212 ns ( 76.00 % ) " "Info: Total interconnect delay = 4.212 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.542 ns" { regDSTmux[2] Mux2~0 regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.542 ns" { regDSTmux[2] {} regDSTmux[2]~combout {} Mux2~0 {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 3.947ns 0.265ns } { 0.000ns 0.810ns 0.154ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.096 ns" { regDSTmux[0] Mux5~0 Mux5~0clkctrl regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.096 ns" { regDSTmux[0] {} regDSTmux[0]~combout {} Mux5~0 {} Mux5~0clkctrl {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 1.495ns 1.367ns 0.951ns } { 0.000ns 0.830ns 0.225ns 0.000ns 0.228ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.542 ns" { regDSTmux[2] Mux2~0 regDSTOut[2]$latch } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.542 ns" { regDSTmux[2] {} regDSTmux[2]~combout {} Mux2~0 {} regDSTOut[2]$latch {} } { 0.000ns 0.000ns 3.947ns 0.265ns } { 0.000ns 0.810ns 0.154ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4367 " "Info: Peak virtual memory: 4367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 17:06:38 2019 " "Info: Processing ended: Wed Oct 09 17:06:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
