xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
map -intstyle ise -p xc3s1200e-fg320-4 -cm area -ir off -pr off -c 100 -o cpu_top_map.ncd cpu_top.ngd cpu_top.pcf 
par -w -intstyle ise -ol high -t 1 cpu_top_map.ncd cpu_top.ncd cpu_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr cpu_top.pcf -ucf cpu_top.ucf 
bitgen -intstyle ise -f cpu_top.ut cpu_top.ncd 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
map -intstyle ise -p xc3s1200e-fg320-4 -cm area -ir off -pr off -c 100 -o cpu_top_map.ncd cpu_top.ngd cpu_top.pcf 
par -w -intstyle ise -ol high -t 1 cpu_top_map.ncd cpu_top.ncd cpu_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr cpu_top.pcf -ucf cpu_top.ucf 
bitgen -intstyle ise -f cpu_top.ut cpu_top.ncd 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
map -intstyle ise -p xc3s1200e-fg320-4 -cm area -ir off -pr off -c 100 -o cpu_top_map.ncd cpu_top.ngd cpu_top.pcf 
par -w -intstyle ise -ol high -t 1 cpu_top_map.ncd cpu_top.ncd cpu_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr cpu_top.pcf -ucf cpu_top.ucf 
bitgen -intstyle ise -f cpu_top.ut cpu_top.ncd 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc cpu_top.ucf -p xc3s1200e-fg320-4 cpu_top.ngc cpu_top.ngd  
map -intstyle ise -p xc3s1200e-fg320-4 -cm area -ir off -pr off -c 100 -o cpu_top_map.ncd cpu_top.ngd cpu_top.pcf 
par -w -intstyle ise -ol high -t 1 cpu_top_map.ncd cpu_top.ncd cpu_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr cpu_top.pcf -ucf cpu_top.ucf 
bitgen -intstyle ise -f cpu_top.ut cpu_top.ncd 
