

================================================================
== Vitis HLS Report for 'foc_frontend'
================================================================
* Date:           Mon Oct 17 13:30:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|      269|  40.000 ns|  2.690 us|    5|  270|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_calibration_fu_180     |calibration     |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
        |grp_torque_foc_fu_192      |torque_foc      |      200|      200|   2.000 us|   2.000 us|  200|  200|       no|
        |grp_manual_control_fu_248  |manual_control  |       51|       51|   0.510 us|   0.510 us|   51|   51|       no|
        |grp_foc_fu_276             |foc             |      255|      265|   2.550 us|   2.650 us|  255|  265|       no|
        +---------------------------+----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     635|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       20|   239|   24298|   34039|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     511|    -|
|Register         |        -|     -|     203|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       21|   239|   24501|   35185|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    13|       5|      15|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------+---------+-----+-------+-------+-----+
    |          Instance         |      Module     | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------+-----------------+---------+-----+-------+-------+-----+
    |grp_calibration_fu_180     |calibration      |        0|    0|      2|     25|    0|
    |control_r_s_axi_U          |control_r_s_axi  |        0|    0|    197|    182|    0|
    |grp_foc_fu_276             |foc              |        8|  100|  10058|  13764|    0|
    |grp_manual_control_fu_248  |manual_control   |        4|   37|   4000|   6437|    0|
    |grp_torque_foc_fu_192      |torque_foc       |        8|  102|  10041|  13631|    0|
    +---------------------------+-----------------+---------+-----+-------+-------+-----+
    |Total                      |                 |       20|  239|  24298|  34039|    0|
    +---------------------------+-----------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buffer_velocity_U  |buffer_velocity_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                               |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln344_fu_378_p2              |         +|   0|  0|   16|           9|           8|
    |result_V_24_fu_460_p2            |         -|   0|  0|   39|           1|          32|
    |sub_ln1364_fu_392_p2             |         -|   0|  0|   15|           7|           8|
    |ap_predicate_op68_call_state4    |       and|   0|  0|    2|           1|           1|
    |grp_calibration_fu_180_B_TREADY  |       and|   0|  0|    2|           1|           1|
    |grp_foc_fu_276_B_TREADY          |       and|   0|  0|    2|           1|           1|
    |grp_foc_fu_276_C_TREADY          |       and|   0|  0|    2|           1|           1|
    |r_V_fu_418_p2                    |      lshr|   0|  0|  240|          79|          79|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state7                  |        or|   0|  0|    2|           1|           1|
    |result_V_fu_466_p3               |    select|   0|  0|   32|           1|          32|
    |ush_fu_402_p3                    |    select|   0|  0|    9|           1|           9|
    |val_fu_452_p3                    |    select|   0|  0|   32|           1|          32|
    |r_V_11_fu_424_p2                 |       shl|   0|  0|  240|          79|          79|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  635|         184|         285|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n             |   9|          2|    1|          2|
    |A_TREADY_int_regslice     |  26|          5|    1|          5|
    |B_TDATA_int_regslice      |  26|          5|   64|        320|
    |B_TKEEP_int_regslice      |  26|          5|    8|         40|
    |B_TLAST_int_regslice      |  26|          5|    1|          5|
    |B_TSTRB_int_regslice      |  26|          5|    8|         40|
    |B_TVALID_int_regslice     |  26|          5|    1|          5|
    |C_TDATA_int_regslice      |  14|          3|   64|        192|
    |C_TKEEP_int_regslice      |  14|          3|    8|         24|
    |C_TLAST_int_regslice      |  14|          3|    1|          3|
    |C_TSTRB_int_regslice      |  14|          3|    8|         24|
    |C_TVALID_int_regslice     |  14|          3|    1|          3|
    |Y1a_prev                  |   9|          2|   32|         64|
    |Y1b_prev                  |   9|          2|   32|         64|
    |Y2a_prev                  |   9|          2|   32|         64|
    |Y2b_prev                  |   9|          2|   32|         64|
    |ap_NS_fsm                 |  43|          8|    1|          8|
    |buffer_velocity_address0  |  14|          3|    5|         15|
    |buffer_velocity_ce0       |  14|          3|    1|          3|
    |buffer_velocity_d0        |  14|          3|   32|         96|
    |buffer_velocity_we0       |  14|          3|    1|          3|
    |control_address0          |  26|          5|    3|         15|
    |control_ce0               |  26|          5|    1|          5|
    |logger_address0           |  20|          4|    5|         20|
    |logger_ce0                |  20|          4|    1|          4|
    |logger_d0                 |  20|          4|   32|        128|
    |logger_we0                |  20|          4|    1|          4|
    |velocity_accum            |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 511|        103|  409|       1284|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |Y1a_prev                                |  32|   0|   32|          0|
    |Y1b_prev                                |  32|   0|   32|          0|
    |Y2a_prev                                |  32|   0|   32|          0|
    |Y2b_prev                                |  32|   0|   32|          0|
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |grp_calibration_fu_180_ap_start_reg     |   1|   0|    1|          0|
    |grp_foc_fu_276_ap_start_reg             |   1|   0|    1|          0|
    |grp_manual_control_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |grp_torque_foc_fu_192_ap_start_reg      |   1|   0|    1|          0|
    |result_V_reg_479                        |  32|   0|   32|          0|
    |velocity_accum                          |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 203|   0|  203|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_r_AWVALID  |   in|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    8|         s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|         s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|         s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    8|         s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|         s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|         s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|         s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|         s_axi|     control_r|        scalar|
|ap_local_block           |  out|    1|  ap_ctrl_none|  foc_frontend|  return value|
|ap_clk                   |   in|    1|  ap_ctrl_none|  foc_frontend|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_none|  foc_frontend|  return value|
|A_TDATA                  |   in|   80|          axis|    A_V_data_V|       pointer|
|A_TVALID                 |   in|    1|          axis|    A_V_last_V|       pointer|
|A_TREADY                 |  out|    1|          axis|    A_V_last_V|       pointer|
|A_TLAST                  |   in|    1|          axis|    A_V_last_V|       pointer|
|A_TKEEP                  |   in|   10|          axis|    A_V_keep_V|       pointer|
|A_TSTRB                  |   in|   10|          axis|    A_V_strb_V|       pointer|
|B_TDATA                  |  out|   64|          axis|    B_V_data_V|       pointer|
|B_TVALID                 |  out|    1|          axis|    B_V_last_V|       pointer|
|B_TREADY                 |   in|    1|          axis|    B_V_last_V|       pointer|
|B_TLAST                  |  out|    1|          axis|    B_V_last_V|       pointer|
|B_TKEEP                  |  out|    8|          axis|    B_V_keep_V|       pointer|
|B_TSTRB                  |  out|    8|          axis|    B_V_strb_V|       pointer|
|C_TDATA                  |  out|   64|          axis|    C_V_data_V|       pointer|
|C_TVALID                 |  out|    1|          axis|    C_V_last_V|       pointer|
|C_TREADY                 |   in|    1|          axis|    C_V_last_V|       pointer|
|C_TLAST                  |  out|    1|          axis|    C_V_last_V|       pointer|
|C_TKEEP                  |  out|    8|          axis|    C_V_keep_V|       pointer|
|C_TSTRB                  |  out|    8|          axis|    C_V_strb_V|       pointer|
+-------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 6 
3 --> 4 
4 --> 7 
5 --> 7 
6 --> 4 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%control_addr = getelementptr i32 %control, i64 0, i64 5" [foc-rewrite/apc/src/front/frontend.cpp:16]   --->   Operation 8 'getelementptr' 'control_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.67ns)   --->   "%p_Val2_s = load i3 %control_addr" [foc-rewrite/apc/src/front/frontend.cpp:16]   --->   Operation 9 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 5.41>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, void @empty_7, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i80 %A_V_data_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %A_V_keep_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 %A_V_strb_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, void @empty_7, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B_V_data_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_V_keep_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %B_V_strb_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %B_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, void @empty_7, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %C_V_data_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %C_V_keep_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %C_V_strb_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %C_V_last_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_4, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %control, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %control"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger, void @empty_9, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %logger, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %logger"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.67ns)   --->   "%p_Val2_s = load i3 %control_addr" [foc-rewrite/apc/src/front/frontend.cpp:16]   --->   Operation 35 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 36 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32 23, i32 30"   --->   Operation 37 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i32 %p_Val2_s"   --->   Operation 38 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_42, i1 0"   --->   Operation 39 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 40 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %tmp_41" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 41 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.76ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 42 'add' 'add_ln344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8"   --->   Operation 43 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.76ns)   --->   "%sub_ln1364 = sub i8 127, i8 %tmp_41"   --->   Operation 44 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i8 %sub_ln1364"   --->   Operation 45 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344"   --->   Operation 46 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i9 %ush"   --->   Operation 47 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 48 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1340"   --->   Operation 49 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_11 = shl i79 %zext_ln15, i79 %zext_ln1340"   --->   Operation 50 'shl' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 51 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 52 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_11, i32 24, i32 55"   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln671, i32 %tmp_s"   --->   Operation 54 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.01ns)   --->   "%result_V_24 = sub i32 0, i32 %val"   --->   Operation 55 'sub' 'result_V_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.44ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_24, i32 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 56 'select' 'result_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.72ns)   --->   "%switch_ln18 = switch i32 %result_V, void, i32 2, void, i32 3, void, i32 4, void, i32 5, void" [foc-rewrite/apc/src/front/frontend.cpp:18]   --->   Operation 57 'switch' 'switch_ln18' <Predicate = true> <Delay = 0.72>
ST_2 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln22 = call void @calibration, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V" [foc-rewrite/apc/src/front/frontend.cpp:22]   --->   Operation 58 'call' 'call_ln22' <Predicate = (result_V == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 59 [2/2] (5.19ns)   --->   "%call_ln28 = call void @torque_foc, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, i32 %control, i32 %logger, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev, i32 %sine_d, i32 %cosine_d, i32 %ierr_torque_s, i32 %ierr_flux_s, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:28]   --->   Operation 59 'call' 'call_ln28' <Predicate = (result_V == 5)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [2/2] (5.62ns)   --->   "%call_ln26 = call void @manual_control, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i32 %control, i32 %logger, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:26]   --->   Operation 60 'call' 'call_ln26' <Predicate = (result_V == 4)> <Delay = 5.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [2/2] (5.19ns)   --->   "%call_ln24 = call void @foc, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, i32 %control, i32 %logger, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev, i32 %sine_d, i32 %cosine_d, i32 %ierr_vel, i32 %ierr_torque, i32 %Vq_limit_vel, i32 %Id_ref_vel, i32 %ierr_flux, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:24]   --->   Operation 61 'call' 'call_ln24' <Predicate = (result_V == 3)> <Delay = 5.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.76>
ST_4 : Operation 62 [1/2] (3.76ns)   --->   "%call_ln28 = call void @torque_foc, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, i32 %control, i32 %logger, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev, i32 %sine_d, i32 %cosine_d, i32 %ierr_torque_s, i32 %ierr_flux_s, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:28]   --->   Operation 62 'call' 'call_ln28' <Predicate = (result_V == 5)> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln29 = br void" [foc-rewrite/apc/src/front/frontend.cpp:29]   --->   Operation 63 'br' 'br_ln29' <Predicate = (result_V == 5)> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (3.76ns)   --->   "%call_ln26 = call void @manual_control, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i32 %control, i32 %logger, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:26]   --->   Operation 64 'call' 'call_ln26' <Predicate = (result_V == 4)> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln27 = br void" [foc-rewrite/apc/src/front/frontend.cpp:27]   --->   Operation 65 'br' 'br_ln27' <Predicate = (result_V == 4)> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (3.76ns)   --->   "%call_ln24 = call void @foc, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, i32 %control, i32 %logger, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev, i32 %sine_d, i32 %cosine_d, i32 %ierr_vel, i32 %ierr_torque, i32 %Vq_limit_vel, i32 %Id_ref_vel, i32 %ierr_flux, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:24]   --->   Operation 66 'call' 'call_ln24' <Predicate = (result_V == 3)> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [foc-rewrite/apc/src/front/frontend.cpp:25]   --->   Operation 67 'br' 'br_ln25' <Predicate = (result_V == 3)> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (3.76ns)   --->   "%call_ln30 = call void @manual_control, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i32 %control, i32 %logger, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:30]   --->   Operation 68 'call' 'call_ln30' <Predicate = (result_V != 2 & result_V != 3 & result_V != 4 & result_V != 5)> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (result_V != 2 & result_V != 3 & result_V != 4 & result_V != 5)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (result_V != 2 & result_V != 3 & result_V != 4)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = (result_V != 2 & result_V != 3)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 72 'br' 'br_ln0' <Predicate = (result_V != 2)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty = read i101 @_ssdm_op_Read.axis.volatile.i80P0A.i10P0A.i10P0A.i1P0A, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V"   --->   Operation 73 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln22 = call void @calibration, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V" [foc-rewrite/apc/src/front/frontend.cpp:22]   --->   Operation 74 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [foc-rewrite/apc/src/front/frontend.cpp:23]   --->   Operation 75 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 5.62>
ST_6 : Operation 76 [2/2] (5.62ns)   --->   "%call_ln30 = call void @manual_control, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i32 %control, i32 %logger, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/front/frontend.cpp:30]   --->   Operation 76 'call' 'call_ln30' <Predicate = true> <Delay = 5.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [foc-rewrite/apc/src/front/frontend.cpp:34]   --->   Operation 77 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ C_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ C_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ C_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ C_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ control]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ logger]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ velocity_accum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ buffer_velocity]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Y1a_prev]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Y1b_prev]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Y2a_prev]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ Y2b_prev]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sine_d]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cosine_d]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ierr_vel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ierr_torque]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Vq_limit_vel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Id_ref_vel]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ierr_flux]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sine_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cosine_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ierr_torque_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ierr_flux_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
control_addr      (getelementptr ) [ 00100000]
spectopmodule_ln0 (spectopmodule ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specmemcore_ln0   (specmemcore   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specinterface_ln0 (specinterface ) [ 00000000]
specmemcore_ln0   (specmemcore   ) [ 00000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000]
p_Val2_s          (load          ) [ 00000000]
p_Result_s        (bitselect     ) [ 00000000]
tmp_41            (partselect    ) [ 00000000]
tmp_42            (trunc         ) [ 00000000]
mantissa          (bitconcatenate) [ 00000000]
zext_ln15         (zext          ) [ 00000000]
zext_ln344        (zext          ) [ 00000000]
add_ln344         (add           ) [ 00000000]
isNeg             (bitselect     ) [ 00000000]
sub_ln1364        (sub           ) [ 00000000]
sext_ln1364       (sext          ) [ 00000000]
ush               (select        ) [ 00000000]
sext_ln1340       (sext          ) [ 00000000]
zext_ln1340       (zext          ) [ 00000000]
r_V               (lshr          ) [ 00000000]
r_V_11            (shl           ) [ 00000000]
tmp               (bitselect     ) [ 00000000]
zext_ln671        (zext          ) [ 00000000]
tmp_s             (partselect    ) [ 00000000]
val               (select        ) [ 00000000]
result_V_24       (sub           ) [ 00000000]
result_V          (select        ) [ 00111010]
switch_ln18       (switch        ) [ 00000000]
call_ln28         (call          ) [ 00000000]
br_ln29           (br            ) [ 00000000]
call_ln26         (call          ) [ 00000000]
br_ln27           (br            ) [ 00000000]
call_ln24         (call          ) [ 00000000]
br_ln25           (br            ) [ 00000000]
call_ln30         (call          ) [ 00000000]
br_ln0            (br            ) [ 00000000]
br_ln0            (br            ) [ 00000000]
br_ln0            (br            ) [ 00000000]
br_ln0            (br            ) [ 00000000]
empty             (read          ) [ 00000000]
call_ln22         (call          ) [ 00000000]
br_ln23           (br            ) [ 00000000]
ret_ln34          (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="control">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="control"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="logger">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logger"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="velocity_accum">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="velocity_accum"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer_velocity">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_velocity"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Y1a_prev">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y1a_prev"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Y1b_prev">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y1b_prev"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Y2a_prev">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y2a_prev"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Y2b_prev">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y2b_prev"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sine_d">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sine_d"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="cosine_d">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosine_d"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ierr_vel">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ierr_vel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ierr_torque">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ierr_torque"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Vq_limit_vel">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vq_limit_vel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Id_ref_vel">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Id_ref_vel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ierr_flux">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ierr_flux"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="sine_i">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sine_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="cosine_i">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cosine_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="ierr_torque_s">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ierr_torque_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="ierr_flux_s">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ierr_flux_s"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calibration"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="torque_foc"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="manual_control"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="foc"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i80P0A.i10P0A.i10P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="empty_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="101" slack="0"/>
<pin id="156" dir="0" index="1" bw="80" slack="0"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="0" index="3" bw="10" slack="0"/>
<pin id="159" dir="0" index="4" bw="1" slack="0"/>
<pin id="160" dir="1" index="5" bw="101" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="control_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="control_addr/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_calibration_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="8" slack="0"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="186" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_torque_foc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="80" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="0" index="3" bw="10" slack="0"/>
<pin id="197" dir="0" index="4" bw="1" slack="0"/>
<pin id="198" dir="0" index="5" bw="64" slack="0"/>
<pin id="199" dir="0" index="6" bw="8" slack="0"/>
<pin id="200" dir="0" index="7" bw="8" slack="0"/>
<pin id="201" dir="0" index="8" bw="1" slack="0"/>
<pin id="202" dir="0" index="9" bw="64" slack="0"/>
<pin id="203" dir="0" index="10" bw="8" slack="0"/>
<pin id="204" dir="0" index="11" bw="8" slack="0"/>
<pin id="205" dir="0" index="12" bw="1" slack="0"/>
<pin id="206" dir="0" index="13" bw="32" slack="0"/>
<pin id="207" dir="0" index="14" bw="32" slack="0"/>
<pin id="208" dir="0" index="15" bw="32" slack="0"/>
<pin id="209" dir="0" index="16" bw="32" slack="0"/>
<pin id="210" dir="0" index="17" bw="32" slack="0"/>
<pin id="211" dir="0" index="18" bw="32" slack="0"/>
<pin id="212" dir="0" index="19" bw="32" slack="0"/>
<pin id="213" dir="0" index="20" bw="32" slack="0"/>
<pin id="214" dir="0" index="21" bw="32" slack="0"/>
<pin id="215" dir="0" index="22" bw="32" slack="0"/>
<pin id="216" dir="0" index="23" bw="32" slack="0"/>
<pin id="217" dir="0" index="24" bw="32" slack="0"/>
<pin id="218" dir="0" index="25" bw="32" slack="0"/>
<pin id="219" dir="0" index="26" bw="32" slack="0"/>
<pin id="220" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_manual_control_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="80" slack="0"/>
<pin id="251" dir="0" index="2" bw="10" slack="0"/>
<pin id="252" dir="0" index="3" bw="10" slack="0"/>
<pin id="253" dir="0" index="4" bw="1" slack="0"/>
<pin id="254" dir="0" index="5" bw="64" slack="0"/>
<pin id="255" dir="0" index="6" bw="8" slack="0"/>
<pin id="256" dir="0" index="7" bw="8" slack="0"/>
<pin id="257" dir="0" index="8" bw="1" slack="0"/>
<pin id="258" dir="0" index="9" bw="32" slack="0"/>
<pin id="259" dir="0" index="10" bw="32" slack="0"/>
<pin id="260" dir="0" index="11" bw="32" slack="0"/>
<pin id="261" dir="0" index="12" bw="32" slack="0"/>
<pin id="262" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/3 call_ln30/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_foc_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="80" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="0" index="3" bw="10" slack="0"/>
<pin id="281" dir="0" index="4" bw="1" slack="0"/>
<pin id="282" dir="0" index="5" bw="64" slack="0"/>
<pin id="283" dir="0" index="6" bw="8" slack="0"/>
<pin id="284" dir="0" index="7" bw="8" slack="0"/>
<pin id="285" dir="0" index="8" bw="1" slack="0"/>
<pin id="286" dir="0" index="9" bw="64" slack="0"/>
<pin id="287" dir="0" index="10" bw="8" slack="0"/>
<pin id="288" dir="0" index="11" bw="8" slack="0"/>
<pin id="289" dir="0" index="12" bw="1" slack="0"/>
<pin id="290" dir="0" index="13" bw="32" slack="0"/>
<pin id="291" dir="0" index="14" bw="32" slack="0"/>
<pin id="292" dir="0" index="15" bw="32" slack="0"/>
<pin id="293" dir="0" index="16" bw="32" slack="0"/>
<pin id="294" dir="0" index="17" bw="32" slack="0"/>
<pin id="295" dir="0" index="18" bw="32" slack="0"/>
<pin id="296" dir="0" index="19" bw="32" slack="0"/>
<pin id="297" dir="0" index="20" bw="32" slack="0"/>
<pin id="298" dir="0" index="21" bw="32" slack="0"/>
<pin id="299" dir="0" index="22" bw="32" slack="0"/>
<pin id="300" dir="0" index="23" bw="32" slack="0"/>
<pin id="301" dir="0" index="24" bw="32" slack="0"/>
<pin id="302" dir="0" index="25" bw="32" slack="0"/>
<pin id="303" dir="0" index="26" bw="32" slack="0"/>
<pin id="304" dir="0" index="27" bw="32" slack="0"/>
<pin id="305" dir="0" index="28" bw="32" slack="0"/>
<pin id="306" dir="0" index="29" bw="32" slack="0"/>
<pin id="307" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Result_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_41_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_42_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mantissa_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="25" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="23" slack="0"/>
<pin id="364" dir="0" index="3" bw="1" slack="0"/>
<pin id="365" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln15_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="25" slack="0"/>
<pin id="372" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln344_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln344_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="isNeg_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="9" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sub_ln1364_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln1364_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="ush_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="0" index="2" bw="9" slack="0"/>
<pin id="406" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln1340_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln1340_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="r_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="25" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="r_V_11_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="79" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln671_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_s_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="79" slack="0"/>
<pin id="445" dir="0" index="2" bw="6" slack="0"/>
<pin id="446" dir="0" index="3" bw="7" slack="0"/>
<pin id="447" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="val_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="result_V_24_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_24/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="result_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/2 "/>
</bind>
</comp>

<comp id="474" class="1005" name="control_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="control_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="result_V_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="152" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="144" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="221"><net_src comp="146" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="192" pin=14"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="192" pin=15"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="192" pin=16"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="192" pin=17"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="192" pin=18"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="192" pin=19"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="192" pin=20"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="192" pin=21"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="192" pin=22"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="192" pin=23"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="192" pin=24"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="192" pin=25"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="192" pin=26"/></net>

<net id="263"><net_src comp="148" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="248" pin=5"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="248" pin=6"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="248" pin=7"/></net>

<net id="271"><net_src comp="14" pin="0"/><net_sink comp="248" pin=8"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="248" pin=9"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="248" pin=10"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="248" pin=11"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="248" pin=12"/></net>

<net id="308"><net_src comp="150" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="310"><net_src comp="2" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="311"><net_src comp="4" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="312"><net_src comp="6" pin="0"/><net_sink comp="276" pin=4"/></net>

<net id="313"><net_src comp="8" pin="0"/><net_sink comp="276" pin=5"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="276" pin=6"/></net>

<net id="315"><net_src comp="12" pin="0"/><net_sink comp="276" pin=7"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="276" pin=8"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="276" pin=9"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="276" pin=10"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="276" pin=11"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="276" pin=12"/></net>

<net id="321"><net_src comp="24" pin="0"/><net_sink comp="276" pin=13"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="276" pin=14"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="276" pin=15"/></net>

<net id="324"><net_src comp="30" pin="0"/><net_sink comp="276" pin=16"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="276" pin=17"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="276" pin=18"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="276" pin=19"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="276" pin=20"/></net>

<net id="329"><net_src comp="40" pin="0"/><net_sink comp="276" pin=21"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="276" pin=22"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="276" pin=23"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="276" pin=24"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="276" pin=25"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="276" pin=26"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="276" pin=27"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="276" pin=28"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="276" pin=29"/></net>

<net id="343"><net_src comp="104" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="174" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="106" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="352"><net_src comp="108" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="174" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="110" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="112" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="174" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="114" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="116" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="356" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="118" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="360" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="346" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="120" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="122" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="124" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="126" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="346" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="384" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="378" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="370" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="370" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="414" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="128" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="418" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="130" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="132" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="424" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="130" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="134" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="457"><net_src comp="384" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="438" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="442" pin="4"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="72" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="452" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="338" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="452" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="166" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="482"><net_src comp="466" pin="3"/><net_sink comp="479" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V_data_V | {2 3 4 5 6 }
	Port: B_V_keep_V | {2 3 4 5 6 }
	Port: B_V_strb_V | {2 3 4 5 6 }
	Port: B_V_last_V | {2 3 4 5 6 }
	Port: C_V_data_V | {3 4 }
	Port: C_V_keep_V | {3 4 }
	Port: C_V_strb_V | {3 4 }
	Port: C_V_last_V | {3 4 }
	Port: logger | {3 4 6 }
	Port: velocity_accum | {3 4 }
	Port: buffer_velocity | {3 4 }
	Port: Y1a_prev | {3 4 }
	Port: Y1b_prev | {3 4 }
	Port: Y2a_prev | {3 4 }
	Port: Y2b_prev | {3 4 }
	Port: Vq_limit_vel | {3 4 }
	Port: Id_ref_vel | {3 4 }
 - Input state : 
	Port: foc_frontend : A_V_data_V | {3 4 5 6 }
	Port: foc_frontend : A_V_keep_V | {3 4 5 6 }
	Port: foc_frontend : A_V_strb_V | {3 4 5 6 }
	Port: foc_frontend : A_V_last_V | {3 4 5 6 }
	Port: foc_frontend : control | {1 2 3 4 6 }
	Port: foc_frontend : velocity_accum | {3 4 }
	Port: foc_frontend : buffer_velocity | {3 4 }
	Port: foc_frontend : Y1a_prev | {3 4 }
	Port: foc_frontend : Y1b_prev | {3 4 }
	Port: foc_frontend : Y2a_prev | {3 4 }
	Port: foc_frontend : Y2b_prev | {3 4 }
	Port: foc_frontend : sine_d | {3 4 }
	Port: foc_frontend : cosine_d | {3 4 }
	Port: foc_frontend : ierr_vel | {3 4 }
	Port: foc_frontend : ierr_torque | {3 4 }
	Port: foc_frontend : Vq_limit_vel | {3 4 }
	Port: foc_frontend : Id_ref_vel | {3 4 }
	Port: foc_frontend : ierr_flux | {3 4 }
	Port: foc_frontend : sine_i | {3 4 6 }
	Port: foc_frontend : cosine_i | {3 4 6 }
	Port: foc_frontend : ierr_torque_s | {3 4 }
	Port: foc_frontend : ierr_flux_s | {3 4 }
  - Chain level:
	State 1
		p_Val2_s : 1
	State 2
		p_Result_s : 1
		tmp_41 : 1
		tmp_42 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln344 : 2
		add_ln344 : 3
		isNeg : 4
		sub_ln1364 : 2
		sext_ln1364 : 3
		ush : 5
		sext_ln1340 : 6
		zext_ln1340 : 7
		r_V : 8
		r_V_11 : 8
		tmp : 9
		zext_ln671 : 10
		tmp_s : 9
		val : 11
		result_V_24 : 12
		result_V : 13
		switch_ln18 : 14
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          |   grp_calibration_fu_180  |    0    |    0    |    0    |    0    |
|   call   |   grp_torque_foc_fu_192   |   102   |  39.045 |  11257  |  11337  |
|          | grp_manual_control_fu_248 |    37   |  16.149 |   4582  |   5367  |
|          |       grp_foc_fu_276      |   100   |  40.536 |  11064  |  11282  |
|----------|---------------------------|---------|---------|---------|---------|
|   lshr   |         r_V_fu_418        |    0    |    0    |    0    |    96   |
|----------|---------------------------|---------|---------|---------|---------|
|    shl   |       r_V_11_fu_424       |    0    |    0    |    0    |    96   |
|----------|---------------------------|---------|---------|---------|---------|
|          |         ush_fu_402        |    0    |    0    |    0    |    9    |
|  select  |         val_fu_452        |    0    |    0    |    0    |    32   |
|          |      result_V_fu_466      |    0    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|---------|
|    sub   |     sub_ln1364_fu_392     |    0    |    0    |    0    |    15   |
|          |     result_V_24_fu_460    |    0    |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|---------|
|    add   |      add_ln344_fu_378     |    0    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |     empty_read_fu_154     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     p_Result_s_fu_338     |    0    |    0    |    0    |    0    |
| bitselect|        isNeg_fu_384       |    0    |    0    |    0    |    0    |
|          |         tmp_fu_430        |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|partselect|       tmp_41_fu_346       |    0    |    0    |    0    |    0    |
|          |        tmp_s_fu_442       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   trunc  |       tmp_42_fu_356       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|bitconcatenate|      mantissa_fu_360      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |      zext_ln15_fu_370     |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln344_fu_374     |    0    |    0    |    0    |    0    |
|          |     zext_ln1340_fu_414    |    0    |    0    |    0    |    0    |
|          |     zext_ln671_fu_438     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   sext   |     sext_ln1364_fu_398    |    0    |    0    |    0    |    0    |
|          |     sext_ln1340_fu_410    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |   239   |  95.73  |  26903  |  28320  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|buffer_velocity|    1   |    0   |    0   |    0   |
|    cosine_d   |    2   |    0   |    0   |    -   |
|    cosine_i   |    2   |    0   |    0   |    -   |
|     sine_d    |    2   |    0   |    0   |    -   |
|     sine_i    |    2   |    0   |    0   |    -   |
+---------------+--------+--------+--------+--------+
|     Total     |    9   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|control_addr_reg_474|    3   |
|  result_V_reg_479  |   32   |
+--------------------+--------+
|        Total       |   35   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_174 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   239  |   95   |  26903 |  28320 |    -   |
|   Memory  |    9   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   35   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |   239  |   96   |  26938 |  28329 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
