"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[4056],{2183:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>s,contentTitle:()=>u,default:()=>l,frontMatter:()=>o,metadata:()=>a,toc:()=>i});const a=JSON.parse('{"id":"Project/project-mcu-datalogger/4layer-manufacturing","title":"Four-layer PCB Manufacturing","description":"","source":"@site/docs/Project/02_project-mcu-datalogger/4layer-manufacturing.md","sourceDirName":"Project/02_project-mcu-datalogger","slug":"/Project/project-mcu-datalogger/4layer-manufacturing","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/4layer-manufacturing","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/Project/02_project-mcu-datalogger/4layer-manufacturing.md","tags":[],"version":"current","frontMatter":{},"sidebar":"ProjectsSidebar","previous":{"title":"3D Shapes","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/3d-shapes"},"next":{"title":"Alternative Routing: 4 Layer PCB in New Git Branch","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/4layer-pcb-branch"}}');var n=r(4848),c=r(8453);const o={},u="Four-layer PCB Manufacturing",s={},i=[];function d(e){const t={h1:"h1",header:"header",...(0,c.R)(),...e.components};return(0,n.jsx)(t.header,{children:(0,n.jsx)(t.h1,{id:"four-layer-pcb-manufacturing",children:"Four-layer PCB Manufacturing"})})}function l(e={}){const{wrapper:t}={...(0,c.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(d,{...e})}):d(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>o,x:()=>u});var a=r(6540);const n={},c=a.createContext(n);function o(e){const t=a.useContext(c);return a.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function u(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(n):e.components||n:o(e.components),a.createElement(c.Provider,{value:t},e.children)}}}]);