
stm32f103cb-adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c9c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001301c  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018dc4  08018dc4  00030074  2**0
                  CONTENTS
  4 .ARM          00000000  08018dc4  08018dc4  00030074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08018dc4  08018dc4  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018dc4  08018dc4  00028dc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018dc8  08018dc8  00028dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08018dcc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000150c  20000074  08018e40  00030074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001580  08018e40  00031580  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001465d  00000000  00000000  0003009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c2d  00000000  00000000  000446fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a88  00000000  00000000  00047328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a00  00000000  00000000  00047db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001452e  00000000  00000000  000487b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c868  00000000  00000000  0005ccde  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00070914  00000000  00000000  00069546  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f0  00000000  00000000  000d9e5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bd0  00000000  00000000  000d9f4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00004186  00000000  00000000  000dcb1c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08005d90 	.word	0x08005d90

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08005d90 	.word	0x08005d90

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028a:	f1a4 0401 	sub.w	r4, r4, #1
 800028e:	d1e9      	bne.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	; 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a44:	f1a2 0201 	sub.w	r2, r2, #1
 8000a48:	d1ed      	bne.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bf6:	2afd      	cmp	r2, #253	; 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	; 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	; 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	; 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__gesf2>:
 8000e44:	f04f 3cff 	mov.w	ip, #4294967295
 8000e48:	e006      	b.n	8000e58 <__cmpsf2+0x4>
 8000e4a:	bf00      	nop

08000e4c <__lesf2>:
 8000e4c:	f04f 0c01 	mov.w	ip, #1
 8000e50:	e002      	b.n	8000e58 <__cmpsf2+0x4>
 8000e52:	bf00      	nop

08000e54 <__cmpsf2>:
 8000e54:	f04f 0c01 	mov.w	ip, #1
 8000e58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e68:	bf18      	it	ne
 8000e6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e6e:	d011      	beq.n	8000e94 <__cmpsf2+0x40>
 8000e70:	b001      	add	sp, #4
 8000e72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e76:	bf18      	it	ne
 8000e78:	ea90 0f01 	teqne	r0, r1
 8000e7c:	bf58      	it	pl
 8000e7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e82:	bf88      	it	hi
 8000e84:	17c8      	asrhi	r0, r1, #31
 8000e86:	bf38      	it	cc
 8000e88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e8c:	bf18      	it	ne
 8000e8e:	f040 0001 	orrne.w	r0, r0, #1
 8000e92:	4770      	bx	lr
 8000e94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e98:	d102      	bne.n	8000ea0 <__cmpsf2+0x4c>
 8000e9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e9e:	d105      	bne.n	8000eac <__cmpsf2+0x58>
 8000ea0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea4:	d1e4      	bne.n	8000e70 <__cmpsf2+0x1c>
 8000ea6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eaa:	d0e1      	beq.n	8000e70 <__cmpsf2+0x1c>
 8000eac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <__aeabi_cfrcmple>:
 8000eb4:	4684      	mov	ip, r0
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	4661      	mov	r1, ip
 8000eba:	e7ff      	b.n	8000ebc <__aeabi_cfcmpeq>

08000ebc <__aeabi_cfcmpeq>:
 8000ebc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ebe:	f7ff ffc9 	bl	8000e54 <__cmpsf2>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	bf48      	it	mi
 8000ec6:	f110 0f00 	cmnmi.w	r0, #0
 8000eca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ecc <__aeabi_fcmpeq>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff fff4 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ed4:	bf0c      	ite	eq
 8000ed6:	2001      	moveq	r0, #1
 8000ed8:	2000      	movne	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_fcmplt>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffea 	bl	8000ebc <__aeabi_cfcmpeq>
 8000ee8:	bf34      	ite	cc
 8000eea:	2001      	movcc	r0, #1
 8000eec:	2000      	movcs	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmple>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffe0 	bl	8000ebc <__aeabi_cfcmpeq>
 8000efc:	bf94      	ite	ls
 8000efe:	2001      	movls	r0, #1
 8000f00:	2000      	movhi	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmpge>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffd2 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpgt>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffc8 	bl	8000eb4 <__aeabi_cfrcmple>
 8000f24:	bf34      	ite	cc
 8000f26:	2001      	movcc	r0, #1
 8000f28:	2000      	movcs	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_fcmpun>:
 8000f30:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f3c:	d102      	bne.n	8000f44 <__aeabi_fcmpun+0x14>
 8000f3e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f42:	d108      	bne.n	8000f56 <__aeabi_fcmpun+0x26>
 8000f44:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f48:	d102      	bne.n	8000f50 <__aeabi_fcmpun+0x20>
 8000f4a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f4e:	d102      	bne.n	8000f56 <__aeabi_fcmpun+0x26>
 8000f50:	f04f 0000 	mov.w	r0, #0
 8000f54:	4770      	bx	lr
 8000f56:	f04f 0001 	mov.w	r0, #1
 8000f5a:	4770      	bx	lr

08000f5c <__aeabi_f2uiz>:
 8000f5c:	0042      	lsls	r2, r0, #1
 8000f5e:	d20e      	bcs.n	8000f7e <__aeabi_f2uiz+0x22>
 8000f60:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f64:	d30b      	bcc.n	8000f7e <__aeabi_f2uiz+0x22>
 8000f66:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f6a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f6e:	d409      	bmi.n	8000f84 <__aeabi_f2uiz+0x28>
 8000f70:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f78:	fa23 f002 	lsr.w	r0, r3, r2
 8000f7c:	4770      	bx	lr
 8000f7e:	f04f 0000 	mov.w	r0, #0
 8000f82:	4770      	bx	lr
 8000f84:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f88:	d101      	bne.n	8000f8e <__aeabi_f2uiz+0x32>
 8000f8a:	0242      	lsls	r2, r0, #9
 8000f8c:	d102      	bne.n	8000f94 <__aeabi_f2uiz+0x38>
 8000f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f92:	4770      	bx	lr
 8000f94:	f04f 0000 	mov.w	r0, #0
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <plotData>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void plotData(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af02      	add	r7, sp, #8
	uint32_t pScaled,pMag;
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f000 fc4e 	bl	8001844 <SSD1306_Fill>

	for (int i =0;i<128;i++)
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	e020      	b.n	8000ff0 <plotData+0x54>
	{
		pScaled=(uint32_t)pDst[i];// >> 1  ;
 8000fae:	4a15      	ldr	r2, [pc, #84]	; (8001004 <plotData+0x68>)
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff ffd0 	bl	8000f5c <__aeabi_f2uiz>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	60bb      	str	r3, [r7, #8]
		pMag=(pScaled>64)?10:(64-pScaled);
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	2b40      	cmp	r3, #64	; 0x40
 8000fc4:	d803      	bhi.n	8000fce <plotData+0x32>
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8000fcc:	e000      	b.n	8000fd0 <plotData+0x34>
 8000fce:	230a      	movs	r3, #10
 8000fd0:	607b      	str	r3, [r7, #4]
		SSD1306_DrawLine(i,64,i,pMag,SSD1306_COLOR_WHITE);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	b298      	uxth	r0, r3
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	b299      	uxth	r1, r3
 8000fde:	2301      	movs	r3, #1
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	2140      	movs	r1, #64	; 0x40
 8000fe6:	f000 fca3 	bl	8001930 <SSD1306_DrawLine>
	for (int i =0;i<128;i++)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	3301      	adds	r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b7f      	cmp	r3, #127	; 0x7f
 8000ff4:	dddb      	ble.n	8000fae <plotData+0x12>
	}
    SSD1306_UpdateScreen();
 8000ff6:	f000 fbf7 	bl	80017e8 <SSD1306_UpdateScreen>
}
 8000ffa:	bf00      	nop
 8000ffc:	3710      	adds	r7, #16
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000498 	.word	0x20000498

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100e:	f000 fe07 	bl	8001c20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001012:	f000 f87d 	bl	8001110 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001016:	f000 f95b 	bl	80012d0 <MX_GPIO_Init>
  MX_DMA_Init();
 800101a:	f000 f93b 	bl	8001294 <MX_DMA_Init>
  MX_ADC1_Init();
 800101e:	f000 f8cd 	bl	80011bc <MX_ADC1_Init>
  MX_I2C1_Init();
 8001022:	f000 f909 	bl	8001238 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init(); // initialize the SSD1306 display
 8001026:	f000 fb1b 	bl	8001660 <SSD1306_Init>

  while ( arm_rfft_fast_init_f32(&S,FFT_SIZE) != ARM_MATH_SUCCESS );
 800102a:	bf00      	nop
 800102c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001030:	482e      	ldr	r0, [pc, #184]	; (80010ec <main+0xe4>)
 8001032:	f003 f963 	bl	80042fc <arm_rfft_fast_init_f32>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f7      	bne.n	800102c <main+0x24>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcRawData, ADC_SIZE);
 800103c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001040:	492b      	ldr	r1, [pc, #172]	; (80010f0 <main+0xe8>)
 8001042:	482c      	ldr	r0, [pc, #176]	; (80010f4 <main+0xec>)
 8001044:	f000 ff48 	bl	8001ed8 <HAL_ADC_Start_DMA>
  adcReadyFlag=0;
 8001048:	4b2b      	ldr	r3, [pc, #172]	; (80010f8 <main+0xf0>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(150);
 800104e:	2096      	movs	r0, #150	; 0x96
 8001050:	f000 fe48 	bl	8001ce4 <HAL_Delay>
	  if (adcReadyFlag==1)
 8001054:	4b28      	ldr	r3, [pc, #160]	; (80010f8 <main+0xf0>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d1f8      	bne.n	800104e <main+0x46>
	  {
		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001062:	4826      	ldr	r0, [pc, #152]	; (80010fc <main+0xf4>)
 8001064:	f001 fe68 	bl	8002d38 <HAL_GPIO_WritePin>
			  			  pSrc[i]=pSrc[i]*0.000805f;
			  		  }
			  k=0;
		  }
#else
		  for (int i=0; i<FFT_SIZE;i++)
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	e01c      	b.n	80010a8 <main+0xa0>
		  {
			  pSrc[i]=(float32_t) adcRawData[i];
 800106e:	4a20      	ldr	r2, [pc, #128]	; (80010f0 <main+0xe8>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fd3c 	bl	8000af4 <__aeabi_ui2f>
 800107c:	4601      	mov	r1, r0
 800107e:	4a20      	ldr	r2, [pc, #128]	; (8001100 <main+0xf8>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  pSrc[i]=pSrc[i]*0.000805f;
 8001086:	4a1e      	ldr	r2, [pc, #120]	; (8001100 <main+0xf8>)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108e:	491d      	ldr	r1, [pc, #116]	; (8001104 <main+0xfc>)
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fd87 	bl	8000ba4 <__aeabi_fmul>
 8001096:	4603      	mov	r3, r0
 8001098:	4619      	mov	r1, r3
 800109a:	4a19      	ldr	r2, [pc, #100]	; (8001100 <main+0xf8>)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		  for (int i=0; i<FFT_SIZE;i++)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3301      	adds	r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2bff      	cmp	r3, #255	; 0xff
 80010ac:	dddf      	ble.n	800106e <main+0x66>
		  }
#endif

		  /* do FFT */
		  arm_rfft_fast_f32(&S,pSrc, pBuff,0);
 80010ae:	2300      	movs	r3, #0
 80010b0:	4a15      	ldr	r2, [pc, #84]	; (8001108 <main+0x100>)
 80010b2:	4913      	ldr	r1, [pc, #76]	; (8001100 <main+0xf8>)
 80010b4:	480d      	ldr	r0, [pc, #52]	; (80010ec <main+0xe4>)
 80010b6:	f003 fa6f 	bl	8004598 <arm_rfft_fast_f32>
		  arm_cmplx_mag_f32(pBuff,pDst,FFT_SIZE);
 80010ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010be:	4913      	ldr	r1, [pc, #76]	; (800110c <main+0x104>)
 80010c0:	4811      	ldr	r0, [pc, #68]	; (8001108 <main+0x100>)
 80010c2:	f004 f817 	bl	80050f4 <arm_cmplx_mag_f32>

		  plotData();
 80010c6:	f7ff ff69 	bl	8000f9c <plotData>

		  adcReadyFlag=0;
 80010ca:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <main+0xf0>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]

		  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010d6:	4809      	ldr	r0, [pc, #36]	; (80010fc <main+0xf4>)
 80010d8:	f001 fe2e 	bl	8002d38 <HAL_GPIO_WritePin>
		  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcRawData, ADC_SIZE);
 80010dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e0:	4903      	ldr	r1, [pc, #12]	; (80010f0 <main+0xe8>)
 80010e2:	4804      	ldr	r0, [pc, #16]	; (80010f4 <main+0xec>)
 80010e4:	f000 fef8 	bl	8001ed8 <HAL_ADC_Start_DMA>
	  HAL_Delay(150);
 80010e8:	e7b1      	b.n	800104e <main+0x46>
 80010ea:	bf00      	nop
 80010ec:	200014ec 	.word	0x200014ec
 80010f0:	20000698 	.word	0x20000698
 80010f4:	20001504 	.word	0x20001504
 80010f8:	20001578 	.word	0x20001578
 80010fc:	40011000 	.word	0x40011000
 8001100:	200010ec 	.word	0x200010ec
 8001104:	3a5306a3 	.word	0x3a5306a3
 8001108:	200008ec 	.word	0x200008ec
 800110c:	20000498 	.word	0x20000498

08001110 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b094      	sub	sp, #80	; 0x50
 8001114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001116:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800111a:	2228      	movs	r2, #40	; 0x28
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fd8e 	bl	8005c40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001134:	1d3b      	adds	r3, r7, #4
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001140:	2302      	movs	r3, #2
 8001142:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001144:	2301      	movs	r3, #1
 8001146:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001148:	2310      	movs	r3, #16
 800114a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114c:	2302      	movs	r3, #2
 800114e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001150:	2300      	movs	r3, #0
 8001152:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001154:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001158:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800115e:	4618      	mov	r0, r3
 8001160:	f002 fb46 	bl	80037f0 <HAL_RCC_OscConfig>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800116a:	f000 f90d 	bl	8001388 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800116e:	230f      	movs	r3, #15
 8001170:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001172:	2302      	movs	r3, #2
 8001174:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800117e:	2300      	movs	r3, #0
 8001180:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	2101      	movs	r1, #1
 8001188:	4618      	mov	r0, r3
 800118a:	f002 fdb1 	bl	8003cf0 <HAL_RCC_ClockConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001194:	f000 f8f8 	bl	8001388 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001198:	2302      	movs	r3, #2
 800119a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800119c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80011a0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 ff2b 	bl	8004000 <HAL_RCCEx_PeriphCLKConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80011b0:	f000 f8ea 	bl	8001388 <Error_Handler>
  }
}
 80011b4:	bf00      	nop
 80011b6:	3750      	adds	r7, #80	; 0x50
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80011cc:	4b18      	ldr	r3, [pc, #96]	; (8001230 <MX_ADC1_Init+0x74>)
 80011ce:	4a19      	ldr	r2, [pc, #100]	; (8001234 <MX_ADC1_Init+0x78>)
 80011d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011d2:	4b17      	ldr	r3, [pc, #92]	; (8001230 <MX_ADC1_Init+0x74>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011d8:	4b15      	ldr	r3, [pc, #84]	; (8001230 <MX_ADC1_Init+0x74>)
 80011da:	2201      	movs	r2, #1
 80011dc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011de:	4b14      	ldr	r3, [pc, #80]	; (8001230 <MX_ADC1_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011e4:	4b12      	ldr	r3, [pc, #72]	; (8001230 <MX_ADC1_Init+0x74>)
 80011e6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ec:	4b10      	ldr	r3, [pc, #64]	; (8001230 <MX_ADC1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80011f2:	4b0f      	ldr	r3, [pc, #60]	; (8001230 <MX_ADC1_Init+0x74>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011f8:	480d      	ldr	r0, [pc, #52]	; (8001230 <MX_ADC1_Init+0x74>)
 80011fa:	f000 fd95 	bl	8001d28 <HAL_ADC_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001204:	f000 f8c0 	bl	8001388 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800120c:	2301      	movs	r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	4619      	mov	r1, r3
 8001218:	4805      	ldr	r0, [pc, #20]	; (8001230 <MX_ADC1_Init+0x74>)
 800121a:	f000 ff4d 	bl	80020b8 <HAL_ADC_ConfigChannel>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001224:	f000 f8b0 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001228:	bf00      	nop
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20001504 	.word	0x20001504
 8001234:	40012400 	.word	0x40012400

08001238 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800123c:	4b12      	ldr	r3, [pc, #72]	; (8001288 <MX_I2C1_Init+0x50>)
 800123e:	4a13      	ldr	r2, [pc, #76]	; (800128c <MX_I2C1_Init+0x54>)
 8001240:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <MX_I2C1_Init+0x50>)
 8001244:	4a12      	ldr	r2, [pc, #72]	; (8001290 <MX_I2C1_Init+0x58>)
 8001246:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <MX_I2C1_Init+0x50>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <MX_I2C1_Init+0x50>)
 8001250:	2200      	movs	r2, #0
 8001252:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001254:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <MX_I2C1_Init+0x50>)
 8001256:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800125a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <MX_I2C1_Init+0x50>)
 800125e:	2200      	movs	r2, #0
 8001260:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_I2C1_Init+0x50>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <MX_I2C1_Init+0x50>)
 800126a:	2200      	movs	r2, #0
 800126c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <MX_I2C1_Init+0x50>)
 8001270:	2200      	movs	r2, #0
 8001272:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001274:	4804      	ldr	r0, [pc, #16]	; (8001288 <MX_I2C1_Init+0x50>)
 8001276:	f001 fd77 	bl	8002d68 <HAL_I2C_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001280:	f000 f882 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	20000898 	.word	0x20000898
 800128c:	40005400 	.word	0x40005400
 8001290:	000186a0 	.word	0x000186a0

08001294 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800129a:	4b0c      	ldr	r3, [pc, #48]	; (80012cc <MX_DMA_Init+0x38>)
 800129c:	695b      	ldr	r3, [r3, #20]
 800129e:	4a0b      	ldr	r2, [pc, #44]	; (80012cc <MX_DMA_Init+0x38>)
 80012a0:	f043 0301 	orr.w	r3, r3, #1
 80012a4:	6153      	str	r3, [r2, #20]
 80012a6:	4b09      	ldr	r3, [pc, #36]	; (80012cc <MX_DMA_Init+0x38>)
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2100      	movs	r1, #0
 80012b6:	200b      	movs	r0, #11
 80012b8:	f001 f9bf 	bl	800263a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012bc:	200b      	movs	r0, #11
 80012be:	f001 f9d8 	bl	8002672 <HAL_NVIC_EnableIRQ>

}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	40021000 	.word	0x40021000

080012d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e4:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <MX_GPIO_Init+0x90>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	4a1d      	ldr	r2, [pc, #116]	; (8001360 <MX_GPIO_Init+0x90>)
 80012ea:	f043 0310 	orr.w	r3, r3, #16
 80012ee:	6193      	str	r3, [r2, #24]
 80012f0:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <MX_GPIO_Init+0x90>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	f003 0310 	and.w	r3, r3, #16
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fc:	4b18      	ldr	r3, [pc, #96]	; (8001360 <MX_GPIO_Init+0x90>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	4a17      	ldr	r2, [pc, #92]	; (8001360 <MX_GPIO_Init+0x90>)
 8001302:	f043 0304 	orr.w	r3, r3, #4
 8001306:	6193      	str	r3, [r2, #24]
 8001308:	4b15      	ldr	r3, [pc, #84]	; (8001360 <MX_GPIO_Init+0x90>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	f003 0304 	and.w	r3, r3, #4
 8001310:	60bb      	str	r3, [r7, #8]
 8001312:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001314:	4b12      	ldr	r3, [pc, #72]	; (8001360 <MX_GPIO_Init+0x90>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	4a11      	ldr	r2, [pc, #68]	; (8001360 <MX_GPIO_Init+0x90>)
 800131a:	f043 0308 	orr.w	r3, r3, #8
 800131e:	6193      	str	r3, [r2, #24]
 8001320:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <MX_GPIO_Init+0x90>)
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001332:	480c      	ldr	r0, [pc, #48]	; (8001364 <MX_GPIO_Init+0x94>)
 8001334:	f001 fd00 	bl	8002d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001338:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800133c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133e:	2301      	movs	r3, #1
 8001340:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001346:	2302      	movs	r3, #2
 8001348:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800134a:	f107 0310 	add.w	r3, r7, #16
 800134e:	4619      	mov	r1, r3
 8001350:	4804      	ldr	r0, [pc, #16]	; (8001364 <MX_GPIO_Init+0x94>)
 8001352:	f001 fb97 	bl	8002a84 <HAL_GPIO_Init>

}
 8001356:	bf00      	nop
 8001358:	3720      	adds	r7, #32
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40021000 	.word	0x40021000
 8001364:	40011000 	.word	0x40011000

08001368 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

//	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	__NOP();
 8001370:	bf00      	nop
	adcReadyFlag=1;
 8001372:	4b04      	ldr	r3, [pc, #16]	; (8001384 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
//  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	20001578 	.word	0x20001578

08001388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <HAL_MspInit+0x5c>)
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	4a14      	ldr	r2, [pc, #80]	; (80013f0 <HAL_MspInit+0x5c>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6193      	str	r3, [r2, #24]
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <HAL_MspInit+0x5c>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <HAL_MspInit+0x5c>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	4a0e      	ldr	r2, [pc, #56]	; (80013f0 <HAL_MspInit+0x5c>)
 80013b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013bc:	61d3      	str	r3, [r2, #28]
 80013be:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <HAL_MspInit+0x5c>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <HAL_MspInit+0x60>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <HAL_MspInit+0x60>)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e6:	bf00      	nop
 80013e8:	3714      	adds	r7, #20
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40010000 	.word	0x40010000

080013f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001400:	f107 0310 	add.w	r3, r7, #16
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a28      	ldr	r2, [pc, #160]	; (80014b4 <HAL_ADC_MspInit+0xbc>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d149      	bne.n	80014ac <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001418:	4b27      	ldr	r3, [pc, #156]	; (80014b8 <HAL_ADC_MspInit+0xc0>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	4a26      	ldr	r2, [pc, #152]	; (80014b8 <HAL_ADC_MspInit+0xc0>)
 800141e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001422:	6193      	str	r3, [r2, #24]
 8001424:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <HAL_ADC_MspInit+0xc0>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001430:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <HAL_ADC_MspInit+0xc0>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	4a20      	ldr	r2, [pc, #128]	; (80014b8 <HAL_ADC_MspInit+0xc0>)
 8001436:	f043 0304 	orr.w	r3, r3, #4
 800143a:	6193      	str	r3, [r2, #24]
 800143c:	4b1e      	ldr	r3, [pc, #120]	; (80014b8 <HAL_ADC_MspInit+0xc0>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001448:	2301      	movs	r3, #1
 800144a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800144c:	2303      	movs	r3, #3
 800144e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001450:	f107 0310 	add.w	r3, r7, #16
 8001454:	4619      	mov	r1, r3
 8001456:	4819      	ldr	r0, [pc, #100]	; (80014bc <HAL_ADC_MspInit+0xc4>)
 8001458:	f001 fb14 	bl	8002a84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800145c:	4b18      	ldr	r3, [pc, #96]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 800145e:	4a19      	ldr	r2, [pc, #100]	; (80014c4 <HAL_ADC_MspInit+0xcc>)
 8001460:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001462:	4b17      	ldr	r3, [pc, #92]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 8001464:	2200      	movs	r2, #0
 8001466:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001468:	4b15      	ldr	r3, [pc, #84]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800146e:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 8001470:	2280      	movs	r2, #128	; 0x80
 8001472:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001474:	4b12      	ldr	r3, [pc, #72]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 8001476:	f44f 7280 	mov.w	r2, #256	; 0x100
 800147a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800147c:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 800147e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001482:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001484:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 8001486:	2200      	movs	r2, #0
 8001488:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800148a:	4b0d      	ldr	r3, [pc, #52]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 800148c:	2200      	movs	r2, #0
 800148e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001490:	480b      	ldr	r0, [pc, #44]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 8001492:	f001 f909 	bl	80026a8 <HAL_DMA_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800149c:	f7ff ff74 	bl	8001388 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	4a07      	ldr	r2, [pc, #28]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 80014a4:	621a      	str	r2, [r3, #32]
 80014a6:	4a06      	ldr	r2, [pc, #24]	; (80014c0 <HAL_ADC_MspInit+0xc8>)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80014ac:	bf00      	nop
 80014ae:	3720      	adds	r7, #32
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40012400 	.word	0x40012400
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40010800 	.word	0x40010800
 80014c0:	20001534 	.word	0x20001534
 80014c4:	40020008 	.word	0x40020008

080014c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a15      	ldr	r2, [pc, #84]	; (8001538 <HAL_I2C_MspInit+0x70>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d123      	bne.n	8001530 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e8:	4b14      	ldr	r3, [pc, #80]	; (800153c <HAL_I2C_MspInit+0x74>)
 80014ea:	699b      	ldr	r3, [r3, #24]
 80014ec:	4a13      	ldr	r2, [pc, #76]	; (800153c <HAL_I2C_MspInit+0x74>)
 80014ee:	f043 0308 	orr.w	r3, r3, #8
 80014f2:	6193      	str	r3, [r2, #24]
 80014f4:	4b11      	ldr	r3, [pc, #68]	; (800153c <HAL_I2C_MspInit+0x74>)
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	f003 0308 	and.w	r3, r3, #8
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001500:	23c0      	movs	r3, #192	; 0xc0
 8001502:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001504:	2312      	movs	r3, #18
 8001506:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001508:	2303      	movs	r3, #3
 800150a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	4619      	mov	r1, r3
 8001512:	480b      	ldr	r0, [pc, #44]	; (8001540 <HAL_I2C_MspInit+0x78>)
 8001514:	f001 fab6 	bl	8002a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <HAL_I2C_MspInit+0x74>)
 800151a:	69db      	ldr	r3, [r3, #28]
 800151c:	4a07      	ldr	r2, [pc, #28]	; (800153c <HAL_I2C_MspInit+0x74>)
 800151e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001522:	61d3      	str	r3, [r2, #28]
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <HAL_I2C_MspInit+0x74>)
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001530:	bf00      	nop
 8001532:	3720      	adds	r7, #32
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40005400 	.word	0x40005400
 800153c:	40021000 	.word	0x40021000
 8001540:	40010c00 	.word	0x40010c00

08001544 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001554:	e7fe      	b.n	8001554 <HardFault_Handler+0x4>

08001556 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001556:	b480      	push	{r7}
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800155a:	e7fe      	b.n	800155a <MemManage_Handler+0x4>

0800155c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001560:	e7fe      	b.n	8001560 <BusFault_Handler+0x4>

08001562 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001562:	b480      	push	{r7}
 8001564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001566:	e7fe      	b.n	8001566 <UsageFault_Handler+0x4>

08001568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001584:	bf00      	nop
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr

0800158c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001590:	f000 fb8c 	bl	8001cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}

08001598 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800159c:	4802      	ldr	r0, [pc, #8]	; (80015a8 <DMA1_Channel1_IRQHandler+0x10>)
 800159e:	f001 f93d 	bl	800281c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20001534 	.word	0x20001534

080015ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <SystemInit+0x5c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a14      	ldr	r2, [pc, #80]	; (8001608 <SystemInit+0x5c>)
 80015b6:	f043 0301 	orr.w	r3, r3, #1
 80015ba:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <SystemInit+0x5c>)
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	4911      	ldr	r1, [pc, #68]	; (8001608 <SystemInit+0x5c>)
 80015c2:	4b12      	ldr	r3, [pc, #72]	; (800160c <SystemInit+0x60>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <SystemInit+0x5c>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a0e      	ldr	r2, [pc, #56]	; (8001608 <SystemInit+0x5c>)
 80015ce:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80015d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015d6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80015d8:	4b0b      	ldr	r3, [pc, #44]	; (8001608 <SystemInit+0x5c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <SystemInit+0x5c>)
 80015de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015e2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <SystemInit+0x5c>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	4a07      	ldr	r2, [pc, #28]	; (8001608 <SystemInit+0x5c>)
 80015ea:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80015ee:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <SystemInit+0x5c>)
 80015f2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80015f6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80015f8:	4b05      	ldr	r3, [pc, #20]	; (8001610 <SystemInit+0x64>)
 80015fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015fe:	609a      	str	r2, [r3, #8]
#endif 
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	40021000 	.word	0x40021000
 800160c:	f8ff0000 	.word	0xf8ff0000
 8001610:	e000ed00 	.word	0xe000ed00

08001614 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001614:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001616:	e003      	b.n	8001620 <LoopCopyDataInit>

08001618 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001618:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800161a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800161c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800161e:	3104      	adds	r1, #4

08001620 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001620:	480a      	ldr	r0, [pc, #40]	; (800164c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001622:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001624:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001626:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001628:	d3f6      	bcc.n	8001618 <CopyDataInit>
  ldr r2, =_sbss
 800162a:	4a0a      	ldr	r2, [pc, #40]	; (8001654 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800162c:	e002      	b.n	8001634 <LoopFillZerobss>

0800162e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800162e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001630:	f842 3b04 	str.w	r3, [r2], #4

08001634 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001636:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001638:	d3f9      	bcc.n	800162e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800163a:	f7ff ffb7 	bl	80015ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800163e:	f004 fadb 	bl	8005bf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001642:	f7ff fce1 	bl	8001008 <main>
  bx lr
 8001646:	4770      	bx	lr
  ldr r3, =_sidata
 8001648:	08018dcc 	.word	0x08018dcc
  ldr r0, =_sdata
 800164c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001650:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 8001654:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8001658:	20001580 	.word	0x20001580

0800165c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC1_2_IRQHandler>
	...

08001660 <SSD1306_Init>:
//}




uint8_t SSD1306_Init(void) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001666:	f000 fa5f 	bl	8001b28 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800166a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800166e:	2201      	movs	r2, #1
 8001670:	2178      	movs	r1, #120	; 0x78
 8001672:	485b      	ldr	r0, [pc, #364]	; (80017e0 <SSD1306_Init+0x180>)
 8001674:	f001 fd9e 	bl	80031b4 <HAL_I2C_IsDeviceReady>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800167e:	2300      	movs	r3, #0
 8001680:	e0a9      	b.n	80017d6 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001682:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001686:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001688:	e002      	b.n	8001690 <SSD1306_Init+0x30>
		p--;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3b01      	subs	r3, #1
 800168e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f9      	bne.n	800168a <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001696:	22ae      	movs	r2, #174	; 0xae
 8001698:	2100      	movs	r1, #0
 800169a:	2078      	movs	r0, #120	; 0x78
 800169c:	f000 faa2 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80016a0:	2220      	movs	r2, #32
 80016a2:	2100      	movs	r1, #0
 80016a4:	2078      	movs	r0, #120	; 0x78
 80016a6:	f000 fa9d 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80016aa:	2210      	movs	r2, #16
 80016ac:	2100      	movs	r1, #0
 80016ae:	2078      	movs	r0, #120	; 0x78
 80016b0:	f000 fa98 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016b4:	22b0      	movs	r2, #176	; 0xb0
 80016b6:	2100      	movs	r1, #0
 80016b8:	2078      	movs	r0, #120	; 0x78
 80016ba:	f000 fa93 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80016be:	22c8      	movs	r2, #200	; 0xc8
 80016c0:	2100      	movs	r1, #0
 80016c2:	2078      	movs	r0, #120	; 0x78
 80016c4:	f000 fa8e 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80016c8:	2200      	movs	r2, #0
 80016ca:	2100      	movs	r1, #0
 80016cc:	2078      	movs	r0, #120	; 0x78
 80016ce:	f000 fa89 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80016d2:	2210      	movs	r2, #16
 80016d4:	2100      	movs	r1, #0
 80016d6:	2078      	movs	r0, #120	; 0x78
 80016d8:	f000 fa84 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80016dc:	2240      	movs	r2, #64	; 0x40
 80016de:	2100      	movs	r1, #0
 80016e0:	2078      	movs	r0, #120	; 0x78
 80016e2:	f000 fa7f 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80016e6:	2281      	movs	r2, #129	; 0x81
 80016e8:	2100      	movs	r1, #0
 80016ea:	2078      	movs	r0, #120	; 0x78
 80016ec:	f000 fa7a 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80016f0:	22ff      	movs	r2, #255	; 0xff
 80016f2:	2100      	movs	r1, #0
 80016f4:	2078      	movs	r0, #120	; 0x78
 80016f6:	f000 fa75 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80016fa:	22a1      	movs	r2, #161	; 0xa1
 80016fc:	2100      	movs	r1, #0
 80016fe:	2078      	movs	r0, #120	; 0x78
 8001700:	f000 fa70 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001704:	22a6      	movs	r2, #166	; 0xa6
 8001706:	2100      	movs	r1, #0
 8001708:	2078      	movs	r0, #120	; 0x78
 800170a:	f000 fa6b 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800170e:	22a8      	movs	r2, #168	; 0xa8
 8001710:	2100      	movs	r1, #0
 8001712:	2078      	movs	r0, #120	; 0x78
 8001714:	f000 fa66 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001718:	223f      	movs	r2, #63	; 0x3f
 800171a:	2100      	movs	r1, #0
 800171c:	2078      	movs	r0, #120	; 0x78
 800171e:	f000 fa61 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001722:	22a4      	movs	r2, #164	; 0xa4
 8001724:	2100      	movs	r1, #0
 8001726:	2078      	movs	r0, #120	; 0x78
 8001728:	f000 fa5c 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800172c:	22d3      	movs	r2, #211	; 0xd3
 800172e:	2100      	movs	r1, #0
 8001730:	2078      	movs	r0, #120	; 0x78
 8001732:	f000 fa57 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001736:	2200      	movs	r2, #0
 8001738:	2100      	movs	r1, #0
 800173a:	2078      	movs	r0, #120	; 0x78
 800173c:	f000 fa52 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001740:	22d5      	movs	r2, #213	; 0xd5
 8001742:	2100      	movs	r1, #0
 8001744:	2078      	movs	r0, #120	; 0x78
 8001746:	f000 fa4d 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800174a:	22f0      	movs	r2, #240	; 0xf0
 800174c:	2100      	movs	r1, #0
 800174e:	2078      	movs	r0, #120	; 0x78
 8001750:	f000 fa48 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001754:	22d9      	movs	r2, #217	; 0xd9
 8001756:	2100      	movs	r1, #0
 8001758:	2078      	movs	r0, #120	; 0x78
 800175a:	f000 fa43 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800175e:	2222      	movs	r2, #34	; 0x22
 8001760:	2100      	movs	r1, #0
 8001762:	2078      	movs	r0, #120	; 0x78
 8001764:	f000 fa3e 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001768:	22da      	movs	r2, #218	; 0xda
 800176a:	2100      	movs	r1, #0
 800176c:	2078      	movs	r0, #120	; 0x78
 800176e:	f000 fa39 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001772:	2212      	movs	r2, #18
 8001774:	2100      	movs	r1, #0
 8001776:	2078      	movs	r0, #120	; 0x78
 8001778:	f000 fa34 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 800177c:	22db      	movs	r2, #219	; 0xdb
 800177e:	2100      	movs	r1, #0
 8001780:	2078      	movs	r0, #120	; 0x78
 8001782:	f000 fa2f 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001786:	2220      	movs	r2, #32
 8001788:	2100      	movs	r1, #0
 800178a:	2078      	movs	r0, #120	; 0x78
 800178c:	f000 fa2a 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001790:	228d      	movs	r2, #141	; 0x8d
 8001792:	2100      	movs	r1, #0
 8001794:	2078      	movs	r0, #120	; 0x78
 8001796:	f000 fa25 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800179a:	2214      	movs	r2, #20
 800179c:	2100      	movs	r1, #0
 800179e:	2078      	movs	r0, #120	; 0x78
 80017a0:	f000 fa20 	bl	8001be4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80017a4:	22af      	movs	r2, #175	; 0xaf
 80017a6:	2100      	movs	r1, #0
 80017a8:	2078      	movs	r0, #120	; 0x78
 80017aa:	f000 fa1b 	bl	8001be4 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80017ae:	222e      	movs	r2, #46	; 0x2e
 80017b0:	2100      	movs	r1, #0
 80017b2:	2078      	movs	r0, #120	; 0x78
 80017b4:	f000 fa16 	bl	8001be4 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80017b8:	2000      	movs	r0, #0
 80017ba:	f000 f843 	bl	8001844 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80017be:	f000 f813 	bl	80017e8 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <SSD1306_Init+0x184>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80017c8:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <SSD1306_Init+0x184>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80017ce:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <SSD1306_Init+0x184>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80017d4:	2301      	movs	r3, #1
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000898 	.word	0x20000898
 80017e4:	20000490 	.word	0x20000490

080017e8 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80017ee:	2300      	movs	r3, #0
 80017f0:	71fb      	strb	r3, [r7, #7]
 80017f2:	e01d      	b.n	8001830 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80017f4:	79fb      	ldrb	r3, [r7, #7]
 80017f6:	3b50      	subs	r3, #80	; 0x50
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	461a      	mov	r2, r3
 80017fc:	2100      	movs	r1, #0
 80017fe:	2078      	movs	r0, #120	; 0x78
 8001800:	f000 f9f0 	bl	8001be4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001804:	2200      	movs	r2, #0
 8001806:	2100      	movs	r1, #0
 8001808:	2078      	movs	r0, #120	; 0x78
 800180a:	f000 f9eb 	bl	8001be4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800180e:	2210      	movs	r2, #16
 8001810:	2100      	movs	r1, #0
 8001812:	2078      	movs	r0, #120	; 0x78
 8001814:	f000 f9e6 	bl	8001be4 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	01db      	lsls	r3, r3, #7
 800181c:	4a08      	ldr	r2, [pc, #32]	; (8001840 <SSD1306_UpdateScreen+0x58>)
 800181e:	441a      	add	r2, r3
 8001820:	2380      	movs	r3, #128	; 0x80
 8001822:	2140      	movs	r1, #64	; 0x40
 8001824:	2078      	movs	r0, #120	; 0x78
 8001826:	f000 f993 	bl	8001b50 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	3301      	adds	r3, #1
 800182e:	71fb      	strb	r3, [r7, #7]
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	2b07      	cmp	r3, #7
 8001834:	d9de      	bls.n	80017f4 <SSD1306_UpdateScreen+0xc>
	}
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20000090 	.word	0x20000090

08001844 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	4603      	mov	r3, r0
 800184c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <SSD1306_Fill+0x14>
 8001854:	2300      	movs	r3, #0
 8001856:	e000      	b.n	800185a <SSD1306_Fill+0x16>
 8001858:	23ff      	movs	r3, #255	; 0xff
 800185a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800185e:	4619      	mov	r1, r3
 8001860:	4803      	ldr	r0, [pc, #12]	; (8001870 <SSD1306_Fill+0x2c>)
 8001862:	f004 f9ed 	bl	8005c40 <memset>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000090 	.word	0x20000090

08001874 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	4603      	mov	r3, r0
 800187c:	80fb      	strh	r3, [r7, #6]
 800187e:	460b      	mov	r3, r1
 8001880:	80bb      	strh	r3, [r7, #4]
 8001882:	4613      	mov	r3, r2
 8001884:	70fb      	strb	r3, [r7, #3]
	if (
 8001886:	88fb      	ldrh	r3, [r7, #6]
 8001888:	2b7f      	cmp	r3, #127	; 0x7f
 800188a:	d848      	bhi.n	800191e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 800188c:	88bb      	ldrh	r3, [r7, #4]
 800188e:	2b3f      	cmp	r3, #63	; 0x3f
 8001890:	d845      	bhi.n	800191e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001892:	4b25      	ldr	r3, [pc, #148]	; (8001928 <SSD1306_DrawPixel+0xb4>)
 8001894:	791b      	ldrb	r3, [r3, #4]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d006      	beq.n	80018a8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800189a:	78fb      	ldrb	r3, [r7, #3]
 800189c:	2b00      	cmp	r3, #0
 800189e:	bf0c      	ite	eq
 80018a0:	2301      	moveq	r3, #1
 80018a2:	2300      	movne	r3, #0
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d11a      	bne.n	80018e4 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80018ae:	88fa      	ldrh	r2, [r7, #6]
 80018b0:	88bb      	ldrh	r3, [r7, #4]
 80018b2:	08db      	lsrs	r3, r3, #3
 80018b4:	b298      	uxth	r0, r3
 80018b6:	4603      	mov	r3, r0
 80018b8:	01db      	lsls	r3, r3, #7
 80018ba:	4413      	add	r3, r2
 80018bc:	4a1b      	ldr	r2, [pc, #108]	; (800192c <SSD1306_DrawPixel+0xb8>)
 80018be:	5cd3      	ldrb	r3, [r2, r3]
 80018c0:	b25a      	sxtb	r2, r3
 80018c2:	88bb      	ldrh	r3, [r7, #4]
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	2101      	movs	r1, #1
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	4313      	orrs	r3, r2
 80018d2:	b259      	sxtb	r1, r3
 80018d4:	88fa      	ldrh	r2, [r7, #6]
 80018d6:	4603      	mov	r3, r0
 80018d8:	01db      	lsls	r3, r3, #7
 80018da:	4413      	add	r3, r2
 80018dc:	b2c9      	uxtb	r1, r1
 80018de:	4a13      	ldr	r2, [pc, #76]	; (800192c <SSD1306_DrawPixel+0xb8>)
 80018e0:	54d1      	strb	r1, [r2, r3]
 80018e2:	e01d      	b.n	8001920 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80018e4:	88fa      	ldrh	r2, [r7, #6]
 80018e6:	88bb      	ldrh	r3, [r7, #4]
 80018e8:	08db      	lsrs	r3, r3, #3
 80018ea:	b298      	uxth	r0, r3
 80018ec:	4603      	mov	r3, r0
 80018ee:	01db      	lsls	r3, r3, #7
 80018f0:	4413      	add	r3, r2
 80018f2:	4a0e      	ldr	r2, [pc, #56]	; (800192c <SSD1306_DrawPixel+0xb8>)
 80018f4:	5cd3      	ldrb	r3, [r2, r3]
 80018f6:	b25a      	sxtb	r2, r3
 80018f8:	88bb      	ldrh	r3, [r7, #4]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	2101      	movs	r1, #1
 8001900:	fa01 f303 	lsl.w	r3, r1, r3
 8001904:	b25b      	sxtb	r3, r3
 8001906:	43db      	mvns	r3, r3
 8001908:	b25b      	sxtb	r3, r3
 800190a:	4013      	ands	r3, r2
 800190c:	b259      	sxtb	r1, r3
 800190e:	88fa      	ldrh	r2, [r7, #6]
 8001910:	4603      	mov	r3, r0
 8001912:	01db      	lsls	r3, r3, #7
 8001914:	4413      	add	r3, r2
 8001916:	b2c9      	uxtb	r1, r1
 8001918:	4a04      	ldr	r2, [pc, #16]	; (800192c <SSD1306_DrawPixel+0xb8>)
 800191a:	54d1      	strb	r1, [r2, r3]
 800191c:	e000      	b.n	8001920 <SSD1306_DrawPixel+0xac>
		return;
 800191e:	bf00      	nop
	}
}
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr
 8001928:	20000490 	.word	0x20000490
 800192c:	20000090 	.word	0x20000090

08001930 <SSD1306_DrawLine>:
	/* Everything OK, zero should be returned */
	return *str;
}
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8001930:	b590      	push	{r4, r7, lr}
 8001932:	b087      	sub	sp, #28
 8001934:	af00      	add	r7, sp, #0
 8001936:	4604      	mov	r4, r0
 8001938:	4608      	mov	r0, r1
 800193a:	4611      	mov	r1, r2
 800193c:	461a      	mov	r2, r3
 800193e:	4623      	mov	r3, r4
 8001940:	80fb      	strh	r3, [r7, #6]
 8001942:	4603      	mov	r3, r0
 8001944:	80bb      	strh	r3, [r7, #4]
 8001946:	460b      	mov	r3, r1
 8001948:	807b      	strh	r3, [r7, #2]
 800194a:	4613      	mov	r3, r2
 800194c:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 800194e:	88fb      	ldrh	r3, [r7, #6]
 8001950:	2b7f      	cmp	r3, #127	; 0x7f
 8001952:	d901      	bls.n	8001958 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8001954:	237f      	movs	r3, #127	; 0x7f
 8001956:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8001958:	887b      	ldrh	r3, [r7, #2]
 800195a:	2b7f      	cmp	r3, #127	; 0x7f
 800195c:	d901      	bls.n	8001962 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 800195e:	237f      	movs	r3, #127	; 0x7f
 8001960:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8001962:	88bb      	ldrh	r3, [r7, #4]
 8001964:	2b3f      	cmp	r3, #63	; 0x3f
 8001966:	d901      	bls.n	800196c <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8001968:	233f      	movs	r3, #63	; 0x3f
 800196a:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 800196c:	883b      	ldrh	r3, [r7, #0]
 800196e:	2b3f      	cmp	r3, #63	; 0x3f
 8001970:	d901      	bls.n	8001976 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8001972:	233f      	movs	r3, #63	; 0x3f
 8001974:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 8001976:	88fa      	ldrh	r2, [r7, #6]
 8001978:	887b      	ldrh	r3, [r7, #2]
 800197a:	429a      	cmp	r2, r3
 800197c:	d205      	bcs.n	800198a <SSD1306_DrawLine+0x5a>
 800197e:	887a      	ldrh	r2, [r7, #2]
 8001980:	88fb      	ldrh	r3, [r7, #6]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	b29b      	uxth	r3, r3
 8001986:	b21b      	sxth	r3, r3
 8001988:	e004      	b.n	8001994 <SSD1306_DrawLine+0x64>
 800198a:	88fa      	ldrh	r2, [r7, #6]
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	b29b      	uxth	r3, r3
 8001992:	b21b      	sxth	r3, r3
 8001994:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001996:	88ba      	ldrh	r2, [r7, #4]
 8001998:	883b      	ldrh	r3, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d205      	bcs.n	80019aa <SSD1306_DrawLine+0x7a>
 800199e:	883a      	ldrh	r2, [r7, #0]
 80019a0:	88bb      	ldrh	r3, [r7, #4]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	b21b      	sxth	r3, r3
 80019a8:	e004      	b.n	80019b4 <SSD1306_DrawLine+0x84>
 80019aa:	88ba      	ldrh	r2, [r7, #4]
 80019ac:	883b      	ldrh	r3, [r7, #0]
 80019ae:	1ad3      	subs	r3, r2, r3
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 80019b6:	88fa      	ldrh	r2, [r7, #6]
 80019b8:	887b      	ldrh	r3, [r7, #2]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d201      	bcs.n	80019c2 <SSD1306_DrawLine+0x92>
 80019be:	2301      	movs	r3, #1
 80019c0:	e001      	b.n	80019c6 <SSD1306_DrawLine+0x96>
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295
 80019c6:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 80019c8:	88ba      	ldrh	r2, [r7, #4]
 80019ca:	883b      	ldrh	r3, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d201      	bcs.n	80019d4 <SSD1306_DrawLine+0xa4>
 80019d0:	2301      	movs	r3, #1
 80019d2:	e001      	b.n	80019d8 <SSD1306_DrawLine+0xa8>
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 80019da:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80019de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	dd06      	ble.n	80019f4 <SSD1306_DrawLine+0xc4>
 80019e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019ea:	0fda      	lsrs	r2, r3, #31
 80019ec:	4413      	add	r3, r2
 80019ee:	105b      	asrs	r3, r3, #1
 80019f0:	b21b      	sxth	r3, r3
 80019f2:	e006      	b.n	8001a02 <SSD1306_DrawLine+0xd2>
 80019f4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019f8:	425b      	negs	r3, r3
 80019fa:	0fda      	lsrs	r2, r3, #31
 80019fc:	4413      	add	r3, r2
 80019fe:	105b      	asrs	r3, r3, #1
 8001a00:	b21b      	sxth	r3, r3
 8001a02:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001a04:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d129      	bne.n	8001a60 <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8001a0c:	883a      	ldrh	r2, [r7, #0]
 8001a0e:	88bb      	ldrh	r3, [r7, #4]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d205      	bcs.n	8001a20 <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8001a14:	883b      	ldrh	r3, [r7, #0]
 8001a16:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001a18:	88bb      	ldrh	r3, [r7, #4]
 8001a1a:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001a1c:	893b      	ldrh	r3, [r7, #8]
 8001a1e:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001a20:	887a      	ldrh	r2, [r7, #2]
 8001a22:	88fb      	ldrh	r3, [r7, #6]
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d205      	bcs.n	8001a34 <SSD1306_DrawLine+0x104>
			tmp = x1;
 8001a28:	887b      	ldrh	r3, [r7, #2]
 8001a2a:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001a2c:	88fb      	ldrh	r3, [r7, #6]
 8001a2e:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a30:	893b      	ldrh	r3, [r7, #8]
 8001a32:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001a34:	88bb      	ldrh	r3, [r7, #4]
 8001a36:	82bb      	strh	r3, [r7, #20]
 8001a38:	e00c      	b.n	8001a54 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8001a3a:	8ab9      	ldrh	r1, [r7, #20]
 8001a3c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a40:	88fb      	ldrh	r3, [r7, #6]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff ff16 	bl	8001874 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001a48:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	3301      	adds	r3, #1
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	82bb      	strh	r3, [r7, #20]
 8001a54:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a58:	883b      	ldrh	r3, [r7, #0]
 8001a5a:	429a      	cmp	r2, r3
 8001a5c:	dded      	ble.n	8001a3a <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8001a5e:	e05f      	b.n	8001b20 <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 8001a60:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d129      	bne.n	8001abc <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8001a68:	883a      	ldrh	r2, [r7, #0]
 8001a6a:	88bb      	ldrh	r3, [r7, #4]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d205      	bcs.n	8001a7c <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8001a70:	883b      	ldrh	r3, [r7, #0]
 8001a72:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001a74:	88bb      	ldrh	r3, [r7, #4]
 8001a76:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001a78:	893b      	ldrh	r3, [r7, #8]
 8001a7a:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001a7c:	887a      	ldrh	r2, [r7, #2]
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d205      	bcs.n	8001a90 <SSD1306_DrawLine+0x160>
			tmp = x1;
 8001a84:	887b      	ldrh	r3, [r7, #2]
 8001a86:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001a88:	88fb      	ldrh	r3, [r7, #6]
 8001a8a:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a8c:	893b      	ldrh	r3, [r7, #8]
 8001a8e:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	82bb      	strh	r3, [r7, #20]
 8001a94:	e00c      	b.n	8001ab0 <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001a96:	8abb      	ldrh	r3, [r7, #20]
 8001a98:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a9c:	88b9      	ldrh	r1, [r7, #4]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fee8 	bl	8001874 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001aa4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	3301      	adds	r3, #1
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	82bb      	strh	r3, [r7, #20]
 8001ab0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001ab4:	887b      	ldrh	r3, [r7, #2]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	dded      	ble.n	8001a96 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 8001aba:	e031      	b.n	8001b20 <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8001abc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001ac0:	88b9      	ldrh	r1, [r7, #4]
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff fed5 	bl	8001874 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001aca:	88fa      	ldrh	r2, [r7, #6]
 8001acc:	887b      	ldrh	r3, [r7, #2]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d103      	bne.n	8001ada <SSD1306_DrawLine+0x1aa>
 8001ad2:	88ba      	ldrh	r2, [r7, #4]
 8001ad4:	883b      	ldrh	r3, [r7, #0]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d021      	beq.n	8001b1e <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8001ada:	8afb      	ldrh	r3, [r7, #22]
 8001adc:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001ade:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ae2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ae6:	425b      	negs	r3, r3
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	dd08      	ble.n	8001afe <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8001aec:	8afa      	ldrh	r2, [r7, #22]
 8001aee:	8a3b      	ldrh	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001af6:	89fa      	ldrh	r2, [r7, #14]
 8001af8:	88fb      	ldrh	r3, [r7, #6]
 8001afa:	4413      	add	r3, r2
 8001afc:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001afe:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001b02:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	dad8      	bge.n	8001abc <SSD1306_DrawLine+0x18c>
			err += dx;
 8001b0a:	8afa      	ldrh	r2, [r7, #22]
 8001b0c:	8a7b      	ldrh	r3, [r7, #18]
 8001b0e:	4413      	add	r3, r2
 8001b10:	b29b      	uxth	r3, r3
 8001b12:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001b14:	89ba      	ldrh	r2, [r7, #12]
 8001b16:	88bb      	ldrh	r3, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8001b1c:	e7ce      	b.n	8001abc <SSD1306_DrawLine+0x18c>
			break;
 8001b1e:	bf00      	nop
		} 
	}
}
 8001b20:	371c      	adds	r7, #28
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd90      	pop	{r4, r7, pc}
	...

08001b28 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001b2e:	4b07      	ldr	r3, [pc, #28]	; (8001b4c <ssd1306_I2C_Init+0x24>)
 8001b30:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001b32:	e002      	b.n	8001b3a <ssd1306_I2C_Init+0x12>
		p--;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3b01      	subs	r3, #1
 8001b38:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1f9      	bne.n	8001b34 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bc80      	pop	{r7}
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	0003d090 	.word	0x0003d090

08001b50 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b0c7      	sub	sp, #284	; 0x11c
 8001b54:	af02      	add	r7, sp, #8
 8001b56:	4604      	mov	r4, r0
 8001b58:	4608      	mov	r0, r1
 8001b5a:	4639      	mov	r1, r7
 8001b5c:	600a      	str	r2, [r1, #0]
 8001b5e:	4619      	mov	r1, r3
 8001b60:	1dfb      	adds	r3, r7, #7
 8001b62:	4622      	mov	r2, r4
 8001b64:	701a      	strb	r2, [r3, #0]
 8001b66:	1dbb      	adds	r3, r7, #6
 8001b68:	4602      	mov	r2, r0
 8001b6a:	701a      	strb	r2, [r3, #0]
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	460a      	mov	r2, r1
 8001b70:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001b72:	f107 030c 	add.w	r3, r7, #12
 8001b76:	1dba      	adds	r2, r7, #6
 8001b78:	7812      	ldrb	r2, [r2, #0]
 8001b7a:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001b82:	e010      	b.n	8001ba6 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001b84:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b88:	463a      	mov	r2, r7
 8001b8a:	6812      	ldr	r2, [r2, #0]
 8001b8c:	441a      	add	r2, r3
 8001b8e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b92:	3301      	adds	r3, #1
 8001b94:	7811      	ldrb	r1, [r2, #0]
 8001b96:	f107 020c 	add.w	r2, r7, #12
 8001b9a:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001b9c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001ba6:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	1d3a      	adds	r2, r7, #4
 8001bae:	8812      	ldrh	r2, [r2, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d8e7      	bhi.n	8001b84 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, HAL_MAX_DELAY);
 8001bb4:	1dfb      	adds	r3, r7, #7
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b299      	uxth	r1, r3
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	b298      	uxth	r0, r3
 8001bc2:	f107 020c 	add.w	r2, r7, #12
 8001bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	4603      	mov	r3, r0
 8001bce:	4804      	ldr	r0, [pc, #16]	; (8001be0 <ssd1306_I2C_WriteMulti+0x90>)
 8001bd0:	f001 f9f2 	bl	8002fb8 <HAL_I2C_Master_Transmit>
}
 8001bd4:	bf00      	nop
 8001bd6:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd90      	pop	{r4, r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000898 	.word	0x20000898

08001be4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af02      	add	r7, sp, #8
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
 8001bee:	460b      	mov	r3, r1
 8001bf0:	71bb      	strb	r3, [r7, #6]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001bf6:	79bb      	ldrb	r3, [r7, #6]
 8001bf8:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001bfa:	797b      	ldrb	r3, [r7, #5]
 8001bfc:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, HAL_MAX_DELAY);
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	b299      	uxth	r1, r3
 8001c02:	f107 020c 	add.w	r2, r7, #12
 8001c06:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	4803      	ldr	r0, [pc, #12]	; (8001c1c <ssd1306_I2C_Write+0x38>)
 8001c10:	f001 f9d2 	bl	8002fb8 <HAL_I2C_Master_Transmit>
}
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000898 	.word	0x20000898

08001c20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c24:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <HAL_Init+0x28>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a07      	ldr	r2, [pc, #28]	; (8001c48 <HAL_Init+0x28>)
 8001c2a:	f043 0310 	orr.w	r3, r3, #16
 8001c2e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c30:	2003      	movs	r0, #3
 8001c32:	f000 fcf7 	bl	8002624 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c36:	2000      	movs	r0, #0
 8001c38:	f000 f808 	bl	8001c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c3c:	f7ff fbaa 	bl	8001394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40022000 	.word	0x40022000

08001c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c54:	4b12      	ldr	r3, [pc, #72]	; (8001ca0 <HAL_InitTick+0x54>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_InitTick+0x58>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 fd0f 	bl	800268e <HAL_SYSTICK_Config>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e00e      	b.n	8001c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b0f      	cmp	r3, #15
 8001c7e:	d80a      	bhi.n	8001c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c80:	2200      	movs	r2, #0
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	f04f 30ff 	mov.w	r0, #4294967295
 8001c88:	f000 fcd7 	bl	800263a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c8c:	4a06      	ldr	r2, [pc, #24]	; (8001ca8 <HAL_InitTick+0x5c>)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c92:	2300      	movs	r3, #0
 8001c94:	e000      	b.n	8001c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	20000000 	.word	0x20000000
 8001ca4:	20000008 	.word	0x20000008
 8001ca8:	20000004 	.word	0x20000004

08001cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <HAL_IncTick+0x1c>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <HAL_IncTick+0x20>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	4a03      	ldr	r2, [pc, #12]	; (8001ccc <HAL_IncTick+0x20>)
 8001cbe:	6013      	str	r3, [r2, #0]
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	20000008 	.word	0x20000008
 8001ccc:	2000157c 	.word	0x2000157c

08001cd0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cd4:	4b02      	ldr	r3, [pc, #8]	; (8001ce0 <HAL_GetTick+0x10>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr
 8001ce0:	2000157c 	.word	0x2000157c

08001ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cec:	f7ff fff0 	bl	8001cd0 <HAL_GetTick>
 8001cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cfc:	d005      	beq.n	8001d0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cfe:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <HAL_Delay+0x40>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	461a      	mov	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4413      	add	r3, r2
 8001d08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d0a:	bf00      	nop
 8001d0c:	f7ff ffe0 	bl	8001cd0 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d8f7      	bhi.n	8001d0c <HAL_Delay+0x28>
  {
  }
}
 8001d1c:	bf00      	nop
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000008 	.word	0x20000008

08001d28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d30:	2300      	movs	r3, #0
 8001d32:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001d34:	2300      	movs	r3, #0
 8001d36:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e0be      	b.n	8001ec8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d109      	bne.n	8001d6c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7ff fb46 	bl	80013f8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 faed 	bl	800234c <ADC_ConversionStop_Disable>
 8001d72:	4603      	mov	r3, r0
 8001d74:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d7a:	f003 0310 	and.w	r3, r3, #16
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	f040 8099 	bne.w	8001eb6 <HAL_ADC_Init+0x18e>
 8001d84:	7dfb      	ldrb	r3, [r7, #23]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f040 8095 	bne.w	8001eb6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d90:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d94:	f023 0302 	bic.w	r3, r3, #2
 8001d98:	f043 0202 	orr.w	r2, r3, #2
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001da8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	7b1b      	ldrb	r3, [r3, #12]
 8001dae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001db0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dc0:	d003      	beq.n	8001dca <HAL_ADC_Init+0xa2>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d102      	bne.n	8001dd0 <HAL_ADC_Init+0xa8>
 8001dca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dce:	e000      	b.n	8001dd2 <HAL_ADC_Init+0xaa>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	7d1b      	ldrb	r3, [r3, #20]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d119      	bne.n	8001e14 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	7b1b      	ldrb	r3, [r3, #12]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d109      	bne.n	8001dfc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	3b01      	subs	r3, #1
 8001dee:	035a      	lsls	r2, r3, #13
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001df8:	613b      	str	r3, [r7, #16]
 8001dfa:	e00b      	b.n	8001e14 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e00:	f043 0220 	orr.w	r2, r3, #32
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0c:	f043 0201 	orr.w	r2, r3, #1
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	4b28      	ldr	r3, [pc, #160]	; (8001ed0 <HAL_ADC_Init+0x1a8>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	68b9      	ldr	r1, [r7, #8]
 8001e38:	430b      	orrs	r3, r1
 8001e3a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e44:	d003      	beq.n	8001e4e <HAL_ADC_Init+0x126>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d104      	bne.n	8001e58 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	051b      	lsls	r3, r3, #20
 8001e56:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	4b18      	ldr	r3, [pc, #96]	; (8001ed4 <HAL_ADC_Init+0x1ac>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	68ba      	ldr	r2, [r7, #8]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d10b      	bne.n	8001e94 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e86:	f023 0303 	bic.w	r3, r3, #3
 8001e8a:	f043 0201 	orr.w	r2, r3, #1
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e92:	e018      	b.n	8001ec6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e98:	f023 0312 	bic.w	r3, r3, #18
 8001e9c:	f043 0210 	orr.w	r2, r3, #16
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea8:	f043 0201 	orr.w	r2, r3, #1
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001eb4:	e007      	b.n	8001ec6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eba:	f043 0210 	orr.w	r2, r3, #16
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	ffe1f7fd 	.word	0xffe1f7fd
 8001ed4:	ff1f0efe 	.word	0xff1f0efe

08001ed8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a64      	ldr	r2, [pc, #400]	; (8002080 <HAL_ADC_Start_DMA+0x1a8>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d004      	beq.n	8001efc <HAL_ADC_Start_DMA+0x24>
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a63      	ldr	r2, [pc, #396]	; (8002084 <HAL_ADC_Start_DMA+0x1ac>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d106      	bne.n	8001f0a <HAL_ADC_Start_DMA+0x32>
 8001efc:	4b60      	ldr	r3, [pc, #384]	; (8002080 <HAL_ADC_Start_DMA+0x1a8>)
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	f040 80b3 	bne.w	8002070 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d101      	bne.n	8001f18 <HAL_ADC_Start_DMA+0x40>
 8001f14:	2302      	movs	r3, #2
 8001f16:	e0ae      	b.n	8002076 <HAL_ADC_Start_DMA+0x19e>
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f000 f9c1 	bl	80022a8 <ADC_Enable>
 8001f26:	4603      	mov	r3, r0
 8001f28:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f2a:	7dfb      	ldrb	r3, [r7, #23]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f040 809a 	bne.w	8002066 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f36:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f3a:	f023 0301 	bic.w	r3, r3, #1
 8001f3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a4e      	ldr	r2, [pc, #312]	; (8002084 <HAL_ADC_Start_DMA+0x1ac>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d105      	bne.n	8001f5c <HAL_ADC_Start_DMA+0x84>
 8001f50:	4b4b      	ldr	r3, [pc, #300]	; (8002080 <HAL_ADC_Start_DMA+0x1a8>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d115      	bne.n	8001f88 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f60:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d026      	beq.n	8001fc4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001f7e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f86:	e01d      	b.n	8001fc4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a39      	ldr	r2, [pc, #228]	; (8002080 <HAL_ADC_Start_DMA+0x1a8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d004      	beq.n	8001fa8 <HAL_ADC_Start_DMA+0xd0>
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a38      	ldr	r2, [pc, #224]	; (8002084 <HAL_ADC_Start_DMA+0x1ac>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d10d      	bne.n	8001fc4 <HAL_ADC_Start_DMA+0xec>
 8001fa8:	4b35      	ldr	r3, [pc, #212]	; (8002080 <HAL_ADC_Start_DMA+0x1a8>)
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d007      	beq.n	8001fc4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fbc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d006      	beq.n	8001fde <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd4:	f023 0206 	bic.w	r2, r3, #6
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fdc:	e002      	b.n	8001fe4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	4a25      	ldr	r2, [pc, #148]	; (8002088 <HAL_ADC_Start_DMA+0x1b0>)
 8001ff2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	4a24      	ldr	r2, [pc, #144]	; (800208c <HAL_ADC_Start_DMA+0x1b4>)
 8001ffa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	4a23      	ldr	r2, [pc, #140]	; (8002090 <HAL_ADC_Start_DMA+0x1b8>)
 8002002:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f06f 0202 	mvn.w	r2, #2
 800200c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800201c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	6a18      	ldr	r0, [r3, #32]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	334c      	adds	r3, #76	; 0x4c
 8002028:	4619      	mov	r1, r3
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f000 fb95 	bl	800275c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800203c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002040:	d108      	bne.n	8002054 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002050:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002052:	e00f      	b.n	8002074 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002062:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002064:	e006      	b.n	8002074 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800206e:	e001      	b.n	8002074 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002074:	7dfb      	ldrb	r3, [r7, #23]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	40012400 	.word	0x40012400
 8002084:	40012800 	.word	0x40012800
 8002088:	080023c1 	.word	0x080023c1
 800208c:	0800243d 	.word	0x0800243d
 8002090:	08002459 	.word	0x08002459

08002094 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80020ae:	bf00      	nop
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bc80      	pop	{r7}
 80020b6:	4770      	bx	lr

080020b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80020b8:	b480      	push	{r7}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x20>
 80020d4:	2302      	movs	r3, #2
 80020d6:	e0dc      	b.n	8002292 <HAL_ADC_ConfigChannel+0x1da>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b06      	cmp	r3, #6
 80020e6:	d81c      	bhi.n	8002122 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685a      	ldr	r2, [r3, #4]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	3b05      	subs	r3, #5
 80020fa:	221f      	movs	r2, #31
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	43db      	mvns	r3, r3
 8002102:	4019      	ands	r1, r3
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	6818      	ldr	r0, [r3, #0]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	3b05      	subs	r3, #5
 8002114:	fa00 f203 	lsl.w	r2, r0, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	430a      	orrs	r2, r1
 800211e:	635a      	str	r2, [r3, #52]	; 0x34
 8002120:	e03c      	b.n	800219c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b0c      	cmp	r3, #12
 8002128:	d81c      	bhi.n	8002164 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	3b23      	subs	r3, #35	; 0x23
 800213c:	221f      	movs	r2, #31
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	4019      	ands	r1, r3
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	6818      	ldr	r0, [r3, #0]
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	3b23      	subs	r3, #35	; 0x23
 8002156:	fa00 f203 	lsl.w	r2, r0, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	631a      	str	r2, [r3, #48]	; 0x30
 8002162:	e01b      	b.n	800219c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	3b41      	subs	r3, #65	; 0x41
 8002176:	221f      	movs	r2, #31
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	43db      	mvns	r3, r3
 800217e:	4019      	ands	r1, r3
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	6818      	ldr	r0, [r3, #0]
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	3b41      	subs	r3, #65	; 0x41
 8002190:	fa00 f203 	lsl.w	r2, r0, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b09      	cmp	r3, #9
 80021a2:	d91c      	bls.n	80021de <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	68d9      	ldr	r1, [r3, #12]
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	4613      	mov	r3, r2
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	4413      	add	r3, r2
 80021b4:	3b1e      	subs	r3, #30
 80021b6:	2207      	movs	r2, #7
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	43db      	mvns	r3, r3
 80021be:	4019      	ands	r1, r3
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	6898      	ldr	r0, [r3, #8]
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4613      	mov	r3, r2
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	4413      	add	r3, r2
 80021ce:	3b1e      	subs	r3, #30
 80021d0:	fa00 f203 	lsl.w	r2, r0, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	60da      	str	r2, [r3, #12]
 80021dc:	e019      	b.n	8002212 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	6919      	ldr	r1, [r3, #16]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	4613      	mov	r3, r2
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	4413      	add	r3, r2
 80021ee:	2207      	movs	r2, #7
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	43db      	mvns	r3, r3
 80021f6:	4019      	ands	r1, r3
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	6898      	ldr	r0, [r3, #8]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	4613      	mov	r3, r2
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	4413      	add	r3, r2
 8002206:	fa00 f203 	lsl.w	r2, r0, r3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	430a      	orrs	r2, r1
 8002210:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2b10      	cmp	r3, #16
 8002218:	d003      	beq.n	8002222 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800221e:	2b11      	cmp	r3, #17
 8002220:	d132      	bne.n	8002288 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a1d      	ldr	r2, [pc, #116]	; (800229c <HAL_ADC_ConfigChannel+0x1e4>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d125      	bne.n	8002278 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d126      	bne.n	8002288 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002248:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2b10      	cmp	r3, #16
 8002250:	d11a      	bne.n	8002288 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002252:	4b13      	ldr	r3, [pc, #76]	; (80022a0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a13      	ldr	r2, [pc, #76]	; (80022a4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002258:	fba2 2303 	umull	r2, r3, r2, r3
 800225c:	0c9a      	lsrs	r2, r3, #18
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002268:	e002      	b.n	8002270 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	3b01      	subs	r3, #1
 800226e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1f9      	bne.n	800226a <HAL_ADC_ConfigChannel+0x1b2>
 8002276:	e007      	b.n	8002288 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800227c:	f043 0220 	orr.w	r2, r3, #32
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr
 800229c:	40012400 	.word	0x40012400
 80022a0:	20000000 	.word	0x20000000
 80022a4:	431bde83 	.word	0x431bde83

080022a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d039      	beq.n	800233a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f042 0201 	orr.w	r2, r2, #1
 80022d4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022d6:	4b1b      	ldr	r3, [pc, #108]	; (8002344 <ADC_Enable+0x9c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a1b      	ldr	r2, [pc, #108]	; (8002348 <ADC_Enable+0xa0>)
 80022dc:	fba2 2303 	umull	r2, r3, r2, r3
 80022e0:	0c9b      	lsrs	r3, r3, #18
 80022e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80022e4:	e002      	b.n	80022ec <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	3b01      	subs	r3, #1
 80022ea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f9      	bne.n	80022e6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80022f2:	f7ff fced 	bl	8001cd0 <HAL_GetTick>
 80022f6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80022f8:	e018      	b.n	800232c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022fa:	f7ff fce9 	bl	8001cd0 <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d911      	bls.n	800232c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230c:	f043 0210 	orr.w	r2, r3, #16
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002318:	f043 0201 	orr.w	r2, r3, #1
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e007      	b.n	800233c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b01      	cmp	r3, #1
 8002338:	d1df      	bne.n	80022fa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000000 	.word	0x20000000
 8002348:	431bde83 	.word	0x431bde83

0800234c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b01      	cmp	r3, #1
 8002364:	d127      	bne.n	80023b6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	689a      	ldr	r2, [r3, #8]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0201 	bic.w	r2, r2, #1
 8002374:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002376:	f7ff fcab 	bl	8001cd0 <HAL_GetTick>
 800237a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800237c:	e014      	b.n	80023a8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800237e:	f7ff fca7 	bl	8001cd0 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d90d      	bls.n	80023a8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002390:	f043 0210 	orr.w	r2, r3, #16
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239c:	f043 0201 	orr.w	r2, r3, #1
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e007      	b.n	80023b8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d0e3      	beq.n	800237e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023cc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d127      	bne.n	800242a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023f0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023f4:	d115      	bne.n	8002422 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d111      	bne.n	8002422 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002402:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800240e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d105      	bne.n	8002422 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241a:	f043 0201 	orr.w	r2, r3, #1
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002422:	68f8      	ldr	r0, [r7, #12]
 8002424:	f7fe ffa0 	bl	8001368 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002428:	e004      	b.n	8002434 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	4798      	blx	r3
}
 8002434:	bf00      	nop
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002448:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f7ff fe22 	bl	8002094 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002450:	bf00      	nop
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002464:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800246a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002476:	f043 0204 	orr.w	r2, r3, #4
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f7ff fe11 	bl	80020a6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002484:	bf00      	nop
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800249c:	4b0c      	ldr	r3, [pc, #48]	; (80024d0 <__NVIC_SetPriorityGrouping+0x44>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024a8:	4013      	ands	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024be:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <__NVIC_SetPriorityGrouping+0x44>)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	60d3      	str	r3, [r2, #12]
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bc80      	pop	{r7}
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d8:	4b04      	ldr	r3, [pc, #16]	; (80024ec <__NVIC_GetPriorityGrouping+0x18>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	0a1b      	lsrs	r3, r3, #8
 80024de:	f003 0307 	and.w	r3, r3, #7
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bc80      	pop	{r7}
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	db0b      	blt.n	800251a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	f003 021f 	and.w	r2, r3, #31
 8002508:	4906      	ldr	r1, [pc, #24]	; (8002524 <__NVIC_EnableIRQ+0x34>)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	095b      	lsrs	r3, r3, #5
 8002510:	2001      	movs	r0, #1
 8002512:	fa00 f202 	lsl.w	r2, r0, r2
 8002516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr
 8002524:	e000e100 	.word	0xe000e100

08002528 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	6039      	str	r1, [r7, #0]
 8002532:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002538:	2b00      	cmp	r3, #0
 800253a:	db0a      	blt.n	8002552 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	b2da      	uxtb	r2, r3
 8002540:	490c      	ldr	r1, [pc, #48]	; (8002574 <__NVIC_SetPriority+0x4c>)
 8002542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002546:	0112      	lsls	r2, r2, #4
 8002548:	b2d2      	uxtb	r2, r2
 800254a:	440b      	add	r3, r1
 800254c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002550:	e00a      	b.n	8002568 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	b2da      	uxtb	r2, r3
 8002556:	4908      	ldr	r1, [pc, #32]	; (8002578 <__NVIC_SetPriority+0x50>)
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	3b04      	subs	r3, #4
 8002560:	0112      	lsls	r2, r2, #4
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	440b      	add	r3, r1
 8002566:	761a      	strb	r2, [r3, #24]
}
 8002568:	bf00      	nop
 800256a:	370c      	adds	r7, #12
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	e000e100 	.word	0xe000e100
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800257c:	b480      	push	{r7}
 800257e:	b089      	sub	sp, #36	; 0x24
 8002580:	af00      	add	r7, sp, #0
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002590:	69fb      	ldr	r3, [r7, #28]
 8002592:	f1c3 0307 	rsb	r3, r3, #7
 8002596:	2b04      	cmp	r3, #4
 8002598:	bf28      	it	cs
 800259a:	2304      	movcs	r3, #4
 800259c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	3304      	adds	r3, #4
 80025a2:	2b06      	cmp	r3, #6
 80025a4:	d902      	bls.n	80025ac <NVIC_EncodePriority+0x30>
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	3b03      	subs	r3, #3
 80025aa:	e000      	b.n	80025ae <NVIC_EncodePriority+0x32>
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b0:	f04f 32ff 	mov.w	r2, #4294967295
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43da      	mvns	r2, r3
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	401a      	ands	r2, r3
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c4:	f04f 31ff 	mov.w	r1, #4294967295
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	fa01 f303 	lsl.w	r3, r1, r3
 80025ce:	43d9      	mvns	r1, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d4:	4313      	orrs	r3, r2
         );
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3724      	adds	r7, #36	; 0x24
 80025da:	46bd      	mov	sp, r7
 80025dc:	bc80      	pop	{r7}
 80025de:	4770      	bx	lr

080025e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3b01      	subs	r3, #1
 80025ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025f0:	d301      	bcc.n	80025f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025f2:	2301      	movs	r3, #1
 80025f4:	e00f      	b.n	8002616 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025f6:	4a0a      	ldr	r2, [pc, #40]	; (8002620 <SysTick_Config+0x40>)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3b01      	subs	r3, #1
 80025fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025fe:	210f      	movs	r1, #15
 8002600:	f04f 30ff 	mov.w	r0, #4294967295
 8002604:	f7ff ff90 	bl	8002528 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002608:	4b05      	ldr	r3, [pc, #20]	; (8002620 <SysTick_Config+0x40>)
 800260a:	2200      	movs	r2, #0
 800260c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800260e:	4b04      	ldr	r3, [pc, #16]	; (8002620 <SysTick_Config+0x40>)
 8002610:	2207      	movs	r2, #7
 8002612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	e000e010 	.word	0xe000e010

08002624 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b082      	sub	sp, #8
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ff2d 	bl	800248c <__NVIC_SetPriorityGrouping>
}
 8002632:	bf00      	nop
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800263a:	b580      	push	{r7, lr}
 800263c:	b086      	sub	sp, #24
 800263e:	af00      	add	r7, sp, #0
 8002640:	4603      	mov	r3, r0
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	607a      	str	r2, [r7, #4]
 8002646:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800264c:	f7ff ff42 	bl	80024d4 <__NVIC_GetPriorityGrouping>
 8002650:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	68b9      	ldr	r1, [r7, #8]
 8002656:	6978      	ldr	r0, [r7, #20]
 8002658:	f7ff ff90 	bl	800257c <NVIC_EncodePriority>
 800265c:	4602      	mov	r2, r0
 800265e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002662:	4611      	mov	r1, r2
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ff5f 	bl	8002528 <__NVIC_SetPriority>
}
 800266a:	bf00      	nop
 800266c:	3718      	adds	r7, #24
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b082      	sub	sp, #8
 8002676:	af00      	add	r7, sp, #0
 8002678:	4603      	mov	r3, r0
 800267a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800267c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff35 	bl	80024f0 <__NVIC_EnableIRQ>
}
 8002686:	bf00      	nop
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f7ff ffa2 	bl	80025e0 <SysTick_Config>
 800269c:	4603      	mov	r3, r0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
	...

080026a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026b0:	2300      	movs	r3, #0
 80026b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	e043      	b.n	8002746 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	4b22      	ldr	r3, [pc, #136]	; (8002750 <HAL_DMA_Init+0xa8>)
 80026c6:	4413      	add	r3, r2
 80026c8:	4a22      	ldr	r2, [pc, #136]	; (8002754 <HAL_DMA_Init+0xac>)
 80026ca:	fba2 2303 	umull	r2, r3, r2, r3
 80026ce:	091b      	lsrs	r3, r3, #4
 80026d0:	009a      	lsls	r2, r3, #2
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a1f      	ldr	r2, [pc, #124]	; (8002758 <HAL_DMA_Init+0xb0>)
 80026da:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2202      	movs	r2, #2
 80026e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80026f2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80026f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002700:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800270c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002718:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69db      	ldr	r3, [r3, #28]
 800271e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002720:	68fa      	ldr	r2, [r7, #12]
 8002722:	4313      	orrs	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68fa      	ldr	r2, [r7, #12]
 800272c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3714      	adds	r7, #20
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr
 8002750:	bffdfff8 	.word	0xbffdfff8
 8002754:	cccccccd 	.word	0xcccccccd
 8002758:	40020000 	.word	0x40020000

0800275c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d101      	bne.n	800277c <HAL_DMA_Start_IT+0x20>
 8002778:	2302      	movs	r3, #2
 800277a:	e04a      	b.n	8002812 <HAL_DMA_Start_IT+0xb6>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800278a:	2b01      	cmp	r3, #1
 800278c:	d13a      	bne.n	8002804 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2202      	movs	r2, #2
 8002792:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f022 0201 	bic.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	68b9      	ldr	r1, [r7, #8]
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f000 f938 	bl	8002a28 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d008      	beq.n	80027d2 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 020e 	orr.w	r2, r2, #14
 80027ce:	601a      	str	r2, [r3, #0]
 80027d0:	e00f      	b.n	80027f2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 0204 	bic.w	r2, r2, #4
 80027e0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f042 020a 	orr.w	r2, r2, #10
 80027f0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f042 0201 	orr.w	r2, r2, #1
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	e005      	b.n	8002810 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800280c:	2302      	movs	r3, #2
 800280e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002810:	7dfb      	ldrb	r3, [r7, #23]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
	...

0800281c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	2204      	movs	r2, #4
 800283a:	409a      	lsls	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4013      	ands	r3, r2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d04f      	beq.n	80028e4 <HAL_DMA_IRQHandler+0xc8>
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f003 0304 	and.w	r3, r3, #4
 800284a:	2b00      	cmp	r3, #0
 800284c:	d04a      	beq.n	80028e4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0320 	and.w	r3, r3, #32
 8002858:	2b00      	cmp	r3, #0
 800285a:	d107      	bne.n	800286c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0204 	bic.w	r2, r2, #4
 800286a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a66      	ldr	r2, [pc, #408]	; (8002a0c <HAL_DMA_IRQHandler+0x1f0>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d029      	beq.n	80028ca <HAL_DMA_IRQHandler+0xae>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a65      	ldr	r2, [pc, #404]	; (8002a10 <HAL_DMA_IRQHandler+0x1f4>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d022      	beq.n	80028c6 <HAL_DMA_IRQHandler+0xaa>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a63      	ldr	r2, [pc, #396]	; (8002a14 <HAL_DMA_IRQHandler+0x1f8>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d01a      	beq.n	80028c0 <HAL_DMA_IRQHandler+0xa4>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a62      	ldr	r2, [pc, #392]	; (8002a18 <HAL_DMA_IRQHandler+0x1fc>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d012      	beq.n	80028ba <HAL_DMA_IRQHandler+0x9e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a60      	ldr	r2, [pc, #384]	; (8002a1c <HAL_DMA_IRQHandler+0x200>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d00a      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x98>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a5f      	ldr	r2, [pc, #380]	; (8002a20 <HAL_DMA_IRQHandler+0x204>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d102      	bne.n	80028ae <HAL_DMA_IRQHandler+0x92>
 80028a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80028ac:	e00e      	b.n	80028cc <HAL_DMA_IRQHandler+0xb0>
 80028ae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80028b2:	e00b      	b.n	80028cc <HAL_DMA_IRQHandler+0xb0>
 80028b4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80028b8:	e008      	b.n	80028cc <HAL_DMA_IRQHandler+0xb0>
 80028ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028be:	e005      	b.n	80028cc <HAL_DMA_IRQHandler+0xb0>
 80028c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028c4:	e002      	b.n	80028cc <HAL_DMA_IRQHandler+0xb0>
 80028c6:	2340      	movs	r3, #64	; 0x40
 80028c8:	e000      	b.n	80028cc <HAL_DMA_IRQHandler+0xb0>
 80028ca:	2304      	movs	r3, #4
 80028cc:	4a55      	ldr	r2, [pc, #340]	; (8002a24 <HAL_DMA_IRQHandler+0x208>)
 80028ce:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 8094 	beq.w	8002a02 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80028e2:	e08e      	b.n	8002a02 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	2202      	movs	r2, #2
 80028ea:	409a      	lsls	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d056      	beq.n	80029a2 <HAL_DMA_IRQHandler+0x186>
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d051      	beq.n	80029a2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0320 	and.w	r3, r3, #32
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10b      	bne.n	8002924 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 020a 	bic.w	r2, r2, #10
 800291a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a38      	ldr	r2, [pc, #224]	; (8002a0c <HAL_DMA_IRQHandler+0x1f0>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d029      	beq.n	8002982 <HAL_DMA_IRQHandler+0x166>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a37      	ldr	r2, [pc, #220]	; (8002a10 <HAL_DMA_IRQHandler+0x1f4>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d022      	beq.n	800297e <HAL_DMA_IRQHandler+0x162>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a35      	ldr	r2, [pc, #212]	; (8002a14 <HAL_DMA_IRQHandler+0x1f8>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d01a      	beq.n	8002978 <HAL_DMA_IRQHandler+0x15c>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a34      	ldr	r2, [pc, #208]	; (8002a18 <HAL_DMA_IRQHandler+0x1fc>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d012      	beq.n	8002972 <HAL_DMA_IRQHandler+0x156>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a32      	ldr	r2, [pc, #200]	; (8002a1c <HAL_DMA_IRQHandler+0x200>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00a      	beq.n	800296c <HAL_DMA_IRQHandler+0x150>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a31      	ldr	r2, [pc, #196]	; (8002a20 <HAL_DMA_IRQHandler+0x204>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d102      	bne.n	8002966 <HAL_DMA_IRQHandler+0x14a>
 8002960:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002964:	e00e      	b.n	8002984 <HAL_DMA_IRQHandler+0x168>
 8002966:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800296a:	e00b      	b.n	8002984 <HAL_DMA_IRQHandler+0x168>
 800296c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002970:	e008      	b.n	8002984 <HAL_DMA_IRQHandler+0x168>
 8002972:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002976:	e005      	b.n	8002984 <HAL_DMA_IRQHandler+0x168>
 8002978:	f44f 7300 	mov.w	r3, #512	; 0x200
 800297c:	e002      	b.n	8002984 <HAL_DMA_IRQHandler+0x168>
 800297e:	2320      	movs	r3, #32
 8002980:	e000      	b.n	8002984 <HAL_DMA_IRQHandler+0x168>
 8002982:	2302      	movs	r3, #2
 8002984:	4a27      	ldr	r2, [pc, #156]	; (8002a24 <HAL_DMA_IRQHandler+0x208>)
 8002986:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002994:	2b00      	cmp	r3, #0
 8002996:	d034      	beq.n	8002a02 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80029a0:	e02f      	b.n	8002a02 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	2208      	movs	r2, #8
 80029a8:	409a      	lsls	r2, r3
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d028      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x1e8>
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	f003 0308 	and.w	r3, r3, #8
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d023      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 020e 	bic.w	r2, r2, #14
 80029ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d4:	2101      	movs	r1, #1
 80029d6:	fa01 f202 	lsl.w	r2, r1, r2
 80029da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d004      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	4798      	blx	r3
    }
  }
  return;
 8002a02:	bf00      	nop
 8002a04:	bf00      	nop
}
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40020008 	.word	0x40020008
 8002a10:	4002001c 	.word	0x4002001c
 8002a14:	40020030 	.word	0x40020030
 8002a18:	40020044 	.word	0x40020044
 8002a1c:	40020058 	.word	0x40020058
 8002a20:	4002006c 	.word	0x4002006c
 8002a24:	40020000 	.word	0x40020000

08002a28 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a3e:	2101      	movs	r1, #1
 8002a40:	fa01 f202 	lsl.w	r2, r1, r2
 8002a44:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	2b10      	cmp	r3, #16
 8002a54:	d108      	bne.n	8002a68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a66:	e007      	b.n	8002a78 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	60da      	str	r2, [r3, #12]
}
 8002a78:	bf00      	nop
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bc80      	pop	{r7}
 8002a80:	4770      	bx	lr
	...

08002a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b08b      	sub	sp, #44	; 0x2c
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a92:	2300      	movs	r3, #0
 8002a94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a96:	e127      	b.n	8002ce8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a98:	2201      	movs	r2, #1
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	69fb      	ldr	r3, [r7, #28]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	f040 8116 	bne.w	8002ce2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b12      	cmp	r3, #18
 8002abc:	d034      	beq.n	8002b28 <HAL_GPIO_Init+0xa4>
 8002abe:	2b12      	cmp	r3, #18
 8002ac0:	d80d      	bhi.n	8002ade <HAL_GPIO_Init+0x5a>
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d02b      	beq.n	8002b1e <HAL_GPIO_Init+0x9a>
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d804      	bhi.n	8002ad4 <HAL_GPIO_Init+0x50>
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d031      	beq.n	8002b32 <HAL_GPIO_Init+0xae>
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d01c      	beq.n	8002b0c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ad2:	e048      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d043      	beq.n	8002b60 <HAL_GPIO_Init+0xdc>
 8002ad8:	2b11      	cmp	r3, #17
 8002ada:	d01b      	beq.n	8002b14 <HAL_GPIO_Init+0x90>
          break;
 8002adc:	e043      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002ade:	4a89      	ldr	r2, [pc, #548]	; (8002d04 <HAL_GPIO_Init+0x280>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d026      	beq.n	8002b32 <HAL_GPIO_Init+0xae>
 8002ae4:	4a87      	ldr	r2, [pc, #540]	; (8002d04 <HAL_GPIO_Init+0x280>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d806      	bhi.n	8002af8 <HAL_GPIO_Init+0x74>
 8002aea:	4a87      	ldr	r2, [pc, #540]	; (8002d08 <HAL_GPIO_Init+0x284>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d020      	beq.n	8002b32 <HAL_GPIO_Init+0xae>
 8002af0:	4a86      	ldr	r2, [pc, #536]	; (8002d0c <HAL_GPIO_Init+0x288>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d01d      	beq.n	8002b32 <HAL_GPIO_Init+0xae>
          break;
 8002af6:	e036      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002af8:	4a85      	ldr	r2, [pc, #532]	; (8002d10 <HAL_GPIO_Init+0x28c>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d019      	beq.n	8002b32 <HAL_GPIO_Init+0xae>
 8002afe:	4a85      	ldr	r2, [pc, #532]	; (8002d14 <HAL_GPIO_Init+0x290>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d016      	beq.n	8002b32 <HAL_GPIO_Init+0xae>
 8002b04:	4a84      	ldr	r2, [pc, #528]	; (8002d18 <HAL_GPIO_Init+0x294>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d013      	beq.n	8002b32 <HAL_GPIO_Init+0xae>
          break;
 8002b0a:	e02c      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	623b      	str	r3, [r7, #32]
          break;
 8002b12:	e028      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	3304      	adds	r3, #4
 8002b1a:	623b      	str	r3, [r7, #32]
          break;
 8002b1c:	e023      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	3308      	adds	r3, #8
 8002b24:	623b      	str	r3, [r7, #32]
          break;
 8002b26:	e01e      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	330c      	adds	r3, #12
 8002b2e:	623b      	str	r3, [r7, #32]
          break;
 8002b30:	e019      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d102      	bne.n	8002b40 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b3a:	2304      	movs	r3, #4
 8002b3c:	623b      	str	r3, [r7, #32]
          break;
 8002b3e:	e012      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d105      	bne.n	8002b54 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b48:	2308      	movs	r3, #8
 8002b4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	69fa      	ldr	r2, [r7, #28]
 8002b50:	611a      	str	r2, [r3, #16]
          break;
 8002b52:	e008      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b54:	2308      	movs	r3, #8
 8002b56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	69fa      	ldr	r2, [r7, #28]
 8002b5c:	615a      	str	r2, [r3, #20]
          break;
 8002b5e:	e002      	b.n	8002b66 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b60:	2300      	movs	r3, #0
 8002b62:	623b      	str	r3, [r7, #32]
          break;
 8002b64:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	2bff      	cmp	r3, #255	; 0xff
 8002b6a:	d801      	bhi.n	8002b70 <HAL_GPIO_Init+0xec>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	e001      	b.n	8002b74 <HAL_GPIO_Init+0xf0>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	3304      	adds	r3, #4
 8002b74:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	2bff      	cmp	r3, #255	; 0xff
 8002b7a:	d802      	bhi.n	8002b82 <HAL_GPIO_Init+0xfe>
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	e002      	b.n	8002b88 <HAL_GPIO_Init+0x104>
 8002b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b84:	3b08      	subs	r3, #8
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	210f      	movs	r1, #15
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	43db      	mvns	r3, r3
 8002b98:	401a      	ands	r2, r3
 8002b9a:	6a39      	ldr	r1, [r7, #32]
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 8096 	beq.w	8002ce2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002bb6:	4b59      	ldr	r3, [pc, #356]	; (8002d1c <HAL_GPIO_Init+0x298>)
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	4a58      	ldr	r2, [pc, #352]	; (8002d1c <HAL_GPIO_Init+0x298>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	6193      	str	r3, [r2, #24]
 8002bc2:	4b56      	ldr	r3, [pc, #344]	; (8002d1c <HAL_GPIO_Init+0x298>)
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bce:	4a54      	ldr	r2, [pc, #336]	; (8002d20 <HAL_GPIO_Init+0x29c>)
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	089b      	lsrs	r3, r3, #2
 8002bd4:	3302      	adds	r3, #2
 8002bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bda:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	f003 0303 	and.w	r3, r3, #3
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	220f      	movs	r2, #15
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	43db      	mvns	r3, r3
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a4b      	ldr	r2, [pc, #300]	; (8002d24 <HAL_GPIO_Init+0x2a0>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d013      	beq.n	8002c22 <HAL_GPIO_Init+0x19e>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a4a      	ldr	r2, [pc, #296]	; (8002d28 <HAL_GPIO_Init+0x2a4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d00d      	beq.n	8002c1e <HAL_GPIO_Init+0x19a>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a49      	ldr	r2, [pc, #292]	; (8002d2c <HAL_GPIO_Init+0x2a8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d007      	beq.n	8002c1a <HAL_GPIO_Init+0x196>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a48      	ldr	r2, [pc, #288]	; (8002d30 <HAL_GPIO_Init+0x2ac>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d101      	bne.n	8002c16 <HAL_GPIO_Init+0x192>
 8002c12:	2303      	movs	r3, #3
 8002c14:	e006      	b.n	8002c24 <HAL_GPIO_Init+0x1a0>
 8002c16:	2304      	movs	r3, #4
 8002c18:	e004      	b.n	8002c24 <HAL_GPIO_Init+0x1a0>
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	e002      	b.n	8002c24 <HAL_GPIO_Init+0x1a0>
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e000      	b.n	8002c24 <HAL_GPIO_Init+0x1a0>
 8002c22:	2300      	movs	r3, #0
 8002c24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c26:	f002 0203 	and.w	r2, r2, #3
 8002c2a:	0092      	lsls	r2, r2, #2
 8002c2c:	4093      	lsls	r3, r2
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c34:	493a      	ldr	r1, [pc, #232]	; (8002d20 <HAL_GPIO_Init+0x29c>)
 8002c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c38:	089b      	lsrs	r3, r3, #2
 8002c3a:	3302      	adds	r3, #2
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d006      	beq.n	8002c5c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c4e:	4b39      	ldr	r3, [pc, #228]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	4938      	ldr	r1, [pc, #224]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	600b      	str	r3, [r1, #0]
 8002c5a:	e006      	b.n	8002c6a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c5c:	4b35      	ldr	r3, [pc, #212]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	43db      	mvns	r3, r3
 8002c64:	4933      	ldr	r1, [pc, #204]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d006      	beq.n	8002c84 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c76:	4b2f      	ldr	r3, [pc, #188]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	492e      	ldr	r1, [pc, #184]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	604b      	str	r3, [r1, #4]
 8002c82:	e006      	b.n	8002c92 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c84:	4b2b      	ldr	r3, [pc, #172]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	4929      	ldr	r1, [pc, #164]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002c8e:	4013      	ands	r3, r2
 8002c90:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d006      	beq.n	8002cac <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c9e:	4b25      	ldr	r3, [pc, #148]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002ca0:	689a      	ldr	r2, [r3, #8]
 8002ca2:	4924      	ldr	r1, [pc, #144]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	608b      	str	r3, [r1, #8]
 8002caa:	e006      	b.n	8002cba <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002cac:	4b21      	ldr	r3, [pc, #132]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	43db      	mvns	r3, r3
 8002cb4:	491f      	ldr	r1, [pc, #124]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d006      	beq.n	8002cd4 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	491a      	ldr	r1, [pc, #104]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	60cb      	str	r3, [r1, #12]
 8002cd2:	e006      	b.n	8002ce2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002cd4:	4b17      	ldr	r3, [pc, #92]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002cd6:	68da      	ldr	r2, [r3, #12]
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	4915      	ldr	r1, [pc, #84]	; (8002d34 <HAL_GPIO_Init+0x2b0>)
 8002cde:	4013      	ands	r3, r2
 8002ce0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f47f aed0 	bne.w	8002a98 <HAL_GPIO_Init+0x14>
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	372c      	adds	r7, #44	; 0x2c
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	10210000 	.word	0x10210000
 8002d08:	10110000 	.word	0x10110000
 8002d0c:	10120000 	.word	0x10120000
 8002d10:	10310000 	.word	0x10310000
 8002d14:	10320000 	.word	0x10320000
 8002d18:	10220000 	.word	0x10220000
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	40010000 	.word	0x40010000
 8002d24:	40010800 	.word	0x40010800
 8002d28:	40010c00 	.word	0x40010c00
 8002d2c:	40011000 	.word	0x40011000
 8002d30:	40011400 	.word	0x40011400
 8002d34:	40010400 	.word	0x40010400

08002d38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	460b      	mov	r3, r1
 8002d42:	807b      	strh	r3, [r7, #2]
 8002d44:	4613      	mov	r3, r2
 8002d46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d48:	787b      	ldrb	r3, [r7, #1]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d4e:	887a      	ldrh	r2, [r7, #2]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d54:	e003      	b.n	8002d5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d56:	887b      	ldrh	r3, [r7, #2]
 8002d58:	041a      	lsls	r2, r3, #16
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	611a      	str	r2, [r3, #16]
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr

08002d68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e10f      	b.n	8002f9a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7fe fb9a 	bl	80014c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2224      	movs	r2, #36	; 0x24
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f022 0201 	bic.w	r2, r2, #1
 8002daa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dac:	f001 f8f6 	bl	8003f9c <HAL_RCC_GetPCLK1Freq>
 8002db0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	4a7b      	ldr	r2, [pc, #492]	; (8002fa4 <HAL_I2C_Init+0x23c>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d807      	bhi.n	8002dcc <HAL_I2C_Init+0x64>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4a7a      	ldr	r2, [pc, #488]	; (8002fa8 <HAL_I2C_Init+0x240>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	bf94      	ite	ls
 8002dc4:	2301      	movls	r3, #1
 8002dc6:	2300      	movhi	r3, #0
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	e006      	b.n	8002dda <HAL_I2C_Init+0x72>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4a77      	ldr	r2, [pc, #476]	; (8002fac <HAL_I2C_Init+0x244>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	bf94      	ite	ls
 8002dd4:	2301      	movls	r3, #1
 8002dd6:	2300      	movhi	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e0db      	b.n	8002f9a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	4a72      	ldr	r2, [pc, #456]	; (8002fb0 <HAL_I2C_Init+0x248>)
 8002de6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dea:	0c9b      	lsrs	r3, r3, #18
 8002dec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	4a64      	ldr	r2, [pc, #400]	; (8002fa4 <HAL_I2C_Init+0x23c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d802      	bhi.n	8002e1c <HAL_I2C_Init+0xb4>
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	e009      	b.n	8002e30 <HAL_I2C_Init+0xc8>
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e22:	fb02 f303 	mul.w	r3, r2, r3
 8002e26:	4a63      	ldr	r2, [pc, #396]	; (8002fb4 <HAL_I2C_Init+0x24c>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	099b      	lsrs	r3, r3, #6
 8002e2e:	3301      	adds	r3, #1
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6812      	ldr	r2, [r2, #0]
 8002e34:	430b      	orrs	r3, r1
 8002e36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	4956      	ldr	r1, [pc, #344]	; (8002fa4 <HAL_I2C_Init+0x23c>)
 8002e4c:	428b      	cmp	r3, r1
 8002e4e:	d80d      	bhi.n	8002e6c <HAL_I2C_Init+0x104>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	1e59      	subs	r1, r3, #1
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e64:	2b04      	cmp	r3, #4
 8002e66:	bf38      	it	cc
 8002e68:	2304      	movcc	r3, #4
 8002e6a:	e04f      	b.n	8002f0c <HAL_I2C_Init+0x1a4>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d111      	bne.n	8002e98 <HAL_I2C_Init+0x130>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	1e58      	subs	r0, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6859      	ldr	r1, [r3, #4]
 8002e7c:	460b      	mov	r3, r1
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	440b      	add	r3, r1
 8002e82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e86:	3301      	adds	r3, #1
 8002e88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	bf0c      	ite	eq
 8002e90:	2301      	moveq	r3, #1
 8002e92:	2300      	movne	r3, #0
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	e012      	b.n	8002ebe <HAL_I2C_Init+0x156>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	1e58      	subs	r0, r3, #1
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6859      	ldr	r1, [r3, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	0099      	lsls	r1, r3, #2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eae:	3301      	adds	r3, #1
 8002eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	bf0c      	ite	eq
 8002eb8:	2301      	moveq	r3, #1
 8002eba:	2300      	movne	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <HAL_I2C_Init+0x15e>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e022      	b.n	8002f0c <HAL_I2C_Init+0x1a4>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d10e      	bne.n	8002eec <HAL_I2C_Init+0x184>
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	1e58      	subs	r0, r3, #1
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6859      	ldr	r1, [r3, #4]
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	440b      	add	r3, r1
 8002edc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002eea:	e00f      	b.n	8002f0c <HAL_I2C_Init+0x1a4>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1e58      	subs	r0, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6859      	ldr	r1, [r3, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	0099      	lsls	r1, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f02:	3301      	adds	r3, #1
 8002f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f08:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	6809      	ldr	r1, [r1, #0]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69da      	ldr	r2, [r3, #28]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a1b      	ldr	r3, [r3, #32]
 8002f26:	431a      	orrs	r2, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f3a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6911      	ldr	r1, [r2, #16]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	68d2      	ldr	r2, [r2, #12]
 8002f46:	4311      	orrs	r1, r2
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	6812      	ldr	r2, [r2, #0]
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	695a      	ldr	r2, [r3, #20]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	699b      	ldr	r3, [r3, #24]
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 0201 	orr.w	r2, r2, #1
 8002f7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2220      	movs	r2, #32
 8002f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	000186a0 	.word	0x000186a0
 8002fa8:	001e847f 	.word	0x001e847f
 8002fac:	003d08ff 	.word	0x003d08ff
 8002fb0:	431bde83 	.word	0x431bde83
 8002fb4:	10624dd3 	.word	0x10624dd3

08002fb8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b088      	sub	sp, #32
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	607a      	str	r2, [r7, #4]
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	817b      	strh	r3, [r7, #10]
 8002fc8:	4613      	mov	r3, r2
 8002fca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fcc:	f7fe fe80 	bl	8001cd0 <HAL_GetTick>
 8002fd0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b20      	cmp	r3, #32
 8002fdc:	f040 80e0 	bne.w	80031a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	9300      	str	r3, [sp, #0]
 8002fe4:	2319      	movs	r3, #25
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	4970      	ldr	r1, [pc, #448]	; (80031ac <HAL_I2C_Master_Transmit+0x1f4>)
 8002fea:	68f8      	ldr	r0, [r7, #12]
 8002fec:	f000 fa7a 	bl	80034e4 <I2C_WaitOnFlagUntilTimeout>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	e0d3      	b.n	80031a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003000:	2b01      	cmp	r3, #1
 8003002:	d101      	bne.n	8003008 <HAL_I2C_Master_Transmit+0x50>
 8003004:	2302      	movs	r3, #2
 8003006:	e0cc      	b.n	80031a2 <HAL_I2C_Master_Transmit+0x1ea>
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b01      	cmp	r3, #1
 800301c:	d007      	beq.n	800302e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f042 0201 	orr.w	r2, r2, #1
 800302c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800303c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2221      	movs	r2, #33	; 0x21
 8003042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2210      	movs	r2, #16
 800304a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	893a      	ldrh	r2, [r7, #8]
 800305e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	4a50      	ldr	r2, [pc, #320]	; (80031b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800306e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003070:	8979      	ldrh	r1, [r7, #10]
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	6a3a      	ldr	r2, [r7, #32]
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f000 f9be 	bl	80033f8 <I2C_MasterRequestWrite>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	e08d      	b.n	80031a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003086:	2300      	movs	r3, #0
 8003088:	613b      	str	r3, [r7, #16]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	613b      	str	r3, [r7, #16]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	613b      	str	r3, [r7, #16]
 800309a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800309c:	e066      	b.n	800316c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	6a39      	ldr	r1, [r7, #32]
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f000 faf4 	bl	8003690 <I2C_WaitOnTXEFlagUntilTimeout>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00d      	beq.n	80030ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d107      	bne.n	80030c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e06b      	b.n	80031a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	781a      	ldrb	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	1c5a      	adds	r2, r3, #1
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	3b01      	subs	r3, #1
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f2:	3b01      	subs	r3, #1
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	f003 0304 	and.w	r3, r3, #4
 8003104:	2b04      	cmp	r3, #4
 8003106:	d11b      	bne.n	8003140 <HAL_I2C_Master_Transmit+0x188>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800310c:	2b00      	cmp	r3, #0
 800310e:	d017      	beq.n	8003140 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003114:	781a      	ldrb	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	1c5a      	adds	r2, r3, #1
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800312a:	b29b      	uxth	r3, r3
 800312c:	3b01      	subs	r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003138:	3b01      	subs	r3, #1
 800313a:	b29a      	uxth	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	6a39      	ldr	r1, [r7, #32]
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f000 fae4 	bl	8003712 <I2C_WaitOnBTFFlagUntilTimeout>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00d      	beq.n	800316c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	2b04      	cmp	r3, #4
 8003156:	d107      	bne.n	8003168 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003166:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e01a      	b.n	80031a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003170:	2b00      	cmp	r3, #0
 8003172:	d194      	bne.n	800309e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003182:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2220      	movs	r2, #32
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800319c:	2300      	movs	r3, #0
 800319e:	e000      	b.n	80031a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031a0:	2302      	movs	r3, #2
  }
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	00100002 	.word	0x00100002
 80031b0:	ffff0000 	.word	0xffff0000

080031b4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b08a      	sub	sp, #40	; 0x28
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	607a      	str	r2, [r7, #4]
 80031be:	603b      	str	r3, [r7, #0]
 80031c0:	460b      	mov	r3, r1
 80031c2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80031c4:	f7fe fd84 	bl	8001cd0 <HAL_GetTick>
 80031c8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80031ca:	2301      	movs	r3, #1
 80031cc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	2b20      	cmp	r3, #32
 80031d8:	f040 8105 	bne.w	80033e6 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	2319      	movs	r3, #25
 80031e2:	2201      	movs	r2, #1
 80031e4:	4982      	ldr	r1, [pc, #520]	; (80033f0 <HAL_I2C_IsDeviceReady+0x23c>)
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 f97c 	bl	80034e4 <I2C_WaitOnFlagUntilTimeout>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80031f2:	2302      	movs	r3, #2
 80031f4:	e0f8      	b.n	80033e8 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d101      	bne.n	8003204 <HAL_I2C_IsDeviceReady+0x50>
 8003200:	2302      	movs	r3, #2
 8003202:	e0f1      	b.n	80033e8 <HAL_I2C_IsDeviceReady+0x234>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b01      	cmp	r3, #1
 8003218:	d007      	beq.n	800322a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0201 	orr.w	r2, r2, #1
 8003228:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003238:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2224      	movs	r2, #36	; 0x24
 800323e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	4a6a      	ldr	r2, [pc, #424]	; (80033f4 <HAL_I2C_IsDeviceReady+0x240>)
 800324c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800325c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	2200      	movs	r2, #0
 8003266:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800326a:	68f8      	ldr	r0, [r7, #12]
 800326c:	f000 f93a 	bl	80034e4 <I2C_WaitOnFlagUntilTimeout>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e0b6      	b.n	80033e8 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800327a:	897b      	ldrh	r3, [r7, #10]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	461a      	mov	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003288:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800328a:	f7fe fd21 	bl	8001cd0 <HAL_GetTick>
 800328e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	f003 0302 	and.w	r3, r3, #2
 800329a:	2b02      	cmp	r3, #2
 800329c:	bf0c      	ite	eq
 800329e:	2301      	moveq	r3, #1
 80032a0:	2300      	movne	r3, #0
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	695b      	ldr	r3, [r3, #20]
 80032ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b4:	bf0c      	ite	eq
 80032b6:	2301      	moveq	r3, #1
 80032b8:	2300      	movne	r3, #0
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032be:	e025      	b.n	800330c <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032c0:	f7fe fd06 	bl	8001cd0 <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	683a      	ldr	r2, [r7, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d302      	bcc.n	80032d6 <HAL_I2C_IsDeviceReady+0x122>
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d103      	bne.n	80032de <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	22a0      	movs	r2, #160	; 0xa0
 80032da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	bf0c      	ite	eq
 80032ec:	2301      	moveq	r3, #1
 80032ee:	2300      	movne	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003302:	bf0c      	ite	eq
 8003304:	2301      	moveq	r3, #1
 8003306:	2300      	movne	r3, #0
 8003308:	b2db      	uxtb	r3, r3
 800330a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003312:	b2db      	uxtb	r3, r3
 8003314:	2ba0      	cmp	r3, #160	; 0xa0
 8003316:	d005      	beq.n	8003324 <HAL_I2C_IsDeviceReady+0x170>
 8003318:	7dfb      	ldrb	r3, [r7, #23]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d102      	bne.n	8003324 <HAL_I2C_IsDeviceReady+0x170>
 800331e:	7dbb      	ldrb	r3, [r7, #22]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d0cd      	beq.n	80032c0 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2220      	movs	r2, #32
 8003328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b02      	cmp	r3, #2
 8003338:	d129      	bne.n	800338e <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003348:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334a:	2300      	movs	r3, #0
 800334c:	613b      	str	r3, [r7, #16]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	2319      	movs	r3, #25
 8003366:	2201      	movs	r2, #1
 8003368:	4921      	ldr	r1, [pc, #132]	; (80033f0 <HAL_I2C_IsDeviceReady+0x23c>)
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f000 f8ba 	bl	80034e4 <I2C_WaitOnFlagUntilTimeout>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e036      	b.n	80033e8 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2220      	movs	r2, #32
 800337e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800338a:	2300      	movs	r3, #0
 800338c:	e02c      	b.n	80033e8 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800339c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033a6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	2319      	movs	r3, #25
 80033ae:	2201      	movs	r2, #1
 80033b0:	490f      	ldr	r1, [pc, #60]	; (80033f0 <HAL_I2C_IsDeviceReady+0x23c>)
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 f896 	bl	80034e4 <I2C_WaitOnFlagUntilTimeout>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e012      	b.n	80033e8 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	3301      	adds	r3, #1
 80033c6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	f4ff af3e 	bcc.w	800324e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2220      	movs	r2, #32
 80033d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e000      	b.n	80033e8 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 80033e6:	2302      	movs	r3, #2
  }
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3720      	adds	r7, #32
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	00100002 	.word	0x00100002
 80033f4:	ffff0000 	.word	0xffff0000

080033f8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b088      	sub	sp, #32
 80033fc:	af02      	add	r7, sp, #8
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	607a      	str	r2, [r7, #4]
 8003402:	603b      	str	r3, [r7, #0]
 8003404:	460b      	mov	r3, r1
 8003406:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	2b08      	cmp	r3, #8
 8003412:	d006      	beq.n	8003422 <I2C_MasterRequestWrite+0x2a>
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d003      	beq.n	8003422 <I2C_MasterRequestWrite+0x2a>
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003420:	d108      	bne.n	8003434 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003430:	601a      	str	r2, [r3, #0]
 8003432:	e00b      	b.n	800344c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003438:	2b12      	cmp	r3, #18
 800343a:	d107      	bne.n	800344c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800344a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	9300      	str	r3, [sp, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 f843 	bl	80034e4 <I2C_WaitOnFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e035      	b.n	80034d4 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003470:	d108      	bne.n	8003484 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003472:	897b      	ldrh	r3, [r7, #10]
 8003474:	b2db      	uxtb	r3, r3
 8003476:	461a      	mov	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003480:	611a      	str	r2, [r3, #16]
 8003482:	e01b      	b.n	80034bc <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003484:	897b      	ldrh	r3, [r7, #10]
 8003486:	11db      	asrs	r3, r3, #7
 8003488:	b2db      	uxtb	r3, r3
 800348a:	f003 0306 	and.w	r3, r3, #6
 800348e:	b2db      	uxtb	r3, r3
 8003490:	f063 030f 	orn	r3, r3, #15
 8003494:	b2da      	uxtb	r2, r3
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	490e      	ldr	r1, [pc, #56]	; (80034dc <I2C_MasterRequestWrite+0xe4>)
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 f875 	bl	8003592 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e010      	b.n	80034d4 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034b2:	897b      	ldrh	r3, [r7, #10]
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	4907      	ldr	r1, [pc, #28]	; (80034e0 <I2C_MasterRequestWrite+0xe8>)
 80034c2:	68f8      	ldr	r0, [r7, #12]
 80034c4:	f000 f865 	bl	8003592 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d001      	beq.n	80034d2 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3718      	adds	r7, #24
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	00010008 	.word	0x00010008
 80034e0:	00010002 	.word	0x00010002

080034e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b084      	sub	sp, #16
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	603b      	str	r3, [r7, #0]
 80034f0:	4613      	mov	r3, r2
 80034f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034f4:	e025      	b.n	8003542 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034fc:	d021      	beq.n	8003542 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034fe:	f7fe fbe7 	bl	8001cd0 <HAL_GetTick>
 8003502:	4602      	mov	r2, r0
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d302      	bcc.n	8003514 <I2C_WaitOnFlagUntilTimeout+0x30>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d116      	bne.n	8003542 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2220      	movs	r2, #32
 800351e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	f043 0220 	orr.w	r2, r3, #32
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e023      	b.n	800358a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	0c1b      	lsrs	r3, r3, #16
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b01      	cmp	r3, #1
 800354a:	d10d      	bne.n	8003568 <I2C_WaitOnFlagUntilTimeout+0x84>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	695b      	ldr	r3, [r3, #20]
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	4013      	ands	r3, r2
 8003558:	b29b      	uxth	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	bf0c      	ite	eq
 800355e:	2301      	moveq	r3, #1
 8003560:	2300      	movne	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	461a      	mov	r2, r3
 8003566:	e00c      	b.n	8003582 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	43da      	mvns	r2, r3
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	4013      	ands	r3, r2
 8003574:	b29b      	uxth	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	bf0c      	ite	eq
 800357a:	2301      	moveq	r3, #1
 800357c:	2300      	movne	r3, #0
 800357e:	b2db      	uxtb	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	429a      	cmp	r2, r3
 8003586:	d0b6      	beq.n	80034f6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	60f8      	str	r0, [r7, #12]
 800359a:	60b9      	str	r1, [r7, #8]
 800359c:	607a      	str	r2, [r7, #4]
 800359e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035a0:	e051      	b.n	8003646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035b0:	d123      	bne.n	80035fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035c0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035ca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2220      	movs	r2, #32
 80035d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e6:	f043 0204 	orr.w	r2, r3, #4
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e046      	b.n	8003688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003600:	d021      	beq.n	8003646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003602:	f7fe fb65 	bl	8001cd0 <HAL_GetTick>
 8003606:	4602      	mov	r2, r0
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	429a      	cmp	r2, r3
 8003610:	d302      	bcc.n	8003618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d116      	bne.n	8003646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2220      	movs	r2, #32
 8003622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	f043 0220 	orr.w	r2, r3, #32
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e020      	b.n	8003688 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	0c1b      	lsrs	r3, r3, #16
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b01      	cmp	r3, #1
 800364e:	d10c      	bne.n	800366a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	43da      	mvns	r2, r3
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	4013      	ands	r3, r2
 800365c:	b29b      	uxth	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	bf14      	ite	ne
 8003662:	2301      	movne	r3, #1
 8003664:	2300      	moveq	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	e00b      	b.n	8003682 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	43da      	mvns	r2, r3
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	4013      	ands	r3, r2
 8003676:	b29b      	uxth	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	bf14      	ite	ne
 800367c:	2301      	movne	r3, #1
 800367e:	2300      	moveq	r3, #0
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d18d      	bne.n	80035a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800369c:	e02d      	b.n	80036fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f878 	bl	8003794 <I2C_IsAcknowledgeFailed>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e02d      	b.n	800370a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b4:	d021      	beq.n	80036fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b6:	f7fe fb0b 	bl	8001cd0 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d302      	bcc.n	80036cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d116      	bne.n	80036fa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e6:	f043 0220 	orr.w	r2, r3, #32
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e007      	b.n	800370a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003704:	2b80      	cmp	r3, #128	; 0x80
 8003706:	d1ca      	bne.n	800369e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	3710      	adds	r7, #16
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}

08003712 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b084      	sub	sp, #16
 8003716:	af00      	add	r7, sp, #0
 8003718:	60f8      	str	r0, [r7, #12]
 800371a:	60b9      	str	r1, [r7, #8]
 800371c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800371e:	e02d      	b.n	800377c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f837 	bl	8003794 <I2C_IsAcknowledgeFailed>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e02d      	b.n	800378c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003736:	d021      	beq.n	800377c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003738:	f7fe faca 	bl	8001cd0 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	68ba      	ldr	r2, [r7, #8]
 8003744:	429a      	cmp	r2, r3
 8003746:	d302      	bcc.n	800374e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d116      	bne.n	800377c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2220      	movs	r2, #32
 8003758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	f043 0220 	orr.w	r2, r3, #32
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e007      	b.n	800378c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	f003 0304 	and.w	r3, r3, #4
 8003786:	2b04      	cmp	r3, #4
 8003788:	d1ca      	bne.n	8003720 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037aa:	d11b      	bne.n	80037e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2220      	movs	r2, #32
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d0:	f043 0204 	orr.w	r2, r3, #4
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e000      	b.n	80037e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bc80      	pop	{r7}
 80037ee:	4770      	bx	lr

080037f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e26c      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	2b00      	cmp	r3, #0
 800380c:	f000 8087 	beq.w	800391e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003810:	4b92      	ldr	r3, [pc, #584]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f003 030c 	and.w	r3, r3, #12
 8003818:	2b04      	cmp	r3, #4
 800381a:	d00c      	beq.n	8003836 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800381c:	4b8f      	ldr	r3, [pc, #572]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f003 030c 	and.w	r3, r3, #12
 8003824:	2b08      	cmp	r3, #8
 8003826:	d112      	bne.n	800384e <HAL_RCC_OscConfig+0x5e>
 8003828:	4b8c      	ldr	r3, [pc, #560]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003834:	d10b      	bne.n	800384e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003836:	4b89      	ldr	r3, [pc, #548]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d06c      	beq.n	800391c <HAL_RCC_OscConfig+0x12c>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d168      	bne.n	800391c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e246      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003856:	d106      	bne.n	8003866 <HAL_RCC_OscConfig+0x76>
 8003858:	4b80      	ldr	r3, [pc, #512]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a7f      	ldr	r2, [pc, #508]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 800385e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	e02e      	b.n	80038c4 <HAL_RCC_OscConfig+0xd4>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10c      	bne.n	8003888 <HAL_RCC_OscConfig+0x98>
 800386e:	4b7b      	ldr	r3, [pc, #492]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a7a      	ldr	r2, [pc, #488]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	4b78      	ldr	r3, [pc, #480]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a77      	ldr	r2, [pc, #476]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003880:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e01d      	b.n	80038c4 <HAL_RCC_OscConfig+0xd4>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003890:	d10c      	bne.n	80038ac <HAL_RCC_OscConfig+0xbc>
 8003892:	4b72      	ldr	r3, [pc, #456]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a71      	ldr	r2, [pc, #452]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003898:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	4b6f      	ldr	r3, [pc, #444]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a6e      	ldr	r2, [pc, #440]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80038a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	e00b      	b.n	80038c4 <HAL_RCC_OscConfig+0xd4>
 80038ac:	4b6b      	ldr	r3, [pc, #428]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a6a      	ldr	r2, [pc, #424]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80038b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	4b68      	ldr	r3, [pc, #416]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a67      	ldr	r2, [pc, #412]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80038be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d013      	beq.n	80038f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038cc:	f7fe fa00 	bl	8001cd0 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d4:	f7fe f9fc 	bl	8001cd0 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	; 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e1fa      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	4b5d      	ldr	r3, [pc, #372]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f0      	beq.n	80038d4 <HAL_RCC_OscConfig+0xe4>
 80038f2:	e014      	b.n	800391e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f4:	f7fe f9ec 	bl	8001cd0 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038fc:	f7fe f9e8 	bl	8001cd0 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b64      	cmp	r3, #100	; 0x64
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e1e6      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	4b53      	ldr	r3, [pc, #332]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f0      	bne.n	80038fc <HAL_RCC_OscConfig+0x10c>
 800391a:	e000      	b.n	800391e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800391c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d063      	beq.n	80039f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800392a:	4b4c      	ldr	r3, [pc, #304]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f003 030c 	and.w	r3, r3, #12
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00b      	beq.n	800394e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003936:	4b49      	ldr	r3, [pc, #292]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f003 030c 	and.w	r3, r3, #12
 800393e:	2b08      	cmp	r3, #8
 8003940:	d11c      	bne.n	800397c <HAL_RCC_OscConfig+0x18c>
 8003942:	4b46      	ldr	r3, [pc, #280]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d116      	bne.n	800397c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800394e:	4b43      	ldr	r3, [pc, #268]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_RCC_OscConfig+0x176>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d001      	beq.n	8003966 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e1ba      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003966:	4b3d      	ldr	r3, [pc, #244]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4939      	ldr	r1, [pc, #228]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003976:	4313      	orrs	r3, r2
 8003978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800397a:	e03a      	b.n	80039f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d020      	beq.n	80039c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003984:	4b36      	ldr	r3, [pc, #216]	; (8003a60 <HAL_RCC_OscConfig+0x270>)
 8003986:	2201      	movs	r2, #1
 8003988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398a:	f7fe f9a1 	bl	8001cd0 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003992:	f7fe f99d 	bl	8001cd0 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e19b      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a4:	4b2d      	ldr	r3, [pc, #180]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0302 	and.w	r3, r3, #2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b0:	4b2a      	ldr	r3, [pc, #168]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	695b      	ldr	r3, [r3, #20]
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	4927      	ldr	r1, [pc, #156]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	600b      	str	r3, [r1, #0]
 80039c4:	e015      	b.n	80039f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039c6:	4b26      	ldr	r3, [pc, #152]	; (8003a60 <HAL_RCC_OscConfig+0x270>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7fe f980 	bl	8001cd0 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d4:	f7fe f97c 	bl	8001cd0 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e17a      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039e6:	4b1d      	ldr	r3, [pc, #116]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0308 	and.w	r3, r3, #8
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d03a      	beq.n	8003a74 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d019      	beq.n	8003a3a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a06:	4b17      	ldr	r3, [pc, #92]	; (8003a64 <HAL_RCC_OscConfig+0x274>)
 8003a08:	2201      	movs	r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a0c:	f7fe f960 	bl	8001cd0 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a12:	e008      	b.n	8003a26 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a14:	f7fe f95c 	bl	8001cd0 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e15a      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a26:	4b0d      	ldr	r3, [pc, #52]	; (8003a5c <HAL_RCC_OscConfig+0x26c>)
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d0f0      	beq.n	8003a14 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a32:	2001      	movs	r0, #1
 8003a34:	f000 fac6 	bl	8003fc4 <RCC_Delay>
 8003a38:	e01c      	b.n	8003a74 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a3a:	4b0a      	ldr	r3, [pc, #40]	; (8003a64 <HAL_RCC_OscConfig+0x274>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a40:	f7fe f946 	bl	8001cd0 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a46:	e00f      	b.n	8003a68 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a48:	f7fe f942 	bl	8001cd0 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d908      	bls.n	8003a68 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e140      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
 8003a5a:	bf00      	nop
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	42420000 	.word	0x42420000
 8003a64:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a68:	4b9e      	ldr	r3, [pc, #632]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e9      	bne.n	8003a48 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f000 80a6 	beq.w	8003bce <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a82:	2300      	movs	r3, #0
 8003a84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a86:	4b97      	ldr	r3, [pc, #604]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10d      	bne.n	8003aae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a92:	4b94      	ldr	r3, [pc, #592]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	4a93      	ldr	r2, [pc, #588]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003a98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a9c:	61d3      	str	r3, [r2, #28]
 8003a9e:	4b91      	ldr	r3, [pc, #580]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aae:	4b8e      	ldr	r3, [pc, #568]	; (8003ce8 <HAL_RCC_OscConfig+0x4f8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d118      	bne.n	8003aec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aba:	4b8b      	ldr	r3, [pc, #556]	; (8003ce8 <HAL_RCC_OscConfig+0x4f8>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a8a      	ldr	r2, [pc, #552]	; (8003ce8 <HAL_RCC_OscConfig+0x4f8>)
 8003ac0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ac4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ac6:	f7fe f903 	bl	8001cd0 <HAL_GetTick>
 8003aca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ace:	f7fe f8ff 	bl	8001cd0 <HAL_GetTick>
 8003ad2:	4602      	mov	r2, r0
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b64      	cmp	r3, #100	; 0x64
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e0fd      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae0:	4b81      	ldr	r3, [pc, #516]	; (8003ce8 <HAL_RCC_OscConfig+0x4f8>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d0f0      	beq.n	8003ace <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d106      	bne.n	8003b02 <HAL_RCC_OscConfig+0x312>
 8003af4:	4b7b      	ldr	r3, [pc, #492]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	4a7a      	ldr	r2, [pc, #488]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003afa:	f043 0301 	orr.w	r3, r3, #1
 8003afe:	6213      	str	r3, [r2, #32]
 8003b00:	e02d      	b.n	8003b5e <HAL_RCC_OscConfig+0x36e>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d10c      	bne.n	8003b24 <HAL_RCC_OscConfig+0x334>
 8003b0a:	4b76      	ldr	r3, [pc, #472]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b0c:	6a1b      	ldr	r3, [r3, #32]
 8003b0e:	4a75      	ldr	r2, [pc, #468]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b10:	f023 0301 	bic.w	r3, r3, #1
 8003b14:	6213      	str	r3, [r2, #32]
 8003b16:	4b73      	ldr	r3, [pc, #460]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	4a72      	ldr	r2, [pc, #456]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b1c:	f023 0304 	bic.w	r3, r3, #4
 8003b20:	6213      	str	r3, [r2, #32]
 8003b22:	e01c      	b.n	8003b5e <HAL_RCC_OscConfig+0x36e>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	2b05      	cmp	r3, #5
 8003b2a:	d10c      	bne.n	8003b46 <HAL_RCC_OscConfig+0x356>
 8003b2c:	4b6d      	ldr	r3, [pc, #436]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b2e:	6a1b      	ldr	r3, [r3, #32]
 8003b30:	4a6c      	ldr	r2, [pc, #432]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b32:	f043 0304 	orr.w	r3, r3, #4
 8003b36:	6213      	str	r3, [r2, #32]
 8003b38:	4b6a      	ldr	r3, [pc, #424]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	4a69      	ldr	r2, [pc, #420]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b3e:	f043 0301 	orr.w	r3, r3, #1
 8003b42:	6213      	str	r3, [r2, #32]
 8003b44:	e00b      	b.n	8003b5e <HAL_RCC_OscConfig+0x36e>
 8003b46:	4b67      	ldr	r3, [pc, #412]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	4a66      	ldr	r2, [pc, #408]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b4c:	f023 0301 	bic.w	r3, r3, #1
 8003b50:	6213      	str	r3, [r2, #32]
 8003b52:	4b64      	ldr	r3, [pc, #400]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b54:	6a1b      	ldr	r3, [r3, #32]
 8003b56:	4a63      	ldr	r2, [pc, #396]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b58:	f023 0304 	bic.w	r3, r3, #4
 8003b5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d015      	beq.n	8003b92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b66:	f7fe f8b3 	bl	8001cd0 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b6c:	e00a      	b.n	8003b84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b6e:	f7fe f8af 	bl	8001cd0 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e0ab      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b84:	4b57      	ldr	r3, [pc, #348]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0ee      	beq.n	8003b6e <HAL_RCC_OscConfig+0x37e>
 8003b90:	e014      	b.n	8003bbc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b92:	f7fe f89d 	bl	8001cd0 <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b98:	e00a      	b.n	8003bb0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b9a:	f7fe f899 	bl	8001cd0 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e095      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bb0:	4b4c      	ldr	r3, [pc, #304]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1ee      	bne.n	8003b9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bbc:	7dfb      	ldrb	r3, [r7, #23]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d105      	bne.n	8003bce <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bc2:	4b48      	ldr	r3, [pc, #288]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	4a47      	ldr	r2, [pc, #284]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003bc8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bcc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 8081 	beq.w	8003cda <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bd8:	4b42      	ldr	r3, [pc, #264]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 030c 	and.w	r3, r3, #12
 8003be0:	2b08      	cmp	r3, #8
 8003be2:	d061      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d146      	bne.n	8003c7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bec:	4b3f      	ldr	r3, [pc, #252]	; (8003cec <HAL_RCC_OscConfig+0x4fc>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf2:	f7fe f86d 	bl	8001cd0 <HAL_GetTick>
 8003bf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bf8:	e008      	b.n	8003c0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bfa:	f7fe f869 	bl	8001cd0 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e067      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c0c:	4b35      	ldr	r3, [pc, #212]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d1f0      	bne.n	8003bfa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c20:	d108      	bne.n	8003c34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c22:	4b30      	ldr	r3, [pc, #192]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	492d      	ldr	r1, [pc, #180]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c34:	4b2b      	ldr	r3, [pc, #172]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a19      	ldr	r1, [r3, #32]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c44:	430b      	orrs	r3, r1
 8003c46:	4927      	ldr	r1, [pc, #156]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c4c:	4b27      	ldr	r3, [pc, #156]	; (8003cec <HAL_RCC_OscConfig+0x4fc>)
 8003c4e:	2201      	movs	r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c52:	f7fe f83d 	bl	8001cd0 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c58:	e008      	b.n	8003c6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5a:	f7fe f839 	bl	8001cd0 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e037      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0f0      	beq.n	8003c5a <HAL_RCC_OscConfig+0x46a>
 8003c78:	e02f      	b.n	8003cda <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c7a:	4b1c      	ldr	r3, [pc, #112]	; (8003cec <HAL_RCC_OscConfig+0x4fc>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c80:	f7fe f826 	bl	8001cd0 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c88:	f7fe f822 	bl	8001cd0 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e020      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c9a:	4b12      	ldr	r3, [pc, #72]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x498>
 8003ca6:	e018      	b.n	8003cda <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d101      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e013      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	; (8003ce4 <HAL_RCC_OscConfig+0x4f4>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6a1b      	ldr	r3, [r3, #32]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d106      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d001      	beq.n	8003cda <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e000      	b.n	8003cdc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	40021000 	.word	0x40021000
 8003ce8:	40007000 	.word	0x40007000
 8003cec:	42420060 	.word	0x42420060

08003cf0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d101      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e0d0      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d04:	4b6a      	ldr	r3, [pc, #424]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d910      	bls.n	8003d34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d12:	4b67      	ldr	r3, [pc, #412]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f023 0207 	bic.w	r2, r3, #7
 8003d1a:	4965      	ldr	r1, [pc, #404]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	4313      	orrs	r3, r2
 8003d20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d22:	4b63      	ldr	r3, [pc, #396]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0307 	and.w	r3, r3, #7
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d001      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0b8      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d020      	beq.n	8003d82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d4c:	4b59      	ldr	r3, [pc, #356]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	4a58      	ldr	r2, [pc, #352]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003d56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0308 	and.w	r3, r3, #8
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d64:	4b53      	ldr	r3, [pc, #332]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	4a52      	ldr	r2, [pc, #328]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003d6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d70:	4b50      	ldr	r3, [pc, #320]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	494d      	ldr	r1, [pc, #308]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d040      	beq.n	8003e10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d107      	bne.n	8003da6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	4b47      	ldr	r3, [pc, #284]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d115      	bne.n	8003dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e07f      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d107      	bne.n	8003dbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dae:	4b41      	ldr	r3, [pc, #260]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d109      	bne.n	8003dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e073      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dbe:	4b3d      	ldr	r3, [pc, #244]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d101      	bne.n	8003dce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e06b      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dce:	4b39      	ldr	r3, [pc, #228]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f023 0203 	bic.w	r2, r3, #3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	4936      	ldr	r1, [pc, #216]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003de0:	f7fd ff76 	bl	8001cd0 <HAL_GetTick>
 8003de4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003de6:	e00a      	b.n	8003dfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de8:	f7fd ff72 	bl	8001cd0 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e053      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfe:	4b2d      	ldr	r3, [pc, #180]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	f003 020c 	and.w	r2, r3, #12
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d1eb      	bne.n	8003de8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e10:	4b27      	ldr	r3, [pc, #156]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0307 	and.w	r3, r3, #7
 8003e18:	683a      	ldr	r2, [r7, #0]
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d210      	bcs.n	8003e40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1e:	4b24      	ldr	r3, [pc, #144]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f023 0207 	bic.w	r2, r3, #7
 8003e26:	4922      	ldr	r1, [pc, #136]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e2e:	4b20      	ldr	r3, [pc, #128]	; (8003eb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0307 	and.w	r3, r3, #7
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d001      	beq.n	8003e40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e032      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0304 	and.w	r3, r3, #4
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d008      	beq.n	8003e5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e4c:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	4916      	ldr	r1, [pc, #88]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d009      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e6a:	4b12      	ldr	r3, [pc, #72]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	00db      	lsls	r3, r3, #3
 8003e78:	490e      	ldr	r1, [pc, #56]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e7e:	f000 f821 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8003e82:	4601      	mov	r1, r0
 8003e84:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	4a0a      	ldr	r2, [pc, #40]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c8>)
 8003e90:	5cd3      	ldrb	r3, [r2, r3]
 8003e92:	fa21 f303 	lsr.w	r3, r1, r3
 8003e96:	4a09      	ldr	r2, [pc, #36]	; (8003ebc <HAL_RCC_ClockConfig+0x1cc>)
 8003e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e9a:	4b09      	ldr	r3, [pc, #36]	; (8003ec0 <HAL_RCC_ClockConfig+0x1d0>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fd fed4 	bl	8001c4c <HAL_InitTick>

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40022000 	.word	0x40022000
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	08005dbc 	.word	0x08005dbc
 8003ebc:	20000000 	.word	0x20000000
 8003ec0:	20000004 	.word	0x20000004

08003ec4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ec4:	b490      	push	{r4, r7}
 8003ec6:	b08a      	sub	sp, #40	; 0x28
 8003ec8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003eca:	4b2a      	ldr	r3, [pc, #168]	; (8003f74 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ecc:	1d3c      	adds	r4, r7, #4
 8003ece:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003ed0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003ed4:	4b28      	ldr	r3, [pc, #160]	; (8003f78 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003eda:	2300      	movs	r3, #0
 8003edc:	61fb      	str	r3, [r7, #28]
 8003ede:	2300      	movs	r3, #0
 8003ee0:	61bb      	str	r3, [r7, #24]
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003eea:	2300      	movs	r3, #0
 8003eec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003eee:	4b23      	ldr	r3, [pc, #140]	; (8003f7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	f003 030c 	and.w	r3, r3, #12
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d002      	beq.n	8003f04 <HAL_RCC_GetSysClockFreq+0x40>
 8003efe:	2b08      	cmp	r3, #8
 8003f00:	d003      	beq.n	8003f0a <HAL_RCC_GetSysClockFreq+0x46>
 8003f02:	e02d      	b.n	8003f60 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f04:	4b1e      	ldr	r3, [pc, #120]	; (8003f80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f06:	623b      	str	r3, [r7, #32]
      break;
 8003f08:	e02d      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	0c9b      	lsrs	r3, r3, #18
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003f16:	4413      	add	r3, r2
 8003f18:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003f1c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d013      	beq.n	8003f50 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f28:	4b14      	ldr	r3, [pc, #80]	; (8003f7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	0c5b      	lsrs	r3, r3, #17
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003f36:	4413      	add	r3, r2
 8003f38:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003f3c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	4a0f      	ldr	r2, [pc, #60]	; (8003f80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f42:	fb02 f203 	mul.w	r2, r2, r3
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f4e:	e004      	b.n	8003f5a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	4a0c      	ldr	r2, [pc, #48]	; (8003f84 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f54:	fb02 f303 	mul.w	r3, r2, r3
 8003f58:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	623b      	str	r3, [r7, #32]
      break;
 8003f5e:	e002      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f60:	4b07      	ldr	r3, [pc, #28]	; (8003f80 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f62:	623b      	str	r3, [r7, #32]
      break;
 8003f64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f66:	6a3b      	ldr	r3, [r7, #32]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3728      	adds	r7, #40	; 0x28
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bc90      	pop	{r4, r7}
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	08005da8 	.word	0x08005da8
 8003f78:	08005db8 	.word	0x08005db8
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	007a1200 	.word	0x007a1200
 8003f84:	003d0900 	.word	0x003d0900

08003f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f8c:	4b02      	ldr	r3, [pc, #8]	; (8003f98 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr
 8003f98:	20000000 	.word	0x20000000

08003f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fa0:	f7ff fff2 	bl	8003f88 <HAL_RCC_GetHCLKFreq>
 8003fa4:	4601      	mov	r1, r0
 8003fa6:	4b05      	ldr	r3, [pc, #20]	; (8003fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	0a1b      	lsrs	r3, r3, #8
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	4a03      	ldr	r2, [pc, #12]	; (8003fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fb2:	5cd3      	ldrb	r3, [r2, r3]
 8003fb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	08005dcc 	.word	0x08005dcc

08003fc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003fcc:	4b0a      	ldr	r3, [pc, #40]	; (8003ff8 <RCC_Delay+0x34>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a0a      	ldr	r2, [pc, #40]	; (8003ffc <RCC_Delay+0x38>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	0a5b      	lsrs	r3, r3, #9
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	fb02 f303 	mul.w	r3, r2, r3
 8003fde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003fe0:	bf00      	nop
  }
  while (Delay --);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	1e5a      	subs	r2, r3, #1
 8003fe6:	60fa      	str	r2, [r7, #12]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1f9      	bne.n	8003fe0 <RCC_Delay+0x1c>
}
 8003fec:	bf00      	nop
 8003fee:	3714      	adds	r7, #20
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bc80      	pop	{r7}
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	20000000 	.word	0x20000000
 8003ffc:	10624dd3 	.word	0x10624dd3

08004000 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b086      	sub	sp, #24
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	613b      	str	r3, [r7, #16]
 800400c:	2300      	movs	r3, #0
 800400e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b00      	cmp	r3, #0
 800401a:	d07d      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800401c:	2300      	movs	r3, #0
 800401e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004020:	4b4f      	ldr	r3, [pc, #316]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10d      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800402c:	4b4c      	ldr	r3, [pc, #304]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800402e:	69db      	ldr	r3, [r3, #28]
 8004030:	4a4b      	ldr	r2, [pc, #300]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004032:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004036:	61d3      	str	r3, [r2, #28]
 8004038:	4b49      	ldr	r3, [pc, #292]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004040:	60bb      	str	r3, [r7, #8]
 8004042:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004044:	2301      	movs	r3, #1
 8004046:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004048:	4b46      	ldr	r3, [pc, #280]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004050:	2b00      	cmp	r3, #0
 8004052:	d118      	bne.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004054:	4b43      	ldr	r3, [pc, #268]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a42      	ldr	r2, [pc, #264]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800405a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800405e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004060:	f7fd fe36 	bl	8001cd0 <HAL_GetTick>
 8004064:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004066:	e008      	b.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004068:	f7fd fe32 	bl	8001cd0 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	2b64      	cmp	r3, #100	; 0x64
 8004074:	d901      	bls.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e06d      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800407a:	4b3a      	ldr	r3, [pc, #232]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004082:	2b00      	cmp	r3, #0
 8004084:	d0f0      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004086:	4b36      	ldr	r3, [pc, #216]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004088:	6a1b      	ldr	r3, [r3, #32]
 800408a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800408e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d02e      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d027      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040a4:	4b2e      	ldr	r3, [pc, #184]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040ae:	4b2e      	ldr	r3, [pc, #184]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040b0:	2201      	movs	r2, #1
 80040b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040b4:	4b2c      	ldr	r3, [pc, #176]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040ba:	4a29      	ldr	r2, [pc, #164]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d014      	beq.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ca:	f7fd fe01 	bl	8001cd0 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040d0:	e00a      	b.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040d2:	f7fd fdfd 	bl	8001cd0 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d901      	bls.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e036      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e8:	4b1d      	ldr	r3, [pc, #116]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040ea:	6a1b      	ldr	r3, [r3, #32]
 80040ec:	f003 0302 	and.w	r3, r3, #2
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0ee      	beq.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040f4:	4b1a      	ldr	r3, [pc, #104]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80040f6:	6a1b      	ldr	r3, [r3, #32]
 80040f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	4917      	ldr	r1, [pc, #92]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004102:	4313      	orrs	r3, r2
 8004104:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004106:	7dfb      	ldrb	r3, [r7, #23]
 8004108:	2b01      	cmp	r3, #1
 800410a:	d105      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800410c:	4b14      	ldr	r3, [pc, #80]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800410e:	69db      	ldr	r3, [r3, #28]
 8004110:	4a13      	ldr	r2, [pc, #76]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004112:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004116:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d008      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004124:	4b0e      	ldr	r3, [pc, #56]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	490b      	ldr	r1, [pc, #44]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004132:	4313      	orrs	r3, r2
 8004134:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0310 	and.w	r3, r3, #16
 800413e:	2b00      	cmp	r3, #0
 8004140:	d008      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004142:	4b07      	ldr	r3, [pc, #28]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	4904      	ldr	r1, [pc, #16]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004150:	4313      	orrs	r3, r2
 8004152:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	40021000 	.word	0x40021000
 8004164:	40007000 	.word	0x40007000
 8004168:	42420440 	.word	0x42420440

0800416c <arm_rfft_32_fast_init_f32>:
 800416c:	b178      	cbz	r0, 800418e <arm_rfft_32_fast_init_f32+0x22>
 800416e:	2310      	movs	r3, #16
 8004170:	b430      	push	{r4, r5}
 8004172:	2520      	movs	r5, #32
 8004174:	2414      	movs	r4, #20
 8004176:	4907      	ldr	r1, [pc, #28]	; (8004194 <arm_rfft_32_fast_init_f32+0x28>)
 8004178:	4a07      	ldr	r2, [pc, #28]	; (8004198 <arm_rfft_32_fast_init_f32+0x2c>)
 800417a:	8003      	strh	r3, [r0, #0]
 800417c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004180:	4b06      	ldr	r3, [pc, #24]	; (800419c <arm_rfft_32_fast_init_f32+0x30>)
 8004182:	8205      	strh	r5, [r0, #16]
 8004184:	8184      	strh	r4, [r0, #12]
 8004186:	6143      	str	r3, [r0, #20]
 8004188:	bc30      	pop	{r4, r5}
 800418a:	2000      	movs	r0, #0
 800418c:	4770      	bx	lr
 800418e:	f04f 30ff 	mov.w	r0, #4294967295
 8004192:	4770      	bx	lr
 8004194:	08006d84 	.word	0x08006d84
 8004198:	0800b6bc 	.word	0x0800b6bc
 800419c:	0801443c 	.word	0x0801443c

080041a0 <arm_rfft_64_fast_init_f32>:
 80041a0:	b178      	cbz	r0, 80041c2 <arm_rfft_64_fast_init_f32+0x22>
 80041a2:	2320      	movs	r3, #32
 80041a4:	b430      	push	{r4, r5}
 80041a6:	2540      	movs	r5, #64	; 0x40
 80041a8:	2430      	movs	r4, #48	; 0x30
 80041aa:	4907      	ldr	r1, [pc, #28]	; (80041c8 <arm_rfft_64_fast_init_f32+0x28>)
 80041ac:	4a07      	ldr	r2, [pc, #28]	; (80041cc <arm_rfft_64_fast_init_f32+0x2c>)
 80041ae:	8003      	strh	r3, [r0, #0]
 80041b0:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80041b4:	4b06      	ldr	r3, [pc, #24]	; (80041d0 <arm_rfft_64_fast_init_f32+0x30>)
 80041b6:	8205      	strh	r5, [r0, #16]
 80041b8:	8184      	strh	r4, [r0, #12]
 80041ba:	6143      	str	r3, [r0, #20]
 80041bc:	bc30      	pop	{r4, r5}
 80041be:	2000      	movs	r0, #0
 80041c0:	4770      	bx	lr
 80041c2:	f04f 30ff 	mov.w	r0, #4294967295
 80041c6:	4770      	bx	lr
 80041c8:	08008edc 	.word	0x08008edc
 80041cc:	0800ff3c 	.word	0x0800ff3c
 80041d0:	08018cbc 	.word	0x08018cbc

080041d4 <arm_rfft_256_fast_init_f32>:
 80041d4:	b180      	cbz	r0, 80041f8 <arm_rfft_256_fast_init_f32+0x24>
 80041d6:	2380      	movs	r3, #128	; 0x80
 80041d8:	b430      	push	{r4, r5}
 80041da:	f44f 7580 	mov.w	r5, #256	; 0x100
 80041de:	24d0      	movs	r4, #208	; 0xd0
 80041e0:	4907      	ldr	r1, [pc, #28]	; (8004200 <arm_rfft_256_fast_init_f32+0x2c>)
 80041e2:	4a08      	ldr	r2, [pc, #32]	; (8004204 <arm_rfft_256_fast_init_f32+0x30>)
 80041e4:	8003      	strh	r3, [r0, #0]
 80041e6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80041ea:	4b07      	ldr	r3, [pc, #28]	; (8004208 <arm_rfft_256_fast_init_f32+0x34>)
 80041ec:	8205      	strh	r5, [r0, #16]
 80041ee:	8184      	strh	r4, [r0, #12]
 80041f0:	6143      	str	r3, [r0, #20]
 80041f2:	bc30      	pop	{r4, r5}
 80041f4:	2000      	movs	r0, #0
 80041f6:	4770      	bx	lr
 80041f8:	f04f 30ff 	mov.w	r0, #4294967295
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	08006be4 	.word	0x08006be4
 8004204:	0800b2bc 	.word	0x0800b2bc
 8004208:	0801403c 	.word	0x0801403c

0800420c <arm_rfft_512_fast_init_f32>:
 800420c:	b190      	cbz	r0, 8004234 <arm_rfft_512_fast_init_f32+0x28>
 800420e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004212:	b430      	push	{r4, r5}
 8004214:	f44f 7500 	mov.w	r5, #512	; 0x200
 8004218:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800421c:	4907      	ldr	r1, [pc, #28]	; (800423c <arm_rfft_512_fast_init_f32+0x30>)
 800421e:	4a08      	ldr	r2, [pc, #32]	; (8004240 <arm_rfft_512_fast_init_f32+0x34>)
 8004220:	8003      	strh	r3, [r0, #0]
 8004222:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004226:	4b07      	ldr	r3, [pc, #28]	; (8004244 <arm_rfft_512_fast_init_f32+0x38>)
 8004228:	8205      	strh	r5, [r0, #16]
 800422a:	8184      	strh	r4, [r0, #12]
 800422c:	6143      	str	r3, [r0, #20]
 800422e:	bc30      	pop	{r4, r5}
 8004230:	2000      	movs	r0, #0
 8004232:	4770      	bx	lr
 8004234:	f04f 30ff 	mov.w	r0, #4294967295
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	08008b6c 	.word	0x08008b6c
 8004240:	0800f73c 	.word	0x0800f73c
 8004244:	080184bc 	.word	0x080184bc

08004248 <arm_rfft_1024_fast_init_f32>:
 8004248:	b190      	cbz	r0, 8004270 <arm_rfft_1024_fast_init_f32+0x28>
 800424a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800424e:	b430      	push	{r4, r5}
 8004250:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8004254:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8004258:	4907      	ldr	r1, [pc, #28]	; (8004278 <arm_rfft_1024_fast_init_f32+0x30>)
 800425a:	4a08      	ldr	r2, [pc, #32]	; (800427c <arm_rfft_1024_fast_init_f32+0x34>)
 800425c:	8003      	strh	r3, [r0, #0]
 800425e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8004262:	4b07      	ldr	r3, [pc, #28]	; (8004280 <arm_rfft_1024_fast_init_f32+0x38>)
 8004264:	8205      	strh	r5, [r0, #16]
 8004266:	8184      	strh	r4, [r0, #12]
 8004268:	6143      	str	r3, [r0, #20]
 800426a:	bc30      	pop	{r4, r5}
 800426c:	2000      	movs	r0, #0
 800426e:	4770      	bx	lr
 8004270:	f04f 30ff 	mov.w	r0, #4294967295
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	08008f3c 	.word	0x08008f3c
 800427c:	0801003c 	.word	0x0801003c
 8004280:	0801103c 	.word	0x0801103c

08004284 <arm_rfft_2048_fast_init_f32>:
 8004284:	b190      	cbz	r0, 80042ac <arm_rfft_2048_fast_init_f32+0x28>
 8004286:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800428a:	b430      	push	{r4, r5}
 800428c:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004290:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8004294:	4907      	ldr	r1, [pc, #28]	; (80042b4 <arm_rfft_2048_fast_init_f32+0x30>)
 8004296:	4a08      	ldr	r2, [pc, #32]	; (80042b8 <arm_rfft_2048_fast_init_f32+0x34>)
 8004298:	8003      	strh	r3, [r0, #0]
 800429a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800429e:	4b07      	ldr	r3, [pc, #28]	; (80042bc <arm_rfft_2048_fast_init_f32+0x38>)
 80042a0:	8205      	strh	r5, [r0, #16]
 80042a2:	8184      	strh	r4, [r0, #12]
 80042a4:	6143      	str	r3, [r0, #20]
 80042a6:	bc30      	pop	{r4, r5}
 80042a8:	2000      	movs	r0, #0
 80042aa:	4770      	bx	lr
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295
 80042b0:	4770      	bx	lr
 80042b2:	bf00      	nop
 80042b4:	08005dd4 	.word	0x08005dd4
 80042b8:	080092bc 	.word	0x080092bc
 80042bc:	0801203c 	.word	0x0801203c

080042c0 <arm_rfft_4096_fast_init_f32>:
 80042c0:	b190      	cbz	r0, 80042e8 <arm_rfft_4096_fast_init_f32+0x28>
 80042c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80042c6:	b430      	push	{r4, r5}
 80042c8:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80042cc:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 80042d0:	4907      	ldr	r1, [pc, #28]	; (80042f0 <arm_rfft_4096_fast_init_f32+0x30>)
 80042d2:	4a08      	ldr	r2, [pc, #32]	; (80042f4 <arm_rfft_4096_fast_init_f32+0x34>)
 80042d4:	8003      	strh	r3, [r0, #0]
 80042d6:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80042da:	4b07      	ldr	r3, [pc, #28]	; (80042f8 <arm_rfft_4096_fast_init_f32+0x38>)
 80042dc:	8205      	strh	r5, [r0, #16]
 80042de:	8184      	strh	r4, [r0, #12]
 80042e0:	6143      	str	r3, [r0, #20]
 80042e2:	bc30      	pop	{r4, r5}
 80042e4:	2000      	movs	r0, #0
 80042e6:	4770      	bx	lr
 80042e8:	f04f 30ff 	mov.w	r0, #4294967295
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	08006dac 	.word	0x08006dac
 80042f4:	0800b73c 	.word	0x0800b73c
 80042f8:	080144bc 	.word	0x080144bc

080042fc <arm_rfft_fast_init_f32>:
 80042fc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004300:	d01f      	beq.n	8004342 <arm_rfft_fast_init_f32+0x46>
 8004302:	d90b      	bls.n	800431c <arm_rfft_fast_init_f32+0x20>
 8004304:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8004308:	d019      	beq.n	800433e <arm_rfft_fast_init_f32+0x42>
 800430a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800430e:	d012      	beq.n	8004336 <arm_rfft_fast_init_f32+0x3a>
 8004310:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004314:	d00d      	beq.n	8004332 <arm_rfft_fast_init_f32+0x36>
 8004316:	f04f 30ff 	mov.w	r0, #4294967295
 800431a:	4770      	bx	lr
 800431c:	2940      	cmp	r1, #64	; 0x40
 800431e:	d00c      	beq.n	800433a <arm_rfft_fast_init_f32+0x3e>
 8004320:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004324:	d003      	beq.n	800432e <arm_rfft_fast_init_f32+0x32>
 8004326:	2920      	cmp	r1, #32
 8004328:	d1f5      	bne.n	8004316 <arm_rfft_fast_init_f32+0x1a>
 800432a:	4b07      	ldr	r3, [pc, #28]	; (8004348 <arm_rfft_fast_init_f32+0x4c>)
 800432c:	4718      	bx	r3
 800432e:	4b07      	ldr	r3, [pc, #28]	; (800434c <arm_rfft_fast_init_f32+0x50>)
 8004330:	4718      	bx	r3
 8004332:	4b07      	ldr	r3, [pc, #28]	; (8004350 <arm_rfft_fast_init_f32+0x54>)
 8004334:	4718      	bx	r3
 8004336:	4b07      	ldr	r3, [pc, #28]	; (8004354 <arm_rfft_fast_init_f32+0x58>)
 8004338:	4718      	bx	r3
 800433a:	4b07      	ldr	r3, [pc, #28]	; (8004358 <arm_rfft_fast_init_f32+0x5c>)
 800433c:	e7f6      	b.n	800432c <arm_rfft_fast_init_f32+0x30>
 800433e:	4b07      	ldr	r3, [pc, #28]	; (800435c <arm_rfft_fast_init_f32+0x60>)
 8004340:	e7f4      	b.n	800432c <arm_rfft_fast_init_f32+0x30>
 8004342:	4b07      	ldr	r3, [pc, #28]	; (8004360 <arm_rfft_fast_init_f32+0x64>)
 8004344:	e7f2      	b.n	800432c <arm_rfft_fast_init_f32+0x30>
 8004346:	bf00      	nop
 8004348:	0800416d 	.word	0x0800416d
 800434c:	080041d5 	.word	0x080041d5
 8004350:	08004249 	.word	0x08004249
 8004354:	080042c1 	.word	0x080042c1
 8004358:	080041a1 	.word	0x080041a1
 800435c:	08004285 	.word	0x08004285
 8004360:	0800420d 	.word	0x0800420d

08004364 <stage_rfft_f32>:
 8004364:	4603      	mov	r3, r0
 8004366:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436a:	460e      	mov	r6, r1
 800436c:	8805      	ldrh	r5, [r0, #0]
 800436e:	6809      	ldr	r1, [r1, #0]
 8004370:	b085      	sub	sp, #20
 8004372:	4614      	mov	r4, r2
 8004374:	4608      	mov	r0, r1
 8004376:	1e6a      	subs	r2, r5, #1
 8004378:	9202      	str	r2, [sp, #8]
 800437a:	695d      	ldr	r5, [r3, #20]
 800437c:	f7fc fb0a 	bl	8000994 <__addsf3>
 8004380:	6871      	ldr	r1, [r6, #4]
 8004382:	4607      	mov	r7, r0
 8004384:	4608      	mov	r0, r1
 8004386:	f7fc fb05 	bl	8000994 <__addsf3>
 800438a:	4601      	mov	r1, r0
 800438c:	4680      	mov	r8, r0
 800438e:	4638      	mov	r0, r7
 8004390:	f7fc fb00 	bl	8000994 <__addsf3>
 8004394:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004398:	f7fc fc04 	bl	8000ba4 <__aeabi_fmul>
 800439c:	4641      	mov	r1, r8
 800439e:	6020      	str	r0, [r4, #0]
 80043a0:	4638      	mov	r0, r7
 80043a2:	f7fc faf5 	bl	8000990 <__aeabi_fsub>
 80043a6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80043aa:	f7fc fbfb 	bl	8000ba4 <__aeabi_fmul>
 80043ae:	9a02      	ldr	r2, [sp, #8]
 80043b0:	6060      	str	r0, [r4, #4]
 80043b2:	eb06 03c2 	add.w	r3, r6, r2, lsl #3
 80043b6:	3410      	adds	r4, #16
 80043b8:	f106 0210 	add.w	r2, r6, #16
 80043bc:	3b08      	subs	r3, #8
 80043be:	461e      	mov	r6, r3
 80043c0:	4617      	mov	r7, r2
 80043c2:	46a1      	mov	r9, r4
 80043c4:	3510      	adds	r5, #16
 80043c6:	f8d6 8008 	ldr.w	r8, [r6, #8]
 80043ca:	f857 ac08 	ldr.w	sl, [r7, #-8]
 80043ce:	f857 3c04 	ldr.w	r3, [r7, #-4]
 80043d2:	4651      	mov	r1, sl
 80043d4:	4640      	mov	r0, r8
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	f7fc fada 	bl	8000990 <__aeabi_fsub>
 80043dc:	68f4      	ldr	r4, [r6, #12]
 80043de:	4683      	mov	fp, r0
 80043e0:	9900      	ldr	r1, [sp, #0]
 80043e2:	4620      	mov	r0, r4
 80043e4:	f7fc fad6 	bl	8000994 <__addsf3>
 80043e8:	4651      	mov	r1, sl
 80043ea:	9001      	str	r0, [sp, #4]
 80043ec:	4640      	mov	r0, r8
 80043ee:	f7fc fad1 	bl	8000994 <__addsf3>
 80043f2:	f855 8c08 	ldr.w	r8, [r5, #-8]
 80043f6:	4682      	mov	sl, r0
 80043f8:	4659      	mov	r1, fp
 80043fa:	4640      	mov	r0, r8
 80043fc:	f7fc fbd2 	bl	8000ba4 <__aeabi_fmul>
 8004400:	4601      	mov	r1, r0
 8004402:	4650      	mov	r0, sl
 8004404:	f7fc fac6 	bl	8000994 <__addsf3>
 8004408:	f855 ac04 	ldr.w	sl, [r5, #-4]
 800440c:	9003      	str	r0, [sp, #12]
 800440e:	9901      	ldr	r1, [sp, #4]
 8004410:	4650      	mov	r0, sl
 8004412:	f7fc fbc7 	bl	8000ba4 <__aeabi_fmul>
 8004416:	9a03      	ldr	r2, [sp, #12]
 8004418:	4601      	mov	r1, r0
 800441a:	4610      	mov	r0, r2
 800441c:	f7fc faba 	bl	8000994 <__addsf3>
 8004420:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004424:	f7fc fbbe 	bl	8000ba4 <__aeabi_fmul>
 8004428:	4621      	mov	r1, r4
 800442a:	f849 0c08 	str.w	r0, [r9, #-8]
 800442e:	9800      	ldr	r0, [sp, #0]
 8004430:	f7fc faae 	bl	8000990 <__aeabi_fsub>
 8004434:	4659      	mov	r1, fp
 8004436:	4604      	mov	r4, r0
 8004438:	4650      	mov	r0, sl
 800443a:	f7fc fbb3 	bl	8000ba4 <__aeabi_fmul>
 800443e:	4601      	mov	r1, r0
 8004440:	4620      	mov	r0, r4
 8004442:	f7fc faa7 	bl	8000994 <__addsf3>
 8004446:	9901      	ldr	r1, [sp, #4]
 8004448:	4604      	mov	r4, r0
 800444a:	4640      	mov	r0, r8
 800444c:	f7fc fbaa 	bl	8000ba4 <__aeabi_fmul>
 8004450:	4601      	mov	r1, r0
 8004452:	4620      	mov	r0, r4
 8004454:	f7fc fa9c 	bl	8000990 <__aeabi_fsub>
 8004458:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800445c:	f7fc fba2 	bl	8000ba4 <__aeabi_fmul>
 8004460:	9b02      	ldr	r3, [sp, #8]
 8004462:	f849 0c04 	str.w	r0, [r9, #-4]
 8004466:	3b01      	subs	r3, #1
 8004468:	f1a6 0608 	sub.w	r6, r6, #8
 800446c:	f107 0708 	add.w	r7, r7, #8
 8004470:	f105 0508 	add.w	r5, r5, #8
 8004474:	f109 0908 	add.w	r9, r9, #8
 8004478:	9302      	str	r3, [sp, #8]
 800447a:	d1a4      	bne.n	80043c6 <stage_rfft_f32+0x62>
 800447c:	b005      	add	sp, #20
 800447e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004482:	bf00      	nop

08004484 <merge_rfft_f32>:
 8004484:	4603      	mov	r3, r0
 8004486:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800448a:	680f      	ldr	r7, [r1, #0]
 800448c:	8805      	ldrh	r5, [r0, #0]
 800448e:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8004492:	b085      	sub	sp, #20
 8004494:	4614      	mov	r4, r2
 8004496:	460e      	mov	r6, r1
 8004498:	1e6a      	subs	r2, r5, #1
 800449a:	4641      	mov	r1, r8
 800449c:	4638      	mov	r0, r7
 800449e:	695d      	ldr	r5, [r3, #20]
 80044a0:	9202      	str	r2, [sp, #8]
 80044a2:	f7fc fa77 	bl	8000994 <__addsf3>
 80044a6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80044aa:	f7fc fb7b 	bl	8000ba4 <__aeabi_fmul>
 80044ae:	4641      	mov	r1, r8
 80044b0:	6020      	str	r0, [r4, #0]
 80044b2:	4638      	mov	r0, r7
 80044b4:	f7fc fa6c 	bl	8000990 <__aeabi_fsub>
 80044b8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80044bc:	f7fc fb72 	bl	8000ba4 <__aeabi_fmul>
 80044c0:	9a02      	ldr	r2, [sp, #8]
 80044c2:	6060      	str	r0, [r4, #4]
 80044c4:	2a00      	cmp	r2, #0
 80044c6:	d064      	beq.n	8004592 <merge_rfft_f32+0x10e>
 80044c8:	00d3      	lsls	r3, r2, #3
 80044ca:	3b08      	subs	r3, #8
 80044cc:	f106 0210 	add.w	r2, r6, #16
 80044d0:	4433      	add	r3, r6
 80044d2:	3410      	adds	r4, #16
 80044d4:	461e      	mov	r6, r3
 80044d6:	4617      	mov	r7, r2
 80044d8:	46a1      	mov	r9, r4
 80044da:	3510      	adds	r5, #16
 80044dc:	f8d6 8008 	ldr.w	r8, [r6, #8]
 80044e0:	f857 ac08 	ldr.w	sl, [r7, #-8]
 80044e4:	f857 3c04 	ldr.w	r3, [r7, #-4]
 80044e8:	4641      	mov	r1, r8
 80044ea:	4650      	mov	r0, sl
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	f7fc fa4f 	bl	8000990 <__aeabi_fsub>
 80044f2:	68f4      	ldr	r4, [r6, #12]
 80044f4:	4683      	mov	fp, r0
 80044f6:	9900      	ldr	r1, [sp, #0]
 80044f8:	4620      	mov	r0, r4
 80044fa:	f7fc fa4b 	bl	8000994 <__addsf3>
 80044fe:	4651      	mov	r1, sl
 8004500:	9001      	str	r0, [sp, #4]
 8004502:	4640      	mov	r0, r8
 8004504:	f7fc fa46 	bl	8000994 <__addsf3>
 8004508:	f855 8c08 	ldr.w	r8, [r5, #-8]
 800450c:	4682      	mov	sl, r0
 800450e:	4659      	mov	r1, fp
 8004510:	4640      	mov	r0, r8
 8004512:	f7fc fb47 	bl	8000ba4 <__aeabi_fmul>
 8004516:	4601      	mov	r1, r0
 8004518:	4650      	mov	r0, sl
 800451a:	f7fc fa39 	bl	8000990 <__aeabi_fsub>
 800451e:	f855 ac04 	ldr.w	sl, [r5, #-4]
 8004522:	9003      	str	r0, [sp, #12]
 8004524:	9901      	ldr	r1, [sp, #4]
 8004526:	4650      	mov	r0, sl
 8004528:	f7fc fb3c 	bl	8000ba4 <__aeabi_fmul>
 800452c:	9a03      	ldr	r2, [sp, #12]
 800452e:	4601      	mov	r1, r0
 8004530:	4610      	mov	r0, r2
 8004532:	f7fc fa2d 	bl	8000990 <__aeabi_fsub>
 8004536:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800453a:	f7fc fb33 	bl	8000ba4 <__aeabi_fmul>
 800453e:	4621      	mov	r1, r4
 8004540:	f849 0c08 	str.w	r0, [r9, #-8]
 8004544:	9800      	ldr	r0, [sp, #0]
 8004546:	f7fc fa23 	bl	8000990 <__aeabi_fsub>
 800454a:	4659      	mov	r1, fp
 800454c:	4604      	mov	r4, r0
 800454e:	4650      	mov	r0, sl
 8004550:	f7fc fb28 	bl	8000ba4 <__aeabi_fmul>
 8004554:	4601      	mov	r1, r0
 8004556:	4620      	mov	r0, r4
 8004558:	f7fc fa1c 	bl	8000994 <__addsf3>
 800455c:	9901      	ldr	r1, [sp, #4]
 800455e:	4604      	mov	r4, r0
 8004560:	4640      	mov	r0, r8
 8004562:	f7fc fb1f 	bl	8000ba4 <__aeabi_fmul>
 8004566:	4601      	mov	r1, r0
 8004568:	4620      	mov	r0, r4
 800456a:	f7fc fa11 	bl	8000990 <__aeabi_fsub>
 800456e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004572:	f7fc fb17 	bl	8000ba4 <__aeabi_fmul>
 8004576:	9b02      	ldr	r3, [sp, #8]
 8004578:	f849 0c04 	str.w	r0, [r9, #-4]
 800457c:	3b01      	subs	r3, #1
 800457e:	f1a6 0608 	sub.w	r6, r6, #8
 8004582:	f107 0708 	add.w	r7, r7, #8
 8004586:	f105 0508 	add.w	r5, r5, #8
 800458a:	f109 0908 	add.w	r9, r9, #8
 800458e:	9302      	str	r3, [sp, #8]
 8004590:	d1a4      	bne.n	80044dc <merge_rfft_f32+0x58>
 8004592:	b005      	add	sp, #20
 8004594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004598 <arm_rfft_fast_f32>:
 8004598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800459c:	8a05      	ldrh	r5, [r0, #16]
 800459e:	4604      	mov	r4, r0
 80045a0:	086d      	lsrs	r5, r5, #1
 80045a2:	8005      	strh	r5, [r0, #0]
 80045a4:	4616      	mov	r6, r2
 80045a6:	461d      	mov	r5, r3
 80045a8:	b14b      	cbz	r3, 80045be <arm_rfft_fast_f32+0x26>
 80045aa:	f7ff ff6b 	bl	8004484 <merge_rfft_f32>
 80045ae:	462a      	mov	r2, r5
 80045b0:	4631      	mov	r1, r6
 80045b2:	4620      	mov	r0, r4
 80045b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045b8:	2301      	movs	r3, #1
 80045ba:	f000 bcfd 	b.w	8004fb8 <arm_cfft_f32>
 80045be:	460f      	mov	r7, r1
 80045c0:	461a      	mov	r2, r3
 80045c2:	2301      	movs	r3, #1
 80045c4:	f000 fcf8 	bl	8004fb8 <arm_cfft_f32>
 80045c8:	4632      	mov	r2, r6
 80045ca:	4639      	mov	r1, r7
 80045cc:	4620      	mov	r0, r4
 80045ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045d2:	f7ff bec7 	b.w	8004364 <stage_rfft_f32>
 80045d6:	bf00      	nop

080045d8 <arm_cfft_radix8by2_f32>:
 80045d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045dc:	460c      	mov	r4, r1
 80045de:	8803      	ldrh	r3, [r0, #0]
 80045e0:	b093      	sub	sp, #76	; 0x4c
 80045e2:	900e      	str	r0, [sp, #56]	; 0x38
 80045e4:	6842      	ldr	r2, [r0, #4]
 80045e6:	0858      	lsrs	r0, r3, #1
 80045e8:	9111      	str	r1, [sp, #68]	; 0x44
 80045ea:	9010      	str	r0, [sp, #64]	; 0x40
 80045ec:	0081      	lsls	r1, r0, #2
 80045ee:	eb04 0083 	add.w	r0, r4, r3, lsl #2
 80045f2:	08db      	lsrs	r3, r3, #3
 80045f4:	900f      	str	r0, [sp, #60]	; 0x3c
 80045f6:	f000 8131 	beq.w	800485c <arm_cfft_radix8by2_f32+0x284>
 80045fa:	3110      	adds	r1, #16
 80045fc:	1847      	adds	r7, r0, r1
 80045fe:	46bb      	mov	fp, r7
 8004600:	f104 0610 	add.w	r6, r4, #16
 8004604:	3210      	adds	r2, #16
 8004606:	eb06 1303 	add.w	r3, r6, r3, lsl #4
 800460a:	9200      	str	r2, [sp, #0]
 800460c:	eb04 0801 	add.w	r8, r4, r1
 8004610:	930d      	str	r3, [sp, #52]	; 0x34
 8004612:	f100 0910 	add.w	r9, r0, #16
 8004616:	f859 2c10 	ldr.w	r2, [r9, #-16]
 800461a:	f856 3c10 	ldr.w	r3, [r6, #-16]
 800461e:	4611      	mov	r1, r2
 8004620:	4618      	mov	r0, r3
 8004622:	930c      	str	r3, [sp, #48]	; 0x30
 8004624:	9206      	str	r2, [sp, #24]
 8004626:	f7fc f9b5 	bl	8000994 <__addsf3>
 800462a:	f858 1c0c 	ldr.w	r1, [r8, #-12]
 800462e:	f858 2c10 	ldr.w	r2, [r8, #-16]
 8004632:	f858 cc04 	ldr.w	ip, [r8, #-4]
 8004636:	f859 3c0c 	ldr.w	r3, [r9, #-12]
 800463a:	f856 ac0c 	ldr.w	sl, [r6, #-12]
 800463e:	910a      	str	r1, [sp, #40]	; 0x28
 8004640:	f85b 1c08 	ldr.w	r1, [fp, #-8]
 8004644:	f85b ec10 	ldr.w	lr, [fp, #-16]
 8004648:	f858 7c08 	ldr.w	r7, [r8, #-8]
 800464c:	9209      	str	r2, [sp, #36]	; 0x24
 800464e:	f8cd c008 	str.w	ip, [sp, #8]
 8004652:	f85b 2c0c 	ldr.w	r2, [fp, #-12]
 8004656:	f85b cc04 	ldr.w	ip, [fp, #-4]
 800465a:	f859 4c08 	ldr.w	r4, [r9, #-8]
 800465e:	f859 5c04 	ldr.w	r5, [r9, #-4]
 8004662:	9104      	str	r1, [sp, #16]
 8004664:	f846 0c10 	str.w	r0, [r6, #-16]
 8004668:	4619      	mov	r1, r3
 800466a:	4650      	mov	r0, sl
 800466c:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8004670:	f8cd c014 	str.w	ip, [sp, #20]
 8004674:	9203      	str	r2, [sp, #12]
 8004676:	9307      	str	r3, [sp, #28]
 8004678:	9701      	str	r7, [sp, #4]
 800467a:	f7fc f98b 	bl	8000994 <__addsf3>
 800467e:	f856 7c08 	ldr.w	r7, [r6, #-8]
 8004682:	f846 0c0c 	str.w	r0, [r6, #-12]
 8004686:	4621      	mov	r1, r4
 8004688:	4638      	mov	r0, r7
 800468a:	9408      	str	r4, [sp, #32]
 800468c:	f7fc f982 	bl	8000994 <__addsf3>
 8004690:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8004694:	f846 0c08 	str.w	r0, [r6, #-8]
 8004698:	4629      	mov	r1, r5
 800469a:	4620      	mov	r0, r4
 800469c:	f7fc f97a 	bl	8000994 <__addsf3>
 80046a0:	9a06      	ldr	r2, [sp, #24]
 80046a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80046a4:	4611      	mov	r1, r2
 80046a6:	f846 0c04 	str.w	r0, [r6, #-4]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7fc f970 	bl	8000990 <__aeabi_fsub>
 80046b0:	9907      	ldr	r1, [sp, #28]
 80046b2:	9006      	str	r0, [sp, #24]
 80046b4:	4650      	mov	r0, sl
 80046b6:	f7fc f96b 	bl	8000990 <__aeabi_fsub>
 80046ba:	9908      	ldr	r1, [sp, #32]
 80046bc:	4682      	mov	sl, r0
 80046be:	4638      	mov	r0, r7
 80046c0:	f7fc f966 	bl	8000990 <__aeabi_fsub>
 80046c4:	4629      	mov	r1, r5
 80046c6:	9007      	str	r0, [sp, #28]
 80046c8:	4620      	mov	r0, r4
 80046ca:	f7fc f961 	bl	8000990 <__aeabi_fsub>
 80046ce:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80046d0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80046d2:	4639      	mov	r1, r7
 80046d4:	9008      	str	r0, [sp, #32]
 80046d6:	4620      	mov	r0, r4
 80046d8:	f7fc f95c 	bl	8000994 <__addsf3>
 80046dc:	9903      	ldr	r1, [sp, #12]
 80046de:	f848 0c10 	str.w	r0, [r8, #-16]
 80046e2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80046e4:	3610      	adds	r6, #16
 80046e6:	4628      	mov	r0, r5
 80046e8:	f7fc f954 	bl	8000994 <__addsf3>
 80046ec:	9904      	ldr	r1, [sp, #16]
 80046ee:	f848 0c0c 	str.w	r0, [r8, #-12]
 80046f2:	9801      	ldr	r0, [sp, #4]
 80046f4:	f7fc f94e 	bl	8000994 <__addsf3>
 80046f8:	9905      	ldr	r1, [sp, #20]
 80046fa:	f848 0c08 	str.w	r0, [r8, #-8]
 80046fe:	9802      	ldr	r0, [sp, #8]
 8004700:	f7fc f948 	bl	8000994 <__addsf3>
 8004704:	4621      	mov	r1, r4
 8004706:	f848 0c04 	str.w	r0, [r8, #-4]
 800470a:	4638      	mov	r0, r7
 800470c:	f7fc f940 	bl	8000990 <__aeabi_fsub>
 8004710:	4629      	mov	r1, r5
 8004712:	4607      	mov	r7, r0
 8004714:	9803      	ldr	r0, [sp, #12]
 8004716:	f7fc f93b 	bl	8000990 <__aeabi_fsub>
 800471a:	9901      	ldr	r1, [sp, #4]
 800471c:	9003      	str	r0, [sp, #12]
 800471e:	9804      	ldr	r0, [sp, #16]
 8004720:	f7fc f936 	bl	8000990 <__aeabi_fsub>
 8004724:	9902      	ldr	r1, [sp, #8]
 8004726:	9001      	str	r0, [sp, #4]
 8004728:	9805      	ldr	r0, [sp, #20]
 800472a:	f7fc f931 	bl	8000990 <__aeabi_fsub>
 800472e:	9b00      	ldr	r3, [sp, #0]
 8004730:	9002      	str	r0, [sp, #8]
 8004732:	f853 4c10 	ldr.w	r4, [r3, #-16]
 8004736:	9806      	ldr	r0, [sp, #24]
 8004738:	4621      	mov	r1, r4
 800473a:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 800473e:	f7fc fa31 	bl	8000ba4 <__aeabi_fmul>
 8004742:	4629      	mov	r1, r5
 8004744:	9004      	str	r0, [sp, #16]
 8004746:	4650      	mov	r0, sl
 8004748:	f7fc fa2c 	bl	8000ba4 <__aeabi_fmul>
 800474c:	9b04      	ldr	r3, [sp, #16]
 800474e:	4601      	mov	r1, r0
 8004750:	4618      	mov	r0, r3
 8004752:	f7fc f91f 	bl	8000994 <__addsf3>
 8004756:	4621      	mov	r1, r4
 8004758:	f849 0c10 	str.w	r0, [r9, #-16]
 800475c:	4650      	mov	r0, sl
 800475e:	f7fc fa21 	bl	8000ba4 <__aeabi_fmul>
 8004762:	4629      	mov	r1, r5
 8004764:	4682      	mov	sl, r0
 8004766:	9806      	ldr	r0, [sp, #24]
 8004768:	f7fc fa1c 	bl	8000ba4 <__aeabi_fmul>
 800476c:	4601      	mov	r1, r0
 800476e:	4650      	mov	r0, sl
 8004770:	f7fc f90e 	bl	8000990 <__aeabi_fsub>
 8004774:	4629      	mov	r1, r5
 8004776:	f849 0c0c 	str.w	r0, [r9, #-12]
 800477a:	4638      	mov	r0, r7
 800477c:	f7fc fa12 	bl	8000ba4 <__aeabi_fmul>
 8004780:	4621      	mov	r1, r4
 8004782:	4682      	mov	sl, r0
 8004784:	9803      	ldr	r0, [sp, #12]
 8004786:	f7fc fa0d 	bl	8000ba4 <__aeabi_fmul>
 800478a:	4601      	mov	r1, r0
 800478c:	4650      	mov	r0, sl
 800478e:	f7fc f8ff 	bl	8000990 <__aeabi_fsub>
 8004792:	4629      	mov	r1, r5
 8004794:	f84b 0c10 	str.w	r0, [fp, #-16]
 8004798:	9803      	ldr	r0, [sp, #12]
 800479a:	f7fc fa03 	bl	8000ba4 <__aeabi_fmul>
 800479e:	4621      	mov	r1, r4
 80047a0:	4605      	mov	r5, r0
 80047a2:	4638      	mov	r0, r7
 80047a4:	f7fc f9fe 	bl	8000ba4 <__aeabi_fmul>
 80047a8:	4601      	mov	r1, r0
 80047aa:	4628      	mov	r0, r5
 80047ac:	f7fc f8f2 	bl	8000994 <__addsf3>
 80047b0:	9b00      	ldr	r3, [sp, #0]
 80047b2:	f84b 0c0c 	str.w	r0, [fp, #-12]
 80047b6:	f853 4c08 	ldr.w	r4, [r3, #-8]
 80047ba:	9807      	ldr	r0, [sp, #28]
 80047bc:	4621      	mov	r1, r4
 80047be:	f853 5c04 	ldr.w	r5, [r3, #-4]
 80047c2:	f7fc f9ef 	bl	8000ba4 <__aeabi_fmul>
 80047c6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80047ca:	4607      	mov	r7, r0
 80047cc:	4629      	mov	r1, r5
 80047ce:	4650      	mov	r0, sl
 80047d0:	f7fc f9e8 	bl	8000ba4 <__aeabi_fmul>
 80047d4:	4601      	mov	r1, r0
 80047d6:	4638      	mov	r0, r7
 80047d8:	f7fc f8dc 	bl	8000994 <__addsf3>
 80047dc:	4621      	mov	r1, r4
 80047de:	f849 0c08 	str.w	r0, [r9, #-8]
 80047e2:	4650      	mov	r0, sl
 80047e4:	f7fc f9de 	bl	8000ba4 <__aeabi_fmul>
 80047e8:	4629      	mov	r1, r5
 80047ea:	4607      	mov	r7, r0
 80047ec:	9807      	ldr	r0, [sp, #28]
 80047ee:	f7fc f9d9 	bl	8000ba4 <__aeabi_fmul>
 80047f2:	4601      	mov	r1, r0
 80047f4:	4638      	mov	r0, r7
 80047f6:	f7fc f8cb 	bl	8000990 <__aeabi_fsub>
 80047fa:	4629      	mov	r1, r5
 80047fc:	f849 0c04 	str.w	r0, [r9, #-4]
 8004800:	9801      	ldr	r0, [sp, #4]
 8004802:	f7fc f9cf 	bl	8000ba4 <__aeabi_fmul>
 8004806:	f8dd a008 	ldr.w	sl, [sp, #8]
 800480a:	4607      	mov	r7, r0
 800480c:	4621      	mov	r1, r4
 800480e:	4650      	mov	r0, sl
 8004810:	f7fc f9c8 	bl	8000ba4 <__aeabi_fmul>
 8004814:	4601      	mov	r1, r0
 8004816:	4638      	mov	r0, r7
 8004818:	f7fc f8ba 	bl	8000990 <__aeabi_fsub>
 800481c:	4629      	mov	r1, r5
 800481e:	f84b 0c08 	str.w	r0, [fp, #-8]
 8004822:	4650      	mov	r0, sl
 8004824:	f7fc f9be 	bl	8000ba4 <__aeabi_fmul>
 8004828:	4621      	mov	r1, r4
 800482a:	4605      	mov	r5, r0
 800482c:	9801      	ldr	r0, [sp, #4]
 800482e:	f7fc f9b9 	bl	8000ba4 <__aeabi_fmul>
 8004832:	4601      	mov	r1, r0
 8004834:	4628      	mov	r0, r5
 8004836:	f7fc f8ad 	bl	8000994 <__addsf3>
 800483a:	9b00      	ldr	r3, [sp, #0]
 800483c:	f84b 0c04 	str.w	r0, [fp, #-4]
 8004840:	3310      	adds	r3, #16
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004846:	f108 0810 	add.w	r8, r8, #16
 800484a:	429e      	cmp	r6, r3
 800484c:	f109 0910 	add.w	r9, r9, #16
 8004850:	f10b 0b10 	add.w	fp, fp, #16
 8004854:	f47f aedf 	bne.w	8004616 <arm_cfft_radix8by2_f32+0x3e>
 8004858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	f8bd 4040 	ldrh.w	r4, [sp, #64]	; 0x40
 8004860:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004862:	4621      	mov	r1, r4
 8004864:	2302      	movs	r3, #2
 8004866:	f000 fd09 	bl	800527c <arm_radix8_butterfly_f32>
 800486a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800486c:	4621      	mov	r1, r4
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	2302      	movs	r3, #2
 8004872:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004874:	b013      	add	sp, #76	; 0x4c
 8004876:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800487a:	f000 bcff 	b.w	800527c <arm_radix8_butterfly_f32>
 800487e:	bf00      	nop

08004880 <arm_cfft_radix8by4_f32>:
 8004880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004884:	8804      	ldrh	r4, [r0, #0]
 8004886:	680d      	ldr	r5, [r1, #0]
 8004888:	0864      	lsrs	r4, r4, #1
 800488a:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 800488e:	eb01 020a 	add.w	r2, r1, sl
 8004892:	f852 6024 	ldr.w	r6, [r2, r4, lsl #2]
 8004896:	b0a7      	sub	sp, #156	; 0x9c
 8004898:	9023      	str	r0, [sp, #140]	; 0x8c
 800489a:	9118      	str	r1, [sp, #96]	; 0x60
 800489c:	4628      	mov	r0, r5
 800489e:	4631      	mov	r1, r6
 80048a0:	4617      	mov	r7, r2
 80048a2:	f7fc f877 	bl	8000994 <__addsf3>
 80048a6:	4631      	mov	r1, r6
 80048a8:	4683      	mov	fp, r0
 80048aa:	4628      	mov	r0, r5
 80048ac:	9719      	str	r7, [sp, #100]	; 0x64
 80048ae:	f7fc f86f 	bl	8000990 <__aeabi_fsub>
 80048b2:	eb07 050a 	add.w	r5, r7, sl
 80048b6:	9f18      	ldr	r7, [sp, #96]	; 0x60
 80048b8:	686e      	ldr	r6, [r5, #4]
 80048ba:	951a      	str	r5, [sp, #104]	; 0x68
 80048bc:	687d      	ldr	r5, [r7, #4]
 80048be:	4631      	mov	r1, r6
 80048c0:	9001      	str	r0, [sp, #4]
 80048c2:	4628      	mov	r0, r5
 80048c4:	f7fc f866 	bl	8000994 <__addsf3>
 80048c8:	4631      	mov	r1, r6
 80048ca:	9002      	str	r0, [sp, #8]
 80048cc:	4628      	mov	r0, r5
 80048ce:	f7fc f85f 	bl	8000990 <__aeabi_fsub>
 80048d2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80048d4:	9718      	str	r7, [sp, #96]	; 0x60
 80048d6:	f857 7024 	ldr.w	r7, [r7, r4, lsl #2]
 80048da:	f855 6024 	ldr.w	r6, [r5, r4, lsl #2]
 80048de:	9003      	str	r0, [sp, #12]
 80048e0:	4659      	mov	r1, fp
 80048e2:	4638      	mov	r0, r7
 80048e4:	f7fc f856 	bl	8000994 <__addsf3>
 80048e8:	4631      	mov	r1, r6
 80048ea:	f7fc f853 	bl	8000994 <__addsf3>
 80048ee:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80048f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80048f2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80048f4:	eb05 0c0a 	add.w	ip, r5, sl
 80048f8:	f8dc 8004 	ldr.w	r8, [ip, #4]
 80048fc:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8004900:	951a      	str	r5, [sp, #104]	; 0x68
 8004902:	685d      	ldr	r5, [r3, #4]
 8004904:	f841 0b08 	str.w	r0, [r1], #8
 8004908:	911c      	str	r1, [sp, #112]	; 0x70
 800490a:	9802      	ldr	r0, [sp, #8]
 800490c:	6851      	ldr	r1, [r2, #4]
 800490e:	f8cd c07c 	str.w	ip, [sp, #124]	; 0x7c
 8004912:	f7fc f83f 	bl	8000994 <__addsf3>
 8004916:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004918:	6851      	ldr	r1, [r2, #4]
 800491a:	f7fc f83b 	bl	8000994 <__addsf3>
 800491e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004920:	9901      	ldr	r1, [sp, #4]
 8004922:	6050      	str	r0, [r2, #4]
 8004924:	4648      	mov	r0, r9
 8004926:	f7fc f835 	bl	8000994 <__addsf3>
 800492a:	4641      	mov	r1, r8
 800492c:	f7fc f830 	bl	8000990 <__aeabi_fsub>
 8004930:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004932:	4639      	mov	r1, r7
 8004934:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8004938:	9803      	ldr	r0, [sp, #12]
 800493a:	f7fc f829 	bl	8000990 <__aeabi_fsub>
 800493e:	4631      	mov	r1, r6
 8004940:	f7fc f828 	bl	8000994 <__addsf3>
 8004944:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004946:	4639      	mov	r1, r7
 8004948:	6058      	str	r0, [r3, #4]
 800494a:	4658      	mov	r0, fp
 800494c:	f7fc f820 	bl	8000990 <__aeabi_fsub>
 8004950:	4631      	mov	r1, r6
 8004952:	f7fc f81d 	bl	8000990 <__aeabi_fsub>
 8004956:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004958:	4649      	mov	r1, r9
 800495a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800495e:	9802      	ldr	r0, [sp, #8]
 8004960:	f7fc f816 	bl	8000990 <__aeabi_fsub>
 8004964:	4641      	mov	r1, r8
 8004966:	f7fc f813 	bl	8000990 <__aeabi_fsub>
 800496a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800496c:	4649      	mov	r1, r9
 800496e:	6050      	str	r0, [r2, #4]
 8004970:	9801      	ldr	r0, [sp, #4]
 8004972:	f7fc f80d 	bl	8000990 <__aeabi_fsub>
 8004976:	4641      	mov	r1, r8
 8004978:	f7fc f80c 	bl	8000994 <__addsf3>
 800497c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800497e:	9903      	ldr	r1, [sp, #12]
 8004980:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8004984:	4638      	mov	r0, r7
 8004986:	f7fc f805 	bl	8000994 <__addsf3>
 800498a:	4631      	mov	r1, r6
 800498c:	f7fc f800 	bl	8000990 <__aeabi_fsub>
 8004990:	0866      	lsrs	r6, r4, #1
 8004992:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 8004994:	1eb3      	subs	r3, r6, #2
 8004996:	9624      	str	r6, [sp, #144]	; 0x90
 8004998:	4626      	mov	r6, r4
 800499a:	6060      	str	r0, [r4, #4]
 800499c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800499e:	3608      	adds	r6, #8
 80049a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80049a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80049a4:	f100 0608 	add.w	r6, r0, #8
 80049a8:	961d      	str	r6, [sp, #116]	; 0x74
 80049aa:	4616      	mov	r6, r2
 80049ac:	3608      	adds	r6, #8
 80049ae:	961e      	str	r6, [sp, #120]	; 0x78
 80049b0:	f105 0608 	add.w	r6, r5, #8
 80049b4:	9621      	str	r6, [sp, #132]	; 0x84
 80049b6:	f105 0718 	add.w	r7, r5, #24
 80049ba:	f105 0610 	add.w	r6, r5, #16
 80049be:	085b      	lsrs	r3, r3, #1
 80049c0:	9622      	str	r6, [sp, #136]	; 0x88
 80049c2:	9720      	str	r7, [sp, #128]	; 0x80
 80049c4:	9325      	str	r3, [sp, #148]	; 0x94
 80049c6:	f000 820c 	beq.w	8004de2 <arm_cfft_radix8by4_f32+0x562>
 80049ca:	9311      	str	r3, [sp, #68]	; 0x44
 80049cc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80049ce:	f1aa 030c 	sub.w	r3, sl, #12
 80049d2:	18e3      	adds	r3, r4, r3
 80049d4:	9306      	str	r3, [sp, #24]
 80049d6:	f101 0310 	add.w	r3, r1, #16
 80049da:	9305      	str	r3, [sp, #20]
 80049dc:	f1a2 030c 	sub.w	r3, r2, #12
 80049e0:	9304      	str	r3, [sp, #16]
 80049e2:	f105 0320 	add.w	r3, r5, #32
 80049e6:	9307      	str	r3, [sp, #28]
 80049e8:	f100 0310 	add.w	r3, r0, #16
 80049ec:	f102 0810 	add.w	r8, r2, #16
 80049f0:	9303      	str	r3, [sp, #12]
 80049f2:	f1a4 030c 	sub.w	r3, r4, #12
 80049f6:	9608      	str	r6, [sp, #32]
 80049f8:	f1a0 0a0c 	sub.w	sl, r0, #12
 80049fc:	f105 0230 	add.w	r2, r5, #48	; 0x30
 8004a00:	9302      	str	r3, [sp, #8]
 8004a02:	f104 0910 	add.w	r9, r4, #16
 8004a06:	f8cd 8004 	str.w	r8, [sp, #4]
 8004a0a:	9e05      	ldr	r6, [sp, #20]
 8004a0c:	9f03      	ldr	r7, [sp, #12]
 8004a0e:	f856 4c08 	ldr.w	r4, [r6, #-8]
 8004a12:	f857 5c08 	ldr.w	r5, [r7, #-8]
 8004a16:	4620      	mov	r0, r4
 8004a18:	4629      	mov	r1, r5
 8004a1a:	9217      	str	r2, [sp, #92]	; 0x5c
 8004a1c:	f7fb ffba 	bl	8000994 <__addsf3>
 8004a20:	4629      	mov	r1, r5
 8004a22:	4680      	mov	r8, r0
 8004a24:	4620      	mov	r0, r4
 8004a26:	f7fb ffb3 	bl	8000990 <__aeabi_fsub>
 8004a2a:	f856 4c04 	ldr.w	r4, [r6, #-4]
 8004a2e:	f857 5c04 	ldr.w	r5, [r7, #-4]
 8004a32:	9009      	str	r0, [sp, #36]	; 0x24
 8004a34:	4629      	mov	r1, r5
 8004a36:	4620      	mov	r0, r4
 8004a38:	9605      	str	r6, [sp, #20]
 8004a3a:	9703      	str	r7, [sp, #12]
 8004a3c:	f7fb ffaa 	bl	8000994 <__addsf3>
 8004a40:	4629      	mov	r1, r5
 8004a42:	4607      	mov	r7, r0
 8004a44:	4620      	mov	r0, r4
 8004a46:	f7fb ffa3 	bl	8000990 <__aeabi_fsub>
 8004a4a:	9c01      	ldr	r4, [sp, #4]
 8004a4c:	f859 6c04 	ldr.w	r6, [r9, #-4]
 8004a50:	f854 bc04 	ldr.w	fp, [r4, #-4]
 8004a54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a56:	900a      	str	r0, [sp, #40]	; 0x28
 8004a58:	4658      	mov	r0, fp
 8004a5a:	f7fb ff9b 	bl	8000994 <__addsf3>
 8004a5e:	4631      	mov	r1, r6
 8004a60:	f7fb ff96 	bl	8000990 <__aeabi_fsub>
 8004a64:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8004a68:	9401      	str	r4, [sp, #4]
 8004a6a:	f859 4c08 	ldr.w	r4, [r9, #-8]
 8004a6e:	4629      	mov	r1, r5
 8004a70:	900b      	str	r0, [sp, #44]	; 0x2c
 8004a72:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a74:	f7fb ff8c 	bl	8000990 <__aeabi_fsub>
 8004a78:	4621      	mov	r1, r4
 8004a7a:	f7fb ff8b 	bl	8000994 <__addsf3>
 8004a7e:	4629      	mov	r1, r5
 8004a80:	900c      	str	r0, [sp, #48]	; 0x30
 8004a82:	4640      	mov	r0, r8
 8004a84:	f7fb ff84 	bl	8000990 <__aeabi_fsub>
 8004a88:	4621      	mov	r1, r4
 8004a8a:	f7fb ff81 	bl	8000990 <__aeabi_fsub>
 8004a8e:	4659      	mov	r1, fp
 8004a90:	900d      	str	r0, [sp, #52]	; 0x34
 8004a92:	4638      	mov	r0, r7
 8004a94:	f7fb ff7c 	bl	8000990 <__aeabi_fsub>
 8004a98:	4631      	mov	r1, r6
 8004a9a:	f7fb ff79 	bl	8000990 <__aeabi_fsub>
 8004a9e:	4659      	mov	r1, fp
 8004aa0:	9012      	str	r0, [sp, #72]	; 0x48
 8004aa2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004aa4:	f7fb ff74 	bl	8000990 <__aeabi_fsub>
 8004aa8:	4631      	mov	r1, r6
 8004aaa:	f7fb ff73 	bl	8000994 <__addsf3>
 8004aae:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004ab0:	9009      	str	r0, [sp, #36]	; 0x24
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	f7fb ff6e 	bl	8000994 <__addsf3>
 8004ab8:	4621      	mov	r1, r4
 8004aba:	f7fb ff69 	bl	8000990 <__aeabi_fsub>
 8004abe:	4641      	mov	r1, r8
 8004ac0:	9013      	str	r0, [sp, #76]	; 0x4c
 8004ac2:	4628      	mov	r0, r5
 8004ac4:	f7fb ff66 	bl	8000994 <__addsf3>
 8004ac8:	4621      	mov	r1, r4
 8004aca:	f7fb ff63 	bl	8000994 <__addsf3>
 8004ace:	9e05      	ldr	r6, [sp, #20]
 8004ad0:	9b01      	ldr	r3, [sp, #4]
 8004ad2:	f846 0c08 	str.w	r0, [r6, #-8]
 8004ad6:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8004ada:	4638      	mov	r0, r7
 8004adc:	f7fb ff5a 	bl	8000994 <__addsf3>
 8004ae0:	f859 1c04 	ldr.w	r1, [r9, #-4]
 8004ae4:	f7fb ff56 	bl	8000994 <__addsf3>
 8004ae8:	9f04      	ldr	r7, [sp, #16]
 8004aea:	f846 0c04 	str.w	r0, [r6, #-4]
 8004aee:	9605      	str	r6, [sp, #20]
 8004af0:	9e02      	ldr	r6, [sp, #8]
 8004af2:	687c      	ldr	r4, [r7, #4]
 8004af4:	6875      	ldr	r5, [r6, #4]
 8004af6:	4620      	mov	r0, r4
 8004af8:	4629      	mov	r1, r5
 8004afa:	f7fb ff4b 	bl	8000994 <__addsf3>
 8004afe:	4629      	mov	r1, r5
 8004b00:	4680      	mov	r8, r0
 8004b02:	4620      	mov	r0, r4
 8004b04:	f7fb ff44 	bl	8000990 <__aeabi_fsub>
 8004b08:	68bc      	ldr	r4, [r7, #8]
 8004b0a:	68b5      	ldr	r5, [r6, #8]
 8004b0c:	4683      	mov	fp, r0
 8004b0e:	4629      	mov	r1, r5
 8004b10:	4620      	mov	r0, r4
 8004b12:	9704      	str	r7, [sp, #16]
 8004b14:	9602      	str	r6, [sp, #8]
 8004b16:	f7fb ff3d 	bl	8000994 <__addsf3>
 8004b1a:	4629      	mov	r1, r5
 8004b1c:	900a      	str	r0, [sp, #40]	; 0x28
 8004b1e:	4620      	mov	r0, r4
 8004b20:	f7fb ff36 	bl	8000990 <__aeabi_fsub>
 8004b24:	9e06      	ldr	r6, [sp, #24]
 8004b26:	f8da 5008 	ldr.w	r5, [sl, #8]
 8004b2a:	68b4      	ldr	r4, [r6, #8]
 8004b2c:	900e      	str	r0, [sp, #56]	; 0x38
 8004b2e:	4621      	mov	r1, r4
 8004b30:	4628      	mov	r0, r5
 8004b32:	f7fb ff2d 	bl	8000990 <__aeabi_fsub>
 8004b36:	4659      	mov	r1, fp
 8004b38:	9016      	str	r0, [sp, #88]	; 0x58
 8004b3a:	f7fb ff2b 	bl	8000994 <__addsf3>
 8004b3e:	f8da 7004 	ldr.w	r7, [sl, #4]
 8004b42:	9606      	str	r6, [sp, #24]
 8004b44:	6876      	ldr	r6, [r6, #4]
 8004b46:	4639      	mov	r1, r7
 8004b48:	9014      	str	r0, [sp, #80]	; 0x50
 8004b4a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004b4c:	f7fb ff20 	bl	8000990 <__aeabi_fsub>
 8004b50:	4631      	mov	r1, r6
 8004b52:	f7fb ff1f 	bl	8000994 <__addsf3>
 8004b56:	4639      	mov	r1, r7
 8004b58:	900f      	str	r0, [sp, #60]	; 0x3c
 8004b5a:	4640      	mov	r0, r8
 8004b5c:	f7fb ff18 	bl	8000990 <__aeabi_fsub>
 8004b60:	4631      	mov	r1, r6
 8004b62:	f7fb ff15 	bl	8000990 <__aeabi_fsub>
 8004b66:	4629      	mov	r1, r5
 8004b68:	9015      	str	r0, [sp, #84]	; 0x54
 8004b6a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004b6c:	f7fb ff10 	bl	8000990 <__aeabi_fsub>
 8004b70:	4621      	mov	r1, r4
 8004b72:	f7fb ff0d 	bl	8000990 <__aeabi_fsub>
 8004b76:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004b78:	4659      	mov	r1, fp
 8004b7a:	9010      	str	r0, [sp, #64]	; 0x40
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7fb ff07 	bl	8000990 <__aeabi_fsub>
 8004b82:	4639      	mov	r1, r7
 8004b84:	4683      	mov	fp, r0
 8004b86:	4630      	mov	r0, r6
 8004b88:	f7fb ff02 	bl	8000990 <__aeabi_fsub>
 8004b8c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004b8e:	f7fb feff 	bl	8000990 <__aeabi_fsub>
 8004b92:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004b94:	4606      	mov	r6, r0
 8004b96:	4628      	mov	r0, r5
 8004b98:	f7fb fefc 	bl	8000994 <__addsf3>
 8004b9c:	4621      	mov	r1, r4
 8004b9e:	f7fb fef9 	bl	8000994 <__addsf3>
 8004ba2:	9c04      	ldr	r4, [sp, #16]
 8004ba4:	f1aa 0a08 	sub.w	sl, sl, #8
 8004ba8:	60a0      	str	r0, [r4, #8]
 8004baa:	f8da 100c 	ldr.w	r1, [sl, #12]
 8004bae:	4640      	mov	r0, r8
 8004bb0:	f7fb fef0 	bl	8000994 <__addsf3>
 8004bb4:	9a06      	ldr	r2, [sp, #24]
 8004bb6:	f109 0908 	add.w	r9, r9, #8
 8004bba:	6851      	ldr	r1, [r2, #4]
 8004bbc:	f7fb feea 	bl	8000994 <__addsf3>
 8004bc0:	9d08      	ldr	r5, [sp, #32]
 8004bc2:	6060      	str	r0, [r4, #4]
 8004bc4:	9404      	str	r4, [sp, #16]
 8004bc6:	f855 4c08 	ldr.w	r4, [r5, #-8]
 8004bca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004bcc:	4621      	mov	r1, r4
 8004bce:	f7fb ffe9 	bl	8000ba4 <__aeabi_fmul>
 8004bd2:	f855 5c04 	ldr.w	r5, [r5, #-4]
 8004bd6:	4680      	mov	r8, r0
 8004bd8:	4629      	mov	r1, r5
 8004bda:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004bdc:	f7fb ffe2 	bl	8000ba4 <__aeabi_fmul>
 8004be0:	4601      	mov	r1, r0
 8004be2:	4640      	mov	r0, r8
 8004be4:	f7fb fed6 	bl	8000994 <__addsf3>
 8004be8:	9f01      	ldr	r7, [sp, #4]
 8004bea:	4621      	mov	r1, r4
 8004bec:	f847 0c08 	str.w	r0, [r7, #-8]
 8004bf0:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004bf2:	f7fb ffd7 	bl	8000ba4 <__aeabi_fmul>
 8004bf6:	4629      	mov	r1, r5
 8004bf8:	4680      	mov	r8, r0
 8004bfa:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004bfc:	f7fb ffd2 	bl	8000ba4 <__aeabi_fmul>
 8004c00:	4601      	mov	r1, r0
 8004c02:	4640      	mov	r0, r8
 8004c04:	f7fb fec4 	bl	8000990 <__aeabi_fsub>
 8004c08:	4629      	mov	r1, r5
 8004c0a:	9701      	str	r7, [sp, #4]
 8004c0c:	f847 0c04 	str.w	r0, [r7, #-4]
 8004c10:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004c12:	f7fb ffc7 	bl	8000ba4 <__aeabi_fmul>
 8004c16:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004c18:	4680      	mov	r8, r0
 8004c1a:	4621      	mov	r1, r4
 8004c1c:	4638      	mov	r0, r7
 8004c1e:	f7fb ffc1 	bl	8000ba4 <__aeabi_fmul>
 8004c22:	4601      	mov	r1, r0
 8004c24:	4640      	mov	r0, r8
 8004c26:	f7fb feb3 	bl	8000990 <__aeabi_fsub>
 8004c2a:	4629      	mov	r1, r5
 8004c2c:	f8ca 0010 	str.w	r0, [sl, #16]
 8004c30:	4638      	mov	r0, r7
 8004c32:	f7fb ffb7 	bl	8000ba4 <__aeabi_fmul>
 8004c36:	4621      	mov	r1, r4
 8004c38:	4605      	mov	r5, r0
 8004c3a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004c3c:	f7fb ffb2 	bl	8000ba4 <__aeabi_fmul>
 8004c40:	4601      	mov	r1, r0
 8004c42:	4628      	mov	r0, r5
 8004c44:	f7fb fea6 	bl	8000994 <__addsf3>
 8004c48:	9907      	ldr	r1, [sp, #28]
 8004c4a:	f8ca 000c 	str.w	r0, [sl, #12]
 8004c4e:	f851 4c10 	ldr.w	r4, [r1, #-16]
 8004c52:	f851 5c0c 	ldr.w	r5, [r1, #-12]
 8004c56:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004c58:	4621      	mov	r1, r4
 8004c5a:	f7fb ffa3 	bl	8000ba4 <__aeabi_fmul>
 8004c5e:	f8dd 8048 	ldr.w	r8, [sp, #72]	; 0x48
 8004c62:	4607      	mov	r7, r0
 8004c64:	4629      	mov	r1, r5
 8004c66:	4640      	mov	r0, r8
 8004c68:	f7fb ff9c 	bl	8000ba4 <__aeabi_fmul>
 8004c6c:	4601      	mov	r1, r0
 8004c6e:	4638      	mov	r0, r7
 8004c70:	f7fb fe90 	bl	8000994 <__addsf3>
 8004c74:	9b03      	ldr	r3, [sp, #12]
 8004c76:	4621      	mov	r1, r4
 8004c78:	f843 0c08 	str.w	r0, [r3, #-8]
 8004c7c:	4640      	mov	r0, r8
 8004c7e:	f7fb ff91 	bl	8000ba4 <__aeabi_fmul>
 8004c82:	4629      	mov	r1, r5
 8004c84:	4607      	mov	r7, r0
 8004c86:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004c88:	f7fb ff8c 	bl	8000ba4 <__aeabi_fmul>
 8004c8c:	4601      	mov	r1, r0
 8004c8e:	4638      	mov	r0, r7
 8004c90:	f7fb fe7e 	bl	8000990 <__aeabi_fsub>
 8004c94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004c96:	9903      	ldr	r1, [sp, #12]
 8004c98:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004c9c:	f841 0c04 	str.w	r0, [r1, #-4]
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	4621      	mov	r1, r4
 8004ca4:	f7fb ff7e 	bl	8000ba4 <__aeabi_fmul>
 8004ca8:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8004cac:	4607      	mov	r7, r0
 8004cae:	4629      	mov	r1, r5
 8004cb0:	4640      	mov	r0, r8
 8004cb2:	f7fb ff77 	bl	8000ba4 <__aeabi_fmul>
 8004cb6:	4601      	mov	r1, r0
 8004cb8:	4638      	mov	r0, r7
 8004cba:	f7fb fe69 	bl	8000990 <__aeabi_fsub>
 8004cbe:	9f02      	ldr	r7, [sp, #8]
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	60b8      	str	r0, [r7, #8]
 8004cc4:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004cc6:	f7fb ff6d 	bl	8000ba4 <__aeabi_fmul>
 8004cca:	4621      	mov	r1, r4
 8004ccc:	4605      	mov	r5, r0
 8004cce:	4640      	mov	r0, r8
 8004cd0:	f7fb ff68 	bl	8000ba4 <__aeabi_fmul>
 8004cd4:	4601      	mov	r1, r0
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	f7fb fe5a 	bl	8000990 <__aeabi_fsub>
 8004cdc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	f852 4c18 	ldr.w	r4, [r2, #-24]
 8004ce4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ce6:	4621      	mov	r1, r4
 8004ce8:	f852 5c14 	ldr.w	r5, [r2, #-20]
 8004cec:	920a      	str	r2, [sp, #40]	; 0x28
 8004cee:	9702      	str	r7, [sp, #8]
 8004cf0:	f7fb ff58 	bl	8000ba4 <__aeabi_fmul>
 8004cf4:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
 8004cf8:	4607      	mov	r7, r0
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	4640      	mov	r0, r8
 8004cfe:	f7fb ff51 	bl	8000ba4 <__aeabi_fmul>
 8004d02:	4601      	mov	r1, r0
 8004d04:	4638      	mov	r0, r7
 8004d06:	f7fb fe45 	bl	8000994 <__addsf3>
 8004d0a:	4621      	mov	r1, r4
 8004d0c:	f849 0c10 	str.w	r0, [r9, #-16]
 8004d10:	4640      	mov	r0, r8
 8004d12:	f7fb ff47 	bl	8000ba4 <__aeabi_fmul>
 8004d16:	4629      	mov	r1, r5
 8004d18:	4607      	mov	r7, r0
 8004d1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d1c:	f7fb ff42 	bl	8000ba4 <__aeabi_fmul>
 8004d20:	4601      	mov	r1, r0
 8004d22:	4638      	mov	r0, r7
 8004d24:	f7fb fe34 	bl	8000990 <__aeabi_fsub>
 8004d28:	4629      	mov	r1, r5
 8004d2a:	f849 0c0c 	str.w	r0, [r9, #-12]
 8004d2e:	4630      	mov	r0, r6
 8004d30:	f7fb ff38 	bl	8000ba4 <__aeabi_fmul>
 8004d34:	4621      	mov	r1, r4
 8004d36:	4607      	mov	r7, r0
 8004d38:	4658      	mov	r0, fp
 8004d3a:	f7fb ff33 	bl	8000ba4 <__aeabi_fmul>
 8004d3e:	4601      	mov	r1, r0
 8004d40:	4638      	mov	r0, r7
 8004d42:	f7fb fe25 	bl	8000990 <__aeabi_fsub>
 8004d46:	9f06      	ldr	r7, [sp, #24]
 8004d48:	4629      	mov	r1, r5
 8004d4a:	60b8      	str	r0, [r7, #8]
 8004d4c:	4658      	mov	r0, fp
 8004d4e:	f7fb ff29 	bl	8000ba4 <__aeabi_fmul>
 8004d52:	4621      	mov	r1, r4
 8004d54:	4605      	mov	r5, r0
 8004d56:	4630      	mov	r0, r6
 8004d58:	f7fb ff24 	bl	8000ba4 <__aeabi_fmul>
 8004d5c:	4601      	mov	r1, r0
 8004d5e:	4628      	mov	r0, r5
 8004d60:	f7fb fe18 	bl	8000994 <__addsf3>
 8004d64:	9c04      	ldr	r4, [sp, #16]
 8004d66:	9a08      	ldr	r2, [sp, #32]
 8004d68:	3c08      	subs	r4, #8
 8004d6a:	9b01      	ldr	r3, [sp, #4]
 8004d6c:	9e05      	ldr	r6, [sp, #20]
 8004d6e:	9903      	ldr	r1, [sp, #12]
 8004d70:	9404      	str	r4, [sp, #16]
 8004d72:	f102 0408 	add.w	r4, r2, #8
 8004d76:	9a07      	ldr	r2, [sp, #28]
 8004d78:	9408      	str	r4, [sp, #32]
 8004d7a:	3210      	adds	r2, #16
 8004d7c:	f103 0408 	add.w	r4, r3, #8
 8004d80:	3608      	adds	r6, #8
 8004d82:	f101 0308 	add.w	r3, r1, #8
 8004d86:	9207      	str	r2, [sp, #28]
 8004d88:	9303      	str	r3, [sp, #12]
 8004d8a:	9605      	str	r6, [sp, #20]
 8004d8c:	9401      	str	r4, [sp, #4]
 8004d8e:	9d02      	ldr	r5, [sp, #8]
 8004d90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d92:	f1a5 0308 	sub.w	r3, r5, #8
 8004d96:	9302      	str	r3, [sp, #8]
 8004d98:	f1a7 0308 	sub.w	r3, r7, #8
 8004d9c:	9306      	str	r3, [sp, #24]
 8004d9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004da0:	3218      	adds	r2, #24
 8004da2:	3b01      	subs	r3, #1
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	9311      	str	r3, [sp, #68]	; 0x44
 8004da8:	f47f ae2f 	bne.w	8004a0a <arm_cfft_radix8by4_f32+0x18a>
 8004dac:	9925      	ldr	r1, [sp, #148]	; 0x94
 8004dae:	9822      	ldr	r0, [sp, #136]	; 0x88
 8004db0:	00cb      	lsls	r3, r1, #3
 8004db2:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8004db6:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8004dba:	9122      	str	r1, [sp, #136]	; 0x88
 8004dbc:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004dbe:	4419      	add	r1, r3
 8004dc0:	911c      	str	r1, [sp, #112]	; 0x70
 8004dc2:	9921      	ldr	r1, [sp, #132]	; 0x84
 8004dc4:	4419      	add	r1, r3
 8004dc6:	9121      	str	r1, [sp, #132]	; 0x84
 8004dc8:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004dca:	4419      	add	r1, r3
 8004dcc:	911e      	str	r1, [sp, #120]	; 0x78
 8004dce:	991d      	ldr	r1, [sp, #116]	; 0x74
 8004dd0:	4419      	add	r1, r3
 8004dd2:	911d      	str	r1, [sp, #116]	; 0x74
 8004dd4:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8004dd6:	4419      	add	r1, r3
 8004dd8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004dda:	911b      	str	r1, [sp, #108]	; 0x6c
 8004ddc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004de0:	9320      	str	r3, [sp, #128]	; 0x80
 8004de2:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8004de4:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8004de6:	6834      	ldr	r4, [r6, #0]
 8004de8:	683d      	ldr	r5, [r7, #0]
 8004dea:	4620      	mov	r0, r4
 8004dec:	4629      	mov	r1, r5
 8004dee:	f7fb fdd1 	bl	8000994 <__addsf3>
 8004df2:	4629      	mov	r1, r5
 8004df4:	9001      	str	r0, [sp, #4]
 8004df6:	4620      	mov	r0, r4
 8004df8:	f7fb fdca 	bl	8000990 <__aeabi_fsub>
 8004dfc:	6874      	ldr	r4, [r6, #4]
 8004dfe:	687d      	ldr	r5, [r7, #4]
 8004e00:	4683      	mov	fp, r0
 8004e02:	4629      	mov	r1, r5
 8004e04:	4620      	mov	r0, r4
 8004e06:	961c      	str	r6, [sp, #112]	; 0x70
 8004e08:	971d      	str	r7, [sp, #116]	; 0x74
 8004e0a:	f7fb fdc3 	bl	8000994 <__addsf3>
 8004e0e:	4629      	mov	r1, r5
 8004e10:	4681      	mov	r9, r0
 8004e12:	4620      	mov	r0, r4
 8004e14:	f7fb fdbc 	bl	8000990 <__aeabi_fsub>
 8004e18:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8004e1a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004e1c:	6867      	ldr	r7, [r4, #4]
 8004e1e:	685e      	ldr	r6, [r3, #4]
 8004e20:	4682      	mov	sl, r0
 8004e22:	4659      	mov	r1, fp
 8004e24:	4638      	mov	r0, r7
 8004e26:	f7fb fdb5 	bl	8000994 <__addsf3>
 8004e2a:	4631      	mov	r1, r6
 8004e2c:	f7fb fdb0 	bl	8000990 <__aeabi_fsub>
 8004e30:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004e32:	6825      	ldr	r5, [r4, #0]
 8004e34:	941e      	str	r4, [sp, #120]	; 0x78
 8004e36:	6814      	ldr	r4, [r2, #0]
 8004e38:	9002      	str	r0, [sp, #8]
 8004e3a:	4629      	mov	r1, r5
 8004e3c:	4650      	mov	r0, sl
 8004e3e:	f7fb fda7 	bl	8000990 <__aeabi_fsub>
 8004e42:	4621      	mov	r1, r4
 8004e44:	f7fb fda6 	bl	8000994 <__addsf3>
 8004e48:	4629      	mov	r1, r5
 8004e4a:	4680      	mov	r8, r0
 8004e4c:	9801      	ldr	r0, [sp, #4]
 8004e4e:	f7fb fd9f 	bl	8000990 <__aeabi_fsub>
 8004e52:	4621      	mov	r1, r4
 8004e54:	f7fb fd9c 	bl	8000990 <__aeabi_fsub>
 8004e58:	4639      	mov	r1, r7
 8004e5a:	9003      	str	r0, [sp, #12]
 8004e5c:	4648      	mov	r0, r9
 8004e5e:	f7fb fd97 	bl	8000990 <__aeabi_fsub>
 8004e62:	4631      	mov	r1, r6
 8004e64:	f7fb fd94 	bl	8000990 <__aeabi_fsub>
 8004e68:	4639      	mov	r1, r7
 8004e6a:	9004      	str	r0, [sp, #16]
 8004e6c:	4658      	mov	r0, fp
 8004e6e:	f7fb fd8f 	bl	8000990 <__aeabi_fsub>
 8004e72:	4631      	mov	r1, r6
 8004e74:	f7fb fd8e 	bl	8000994 <__addsf3>
 8004e78:	4651      	mov	r1, sl
 8004e7a:	4606      	mov	r6, r0
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	f7fb fd89 	bl	8000994 <__addsf3>
 8004e82:	4621      	mov	r1, r4
 8004e84:	f7fb fd84 	bl	8000990 <__aeabi_fsub>
 8004e88:	9901      	ldr	r1, [sp, #4]
 8004e8a:	4682      	mov	sl, r0
 8004e8c:	4628      	mov	r0, r5
 8004e8e:	f7fb fd81 	bl	8000994 <__addsf3>
 8004e92:	4621      	mov	r1, r4
 8004e94:	f7fb fd7e 	bl	8000994 <__addsf3>
 8004e98:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8004e9a:	9f1e      	ldr	r7, [sp, #120]	; 0x78
 8004e9c:	6028      	str	r0, [r5, #0]
 8004e9e:	6879      	ldr	r1, [r7, #4]
 8004ea0:	4648      	mov	r0, r9
 8004ea2:	f7fb fd77 	bl	8000994 <__addsf3>
 8004ea6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004ea8:	6859      	ldr	r1, [r3, #4]
 8004eaa:	f7fb fd73 	bl	8000994 <__addsf3>
 8004eae:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004eb0:	6068      	str	r0, [r5, #4]
 8004eb2:	6815      	ldr	r5, [r2, #0]
 8004eb4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8004eb8:	4629      	mov	r1, r5
 8004eba:	4658      	mov	r0, fp
 8004ebc:	6854      	ldr	r4, [r2, #4]
 8004ebe:	f7fb fe71 	bl	8000ba4 <__aeabi_fmul>
 8004ec2:	4621      	mov	r1, r4
 8004ec4:	4681      	mov	r9, r0
 8004ec6:	4640      	mov	r0, r8
 8004ec8:	f7fb fe6c 	bl	8000ba4 <__aeabi_fmul>
 8004ecc:	4601      	mov	r1, r0
 8004ece:	4648      	mov	r0, r9
 8004ed0:	f7fb fd60 	bl	8000994 <__addsf3>
 8004ed4:	4629      	mov	r1, r5
 8004ed6:	6038      	str	r0, [r7, #0]
 8004ed8:	4640      	mov	r0, r8
 8004eda:	f7fb fe63 	bl	8000ba4 <__aeabi_fmul>
 8004ede:	4621      	mov	r1, r4
 8004ee0:	4605      	mov	r5, r0
 8004ee2:	4658      	mov	r0, fp
 8004ee4:	f7fb fe5e 	bl	8000ba4 <__aeabi_fmul>
 8004ee8:	4601      	mov	r1, r0
 8004eea:	4628      	mov	r0, r5
 8004eec:	f7fb fd50 	bl	8000990 <__aeabi_fsub>
 8004ef0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6815      	ldr	r5, [r2, #0]
 8004ef6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004efa:	4629      	mov	r1, r5
 8004efc:	4658      	mov	r0, fp
 8004efe:	6854      	ldr	r4, [r2, #4]
 8004f00:	f7fb fe50 	bl	8000ba4 <__aeabi_fmul>
 8004f04:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8004f08:	4680      	mov	r8, r0
 8004f0a:	4621      	mov	r1, r4
 8004f0c:	4648      	mov	r0, r9
 8004f0e:	f7fb fe49 	bl	8000ba4 <__aeabi_fmul>
 8004f12:	4601      	mov	r1, r0
 8004f14:	4640      	mov	r0, r8
 8004f16:	f7fb fd3d 	bl	8000994 <__addsf3>
 8004f1a:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8004f1c:	4629      	mov	r1, r5
 8004f1e:	6038      	str	r0, [r7, #0]
 8004f20:	4648      	mov	r0, r9
 8004f22:	f7fb fe3f 	bl	8000ba4 <__aeabi_fmul>
 8004f26:	4621      	mov	r1, r4
 8004f28:	4605      	mov	r5, r0
 8004f2a:	4658      	mov	r0, fp
 8004f2c:	f7fb fe3a 	bl	8000ba4 <__aeabi_fmul>
 8004f30:	4601      	mov	r1, r0
 8004f32:	4628      	mov	r0, r5
 8004f34:	f7fb fd2c 	bl	8000990 <__aeabi_fsub>
 8004f38:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6815      	ldr	r5, [r2, #0]
 8004f3e:	4630      	mov	r0, r6
 8004f40:	4629      	mov	r1, r5
 8004f42:	6854      	ldr	r4, [r2, #4]
 8004f44:	f7fb fe2e 	bl	8000ba4 <__aeabi_fmul>
 8004f48:	4621      	mov	r1, r4
 8004f4a:	4607      	mov	r7, r0
 8004f4c:	4650      	mov	r0, sl
 8004f4e:	f7fb fe29 	bl	8000ba4 <__aeabi_fmul>
 8004f52:	4601      	mov	r1, r0
 8004f54:	4638      	mov	r0, r7
 8004f56:	f7fb fd1d 	bl	8000994 <__addsf3>
 8004f5a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8004f5c:	4629      	mov	r1, r5
 8004f5e:	6038      	str	r0, [r7, #0]
 8004f60:	4650      	mov	r0, sl
 8004f62:	f7fb fe1f 	bl	8000ba4 <__aeabi_fmul>
 8004f66:	4621      	mov	r1, r4
 8004f68:	4605      	mov	r5, r0
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	f7fb fe1a 	bl	8000ba4 <__aeabi_fmul>
 8004f70:	4601      	mov	r1, r0
 8004f72:	4628      	mov	r0, r5
 8004f74:	f7fb fd0c 	bl	8000990 <__aeabi_fsub>
 8004f78:	f8bd 4090 	ldrh.w	r4, [sp, #144]	; 0x90
 8004f7c:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	686a      	ldr	r2, [r5, #4]
 8004f82:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004f84:	4621      	mov	r1, r4
 8004f86:	2304      	movs	r3, #4
 8004f88:	f000 f978 	bl	800527c <arm_radix8_butterfly_f32>
 8004f8c:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004f8e:	4621      	mov	r1, r4
 8004f90:	686a      	ldr	r2, [r5, #4]
 8004f92:	2304      	movs	r3, #4
 8004f94:	f000 f972 	bl	800527c <arm_radix8_butterfly_f32>
 8004f98:	981a      	ldr	r0, [sp, #104]	; 0x68
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	686a      	ldr	r2, [r5, #4]
 8004f9e:	2304      	movs	r3, #4
 8004fa0:	f000 f96c 	bl	800527c <arm_radix8_butterfly_f32>
 8004fa4:	4621      	mov	r1, r4
 8004fa6:	2304      	movs	r3, #4
 8004fa8:	686a      	ldr	r2, [r5, #4]
 8004faa:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8004fac:	b027      	add	sp, #156	; 0x9c
 8004fae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb2:	f000 b963 	b.w	800527c <arm_radix8_butterfly_f32>
 8004fb6:	bf00      	nop

08004fb8 <arm_cfft_f32>:
 8004fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fbc:	2a01      	cmp	r2, #1
 8004fbe:	4606      	mov	r6, r0
 8004fc0:	4617      	mov	r7, r2
 8004fc2:	460c      	mov	r4, r1
 8004fc4:	4698      	mov	r8, r3
 8004fc6:	8805      	ldrh	r5, [r0, #0]
 8004fc8:	d05a      	beq.n	8005080 <arm_cfft_f32+0xc8>
 8004fca:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8004fce:	d064      	beq.n	800509a <arm_cfft_f32+0xe2>
 8004fd0:	d916      	bls.n	8005000 <arm_cfft_f32+0x48>
 8004fd2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8004fd6:	d01a      	beq.n	800500e <arm_cfft_f32+0x56>
 8004fd8:	d94b      	bls.n	8005072 <arm_cfft_f32+0xba>
 8004fda:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8004fde:	d05c      	beq.n	800509a <arm_cfft_f32+0xe2>
 8004fe0:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8004fe4:	d105      	bne.n	8004ff2 <arm_cfft_f32+0x3a>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	6872      	ldr	r2, [r6, #4]
 8004fea:	4629      	mov	r1, r5
 8004fec:	4620      	mov	r0, r4
 8004fee:	f000 f945 	bl	800527c <arm_radix8_butterfly_f32>
 8004ff2:	f1b8 0f00 	cmp.w	r8, #0
 8004ff6:	d111      	bne.n	800501c <arm_cfft_f32+0x64>
 8004ff8:	2f01      	cmp	r7, #1
 8004ffa:	d016      	beq.n	800502a <arm_cfft_f32+0x72>
 8004ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005000:	2d20      	cmp	r5, #32
 8005002:	d04a      	beq.n	800509a <arm_cfft_f32+0xe2>
 8005004:	d939      	bls.n	800507a <arm_cfft_f32+0xc2>
 8005006:	2d40      	cmp	r5, #64	; 0x40
 8005008:	d0ed      	beq.n	8004fe6 <arm_cfft_f32+0x2e>
 800500a:	2d80      	cmp	r5, #128	; 0x80
 800500c:	d1f1      	bne.n	8004ff2 <arm_cfft_f32+0x3a>
 800500e:	4621      	mov	r1, r4
 8005010:	4630      	mov	r0, r6
 8005012:	f7ff fae1 	bl	80045d8 <arm_cfft_radix8by2_f32>
 8005016:	f1b8 0f00 	cmp.w	r8, #0
 800501a:	d0ed      	beq.n	8004ff8 <arm_cfft_f32+0x40>
 800501c:	68b2      	ldr	r2, [r6, #8]
 800501e:	89b1      	ldrh	r1, [r6, #12]
 8005020:	4620      	mov	r0, r4
 8005022:	f000 f843 	bl	80050ac <arm_bitreversal_32>
 8005026:	2f01      	cmp	r7, #1
 8005028:	d1e8      	bne.n	8004ffc <arm_cfft_f32+0x44>
 800502a:	4628      	mov	r0, r5
 800502c:	f7fb fd62 	bl	8000af4 <__aeabi_ui2f>
 8005030:	4601      	mov	r1, r0
 8005032:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8005036:	f7fb fe69 	bl	8000d0c <__aeabi_fdiv>
 800503a:	4607      	mov	r7, r0
 800503c:	2d00      	cmp	r5, #0
 800503e:	d0dd      	beq.n	8004ffc <arm_cfft_f32+0x44>
 8005040:	2600      	movs	r6, #0
 8005042:	3408      	adds	r4, #8
 8005044:	f854 0c08 	ldr.w	r0, [r4, #-8]
 8005048:	4639      	mov	r1, r7
 800504a:	f7fb fdab 	bl	8000ba4 <__aeabi_fmul>
 800504e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8005052:	f844 0c08 	str.w	r0, [r4, #-8]
 8005056:	4639      	mov	r1, r7
 8005058:	f103 4000 	add.w	r0, r3, #2147483648	; 0x80000000
 800505c:	f7fb fda2 	bl	8000ba4 <__aeabi_fmul>
 8005060:	3601      	adds	r6, #1
 8005062:	42b5      	cmp	r5, r6
 8005064:	f844 0c04 	str.w	r0, [r4, #-4]
 8005068:	f104 0408 	add.w	r4, r4, #8
 800506c:	d1ea      	bne.n	8005044 <arm_cfft_f32+0x8c>
 800506e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005072:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8005076:	d0b6      	beq.n	8004fe6 <arm_cfft_f32+0x2e>
 8005078:	e7bb      	b.n	8004ff2 <arm_cfft_f32+0x3a>
 800507a:	2d10      	cmp	r5, #16
 800507c:	d0c7      	beq.n	800500e <arm_cfft_f32+0x56>
 800507e:	e7b8      	b.n	8004ff2 <arm_cfft_f32+0x3a>
 8005080:	3104      	adds	r1, #4
 8005082:	b17d      	cbz	r5, 80050a4 <arm_cfft_f32+0xec>
 8005084:	2300      	movs	r3, #0
 8005086:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 800508a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800508e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8005092:	3301      	adds	r3, #1
 8005094:	429d      	cmp	r5, r3
 8005096:	d1f6      	bne.n	8005086 <arm_cfft_f32+0xce>
 8005098:	e797      	b.n	8004fca <arm_cfft_f32+0x12>
 800509a:	4621      	mov	r1, r4
 800509c:	4630      	mov	r0, r6
 800509e:	f7ff fbef 	bl	8004880 <arm_cfft_radix8by4_f32>
 80050a2:	e7a6      	b.n	8004ff2 <arm_cfft_f32+0x3a>
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d0a9      	beq.n	8004ffc <arm_cfft_f32+0x44>
 80050a8:	e7b8      	b.n	800501c <arm_cfft_f32+0x64>
 80050aa:	bf00      	nop

080050ac <arm_bitreversal_32>:
 80050ac:	b301      	cbz	r1, 80050f0 <arm_bitreversal_32+0x44>
 80050ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050b2:	4690      	mov	r8, r2
 80050b4:	2500      	movs	r5, #0
 80050b6:	f102 0c02 	add.w	ip, r2, #2
 80050ba:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 80050be:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 80050c2:	08a4      	lsrs	r4, r4, #2
 80050c4:	089b      	lsrs	r3, r3, #2
 80050c6:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 80050ca:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80050ce:	00a7      	lsls	r7, r4, #2
 80050d0:	009e      	lsls	r6, r3, #2
 80050d2:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80050d6:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 80050da:	1d3c      	adds	r4, r7, #4
 80050dc:	1d33      	adds	r3, r6, #4
 80050de:	5907      	ldr	r7, [r0, r4]
 80050e0:	58c6      	ldr	r6, [r0, r3]
 80050e2:	3502      	adds	r5, #2
 80050e4:	428d      	cmp	r5, r1
 80050e6:	5106      	str	r6, [r0, r4]
 80050e8:	50c7      	str	r7, [r0, r3]
 80050ea:	d3e6      	bcc.n	80050ba <arm_bitreversal_32+0xe>
 80050ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop

080050f4 <arm_cmplx_mag_f32>:
 80050f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f8:	ea5f 0b92 	movs.w	fp, r2, lsr #2
 80050fc:	b083      	sub	sp, #12
 80050fe:	9201      	str	r2, [sp, #4]
 8005100:	4607      	mov	r7, r0
 8005102:	4688      	mov	r8, r1
 8005104:	d07b      	beq.n	80051fe <arm_cmplx_mag_f32+0x10a>
 8005106:	465e      	mov	r6, fp
 8005108:	f100 0420 	add.w	r4, r0, #32
 800510c:	f101 0510 	add.w	r5, r1, #16
 8005110:	f854 1c20 	ldr.w	r1, [r4, #-32]
 8005114:	f854 ac1c 	ldr.w	sl, [r4, #-28]
 8005118:	4608      	mov	r0, r1
 800511a:	f7fb fd43 	bl	8000ba4 <__aeabi_fmul>
 800511e:	4651      	mov	r1, sl
 8005120:	4681      	mov	r9, r0
 8005122:	4650      	mov	r0, sl
 8005124:	f7fb fd3e 	bl	8000ba4 <__aeabi_fmul>
 8005128:	4601      	mov	r1, r0
 800512a:	4648      	mov	r0, r9
 800512c:	f7fb fc32 	bl	8000994 <__addsf3>
 8005130:	2100      	movs	r1, #0
 8005132:	4681      	mov	r9, r0
 8005134:	f7fb fee8 	bl	8000f08 <__aeabi_fcmpge>
 8005138:	2800      	cmp	r0, #0
 800513a:	f000 808b 	beq.w	8005254 <arm_cmplx_mag_f32+0x160>
 800513e:	4648      	mov	r0, r9
 8005140:	f000 fd86 	bl	8005c50 <sqrtf>
 8005144:	f845 0c10 	str.w	r0, [r5, #-16]
 8005148:	f854 1c18 	ldr.w	r1, [r4, #-24]
 800514c:	f854 ac14 	ldr.w	sl, [r4, #-20]
 8005150:	4608      	mov	r0, r1
 8005152:	f7fb fd27 	bl	8000ba4 <__aeabi_fmul>
 8005156:	4651      	mov	r1, sl
 8005158:	4681      	mov	r9, r0
 800515a:	4650      	mov	r0, sl
 800515c:	f7fb fd22 	bl	8000ba4 <__aeabi_fmul>
 8005160:	4601      	mov	r1, r0
 8005162:	4648      	mov	r0, r9
 8005164:	f7fb fc16 	bl	8000994 <__addsf3>
 8005168:	2100      	movs	r1, #0
 800516a:	4681      	mov	r9, r0
 800516c:	f7fb fecc 	bl	8000f08 <__aeabi_fcmpge>
 8005170:	2800      	cmp	r0, #0
 8005172:	d07b      	beq.n	800526c <arm_cmplx_mag_f32+0x178>
 8005174:	4648      	mov	r0, r9
 8005176:	f000 fd6b 	bl	8005c50 <sqrtf>
 800517a:	f845 0c0c 	str.w	r0, [r5, #-12]
 800517e:	f854 1c10 	ldr.w	r1, [r4, #-16]
 8005182:	f854 ac0c 	ldr.w	sl, [r4, #-12]
 8005186:	4608      	mov	r0, r1
 8005188:	f7fb fd0c 	bl	8000ba4 <__aeabi_fmul>
 800518c:	4651      	mov	r1, sl
 800518e:	4681      	mov	r9, r0
 8005190:	4650      	mov	r0, sl
 8005192:	f7fb fd07 	bl	8000ba4 <__aeabi_fmul>
 8005196:	4601      	mov	r1, r0
 8005198:	4648      	mov	r0, r9
 800519a:	f7fb fbfb 	bl	8000994 <__addsf3>
 800519e:	2100      	movs	r1, #0
 80051a0:	4681      	mov	r9, r0
 80051a2:	f7fb feb1 	bl	8000f08 <__aeabi_fcmpge>
 80051a6:	2800      	cmp	r0, #0
 80051a8:	d05c      	beq.n	8005264 <arm_cmplx_mag_f32+0x170>
 80051aa:	4648      	mov	r0, r9
 80051ac:	f000 fd50 	bl	8005c50 <sqrtf>
 80051b0:	f845 0c08 	str.w	r0, [r5, #-8]
 80051b4:	f854 1c08 	ldr.w	r1, [r4, #-8]
 80051b8:	f854 ac04 	ldr.w	sl, [r4, #-4]
 80051bc:	4608      	mov	r0, r1
 80051be:	f7fb fcf1 	bl	8000ba4 <__aeabi_fmul>
 80051c2:	4651      	mov	r1, sl
 80051c4:	4681      	mov	r9, r0
 80051c6:	4650      	mov	r0, sl
 80051c8:	f7fb fcec 	bl	8000ba4 <__aeabi_fmul>
 80051cc:	4601      	mov	r1, r0
 80051ce:	4648      	mov	r0, r9
 80051d0:	f7fb fbe0 	bl	8000994 <__addsf3>
 80051d4:	2100      	movs	r1, #0
 80051d6:	4681      	mov	r9, r0
 80051d8:	f7fb fe96 	bl	8000f08 <__aeabi_fcmpge>
 80051dc:	2800      	cmp	r0, #0
 80051de:	d03d      	beq.n	800525c <arm_cmplx_mag_f32+0x168>
 80051e0:	4648      	mov	r0, r9
 80051e2:	f000 fd35 	bl	8005c50 <sqrtf>
 80051e6:	f845 0c04 	str.w	r0, [r5, #-4]
 80051ea:	3e01      	subs	r6, #1
 80051ec:	f104 0420 	add.w	r4, r4, #32
 80051f0:	f105 0510 	add.w	r5, r5, #16
 80051f4:	d18c      	bne.n	8005110 <arm_cmplx_mag_f32+0x1c>
 80051f6:	eb07 174b 	add.w	r7, r7, fp, lsl #5
 80051fa:	eb08 180b 	add.w	r8, r8, fp, lsl #4
 80051fe:	9b01      	ldr	r3, [sp, #4]
 8005200:	f013 0a03 	ands.w	sl, r3, #3
 8005204:	d023      	beq.n	800524e <arm_cmplx_mag_f32+0x15a>
 8005206:	2600      	movs	r6, #0
 8005208:	3708      	adds	r7, #8
 800520a:	eb08 0a8a 	add.w	sl, r8, sl, lsl #2
 800520e:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8005212:	f857 5c04 	ldr.w	r5, [r7, #-4]
 8005216:	4608      	mov	r0, r1
 8005218:	f7fb fcc4 	bl	8000ba4 <__aeabi_fmul>
 800521c:	4629      	mov	r1, r5
 800521e:	4604      	mov	r4, r0
 8005220:	4628      	mov	r0, r5
 8005222:	f7fb fcbf 	bl	8000ba4 <__aeabi_fmul>
 8005226:	4601      	mov	r1, r0
 8005228:	4620      	mov	r0, r4
 800522a:	f7fb fbb3 	bl	8000994 <__addsf3>
 800522e:	2100      	movs	r1, #0
 8005230:	4604      	mov	r4, r0
 8005232:	f108 0804 	add.w	r8, r8, #4
 8005236:	f7fb fe67 	bl	8000f08 <__aeabi_fcmpge>
 800523a:	b1d8      	cbz	r0, 8005274 <arm_cmplx_mag_f32+0x180>
 800523c:	4620      	mov	r0, r4
 800523e:	f000 fd07 	bl	8005c50 <sqrtf>
 8005242:	f848 0c04 	str.w	r0, [r8, #-4]
 8005246:	45d0      	cmp	r8, sl
 8005248:	f107 0708 	add.w	r7, r7, #8
 800524c:	d1df      	bne.n	800520e <arm_cmplx_mag_f32+0x11a>
 800524e:	b003      	add	sp, #12
 8005250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005254:	2300      	movs	r3, #0
 8005256:	f845 3c10 	str.w	r3, [r5, #-16]
 800525a:	e775      	b.n	8005148 <arm_cmplx_mag_f32+0x54>
 800525c:	2300      	movs	r3, #0
 800525e:	f845 3c04 	str.w	r3, [r5, #-4]
 8005262:	e7c2      	b.n	80051ea <arm_cmplx_mag_f32+0xf6>
 8005264:	2300      	movs	r3, #0
 8005266:	f845 3c08 	str.w	r3, [r5, #-8]
 800526a:	e7a3      	b.n	80051b4 <arm_cmplx_mag_f32+0xc0>
 800526c:	2300      	movs	r3, #0
 800526e:	f845 3c0c 	str.w	r3, [r5, #-12]
 8005272:	e784      	b.n	800517e <arm_cmplx_mag_f32+0x8a>
 8005274:	f848 6c04 	str.w	r6, [r8, #-4]
 8005278:	e7e5      	b.n	8005246 <arm_cmplx_mag_f32+0x152>
 800527a:	bf00      	nop

0800527c <arm_radix8_butterfly_f32>:
 800527c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005280:	b0b9      	sub	sp, #228	; 0xe4
 8005282:	9337      	str	r3, [sp, #220]	; 0xdc
 8005284:	4603      	mov	r3, r0
 8005286:	3304      	adds	r3, #4
 8005288:	9301      	str	r3, [sp, #4]
 800528a:	4613      	mov	r3, r2
 800528c:	9116      	str	r1, [sp, #88]	; 0x58
 800528e:	3304      	adds	r3, #4
 8005290:	9335      	str	r3, [sp, #212]	; 0xd4
 8005292:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005294:	9118      	str	r1, [sp, #96]	; 0x60
 8005296:	9000      	str	r0, [sp, #0]
 8005298:	9234      	str	r2, [sp, #208]	; 0xd0
 800529a:	08df      	lsrs	r7, r3, #3
 800529c:	00fa      	lsls	r2, r7, #3
 800529e:	4616      	mov	r6, r2
 80052a0:	9900      	ldr	r1, [sp, #0]
 80052a2:	ebc7 7347 	rsb	r3, r7, r7, lsl #29
 80052a6:	4411      	add	r1, r2
 80052a8:	00db      	lsls	r3, r3, #3
 80052aa:	9107      	str	r1, [sp, #28]
 80052ac:	4411      	add	r1, r2
 80052ae:	911f      	str	r1, [sp, #124]	; 0x7c
 80052b0:	4419      	add	r1, r3
 80052b2:	911d      	str	r1, [sp, #116]	; 0x74
 80052b4:	4411      	add	r1, r2
 80052b6:	911b      	str	r1, [sp, #108]	; 0x6c
 80052b8:	4419      	add	r1, r3
 80052ba:	188d      	adds	r5, r1, r2
 80052bc:	18ec      	adds	r4, r5, r3
 80052be:	eb04 0e02 	add.w	lr, r4, r2
 80052c2:	910f      	str	r1, [sp, #60]	; 0x3c
 80052c4:	eb0e 0103 	add.w	r1, lr, r3
 80052c8:	1888      	adds	r0, r1, r2
 80052ca:	9020      	str	r0, [sp, #128]	; 0x80
 80052cc:	4418      	add	r0, r3
 80052ce:	9226      	str	r2, [sp, #152]	; 0x98
 80052d0:	1882      	adds	r2, r0, r2
 80052d2:	901e      	str	r0, [sp, #120]	; 0x78
 80052d4:	18d0      	adds	r0, r2, r3
 80052d6:	900e      	str	r0, [sp, #56]	; 0x38
 80052d8:	4430      	add	r0, r6
 80052da:	4403      	add	r3, r0
 80052dc:	199e      	adds	r6, r3, r6
 80052de:	901c      	str	r0, [sp, #112]	; 0x70
 80052e0:	4630      	mov	r0, r6
 80052e2:	3204      	adds	r2, #4
 80052e4:	9215      	str	r2, [sp, #84]	; 0x54
 80052e6:	1d1a      	adds	r2, r3, #4
 80052e8:	9219      	str	r2, [sp, #100]	; 0x64
 80052ea:	4602      	mov	r2, r0
 80052ec:	9621      	str	r6, [sp, #132]	; 0x84
 80052ee:	463e      	mov	r6, r7
 80052f0:	f04f 0800 	mov.w	r8, #0
 80052f4:	3404      	adds	r4, #4
 80052f6:	9412      	str	r4, [sp, #72]	; 0x48
 80052f8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80052fa:	f10e 0404 	add.w	r4, lr, #4
 80052fe:	3204      	adds	r2, #4
 8005300:	9410      	str	r4, [sp, #64]	; 0x40
 8005302:	1d0c      	adds	r4, r1, #4
 8005304:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005306:	9211      	str	r2, [sp, #68]	; 0x44
 8005308:	1d02      	adds	r2, r0, #4
 800530a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800530e:	eb06 0c46 	add.w	ip, r6, r6, lsl #1
 8005312:	9213      	str	r2, [sp, #76]	; 0x4c
 8005314:	1d0a      	adds	r2, r1, #4
 8005316:	9636      	str	r6, [sp, #216]	; 0xd8
 8005318:	9206      	str	r2, [sp, #24]
 800531a:	00fe      	lsls	r6, r7, #3
 800531c:	ea4f 02cc 	mov.w	r2, ip, lsl #3
 8005320:	46c2      	mov	sl, r8
 8005322:	4691      	mov	r9, r2
 8005324:	46b3      	mov	fp, r6
 8005326:	9f36      	ldr	r7, [sp, #216]	; 0xd8
 8005328:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800532a:	3504      	adds	r5, #4
 800532c:	0139      	lsls	r1, r7, #4
 800532e:	00db      	lsls	r3, r3, #3
 8005330:	9514      	str	r5, [sp, #80]	; 0x50
 8005332:	941a      	str	r4, [sp, #104]	; 0x68
 8005334:	9125      	str	r1, [sp, #148]	; 0x94
 8005336:	9317      	str	r3, [sp, #92]	; 0x5c
 8005338:	9b07      	ldr	r3, [sp, #28]
 800533a:	9f00      	ldr	r7, [sp, #0]
 800533c:	f853 6009 	ldr.w	r6, [r3, r9]
 8005340:	f857 503a 	ldr.w	r5, [r7, sl, lsl #3]
 8005344:	4631      	mov	r1, r6
 8005346:	4628      	mov	r0, r5
 8005348:	f7fb fb24 	bl	8000994 <__addsf3>
 800534c:	4631      	mov	r1, r6
 800534e:	4604      	mov	r4, r0
 8005350:	4628      	mov	r0, r5
 8005352:	f7fb fb1d 	bl	8000990 <__aeabi_fsub>
 8005356:	9b07      	ldr	r3, [sp, #28]
 8005358:	9700      	str	r7, [sp, #0]
 800535a:	f853 603a 	ldr.w	r6, [r3, sl, lsl #3]
 800535e:	f857 700b 	ldr.w	r7, [r7, fp]
 8005362:	9005      	str	r0, [sp, #20]
 8005364:	4639      	mov	r1, r7
 8005366:	4630      	mov	r0, r6
 8005368:	f7fb fb14 	bl	8000994 <__addsf3>
 800536c:	4639      	mov	r1, r7
 800536e:	4605      	mov	r5, r0
 8005370:	4630      	mov	r0, r6
 8005372:	f7fb fb0d 	bl	8000990 <__aeabi_fsub>
 8005376:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005378:	9008      	str	r0, [sp, #32]
 800537a:	f852 603a 	ldr.w	r6, [r2, sl, lsl #3]
 800537e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005380:	4630      	mov	r0, r6
 8005382:	f852 800b 	ldr.w	r8, [r2, fp]
 8005386:	4641      	mov	r1, r8
 8005388:	f7fb fb04 	bl	8000994 <__addsf3>
 800538c:	4641      	mov	r1, r8
 800538e:	4607      	mov	r7, r0
 8005390:	4630      	mov	r0, r6
 8005392:	f7fb fafd 	bl	8000990 <__aeabi_fsub>
 8005396:	9a00      	ldr	r2, [sp, #0]
 8005398:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800539a:	f852 8009 	ldr.w	r8, [r2, r9]
 800539e:	f853 300b 	ldr.w	r3, [r3, fp]
 80053a2:	9009      	str	r0, [sp, #36]	; 0x24
 80053a4:	4619      	mov	r1, r3
 80053a6:	4640      	mov	r0, r8
 80053a8:	9302      	str	r3, [sp, #8]
 80053aa:	f7fb faf3 	bl	8000994 <__addsf3>
 80053ae:	9b02      	ldr	r3, [sp, #8]
 80053b0:	4606      	mov	r6, r0
 80053b2:	4619      	mov	r1, r3
 80053b4:	4640      	mov	r0, r8
 80053b6:	f7fb faeb 	bl	8000990 <__aeabi_fsub>
 80053ba:	4639      	mov	r1, r7
 80053bc:	900a      	str	r0, [sp, #40]	; 0x28
 80053be:	4620      	mov	r0, r4
 80053c0:	f7fb fae6 	bl	8000990 <__aeabi_fsub>
 80053c4:	4639      	mov	r1, r7
 80053c6:	900b      	str	r0, [sp, #44]	; 0x2c
 80053c8:	4620      	mov	r0, r4
 80053ca:	f7fb fae3 	bl	8000994 <__addsf3>
 80053ce:	4631      	mov	r1, r6
 80053d0:	4604      	mov	r4, r0
 80053d2:	4628      	mov	r0, r5
 80053d4:	f7fb fadc 	bl	8000990 <__aeabi_fsub>
 80053d8:	4631      	mov	r1, r6
 80053da:	900c      	str	r0, [sp, #48]	; 0x30
 80053dc:	4628      	mov	r0, r5
 80053de:	f7fb fad9 	bl	8000994 <__addsf3>
 80053e2:	4605      	mov	r5, r0
 80053e4:	4601      	mov	r1, r0
 80053e6:	4620      	mov	r0, r4
 80053e8:	f7fb fad4 	bl	8000994 <__addsf3>
 80053ec:	9b00      	ldr	r3, [sp, #0]
 80053ee:	4629      	mov	r1, r5
 80053f0:	f843 003a 	str.w	r0, [r3, sl, lsl #3]
 80053f4:	4620      	mov	r0, r4
 80053f6:	f7fb facb 	bl	8000990 <__aeabi_fsub>
 80053fa:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80053fc:	f841 0009 	str.w	r0, [r1, r9]
 8005400:	9f01      	ldr	r7, [sp, #4]
 8005402:	9906      	ldr	r1, [sp, #24]
 8005404:	f857 403a 	ldr.w	r4, [r7, sl, lsl #3]
 8005408:	f851 6009 	ldr.w	r6, [r1, r9]
 800540c:	4620      	mov	r0, r4
 800540e:	4631      	mov	r1, r6
 8005410:	f7fb fac0 	bl	8000994 <__addsf3>
 8005414:	4631      	mov	r1, r6
 8005416:	4605      	mov	r5, r0
 8005418:	4620      	mov	r0, r4
 800541a:	f7fb fab9 	bl	8000990 <__aeabi_fsub>
 800541e:	9906      	ldr	r1, [sp, #24]
 8005420:	f857 600b 	ldr.w	r6, [r7, fp]
 8005424:	f851 403a 	ldr.w	r4, [r1, sl, lsl #3]
 8005428:	9002      	str	r0, [sp, #8]
 800542a:	4631      	mov	r1, r6
 800542c:	4620      	mov	r0, r4
 800542e:	9701      	str	r7, [sp, #4]
 8005430:	f7fb fab0 	bl	8000994 <__addsf3>
 8005434:	4631      	mov	r1, r6
 8005436:	4680      	mov	r8, r0
 8005438:	4620      	mov	r0, r4
 800543a:	f7fb faa9 	bl	8000990 <__aeabi_fsub>
 800543e:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8005440:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8005442:	f854 403a 	ldr.w	r4, [r4, sl, lsl #3]
 8005446:	f856 600b 	ldr.w	r6, [r6, fp]
 800544a:	900d      	str	r0, [sp, #52]	; 0x34
 800544c:	4631      	mov	r1, r6
 800544e:	4620      	mov	r0, r4
 8005450:	f7fb faa0 	bl	8000994 <__addsf3>
 8005454:	4631      	mov	r1, r6
 8005456:	4607      	mov	r7, r0
 8005458:	4620      	mov	r0, r4
 800545a:	f7fb fa99 	bl	8000990 <__aeabi_fsub>
 800545e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005460:	9c01      	ldr	r4, [sp, #4]
 8005462:	f851 600b 	ldr.w	r6, [r1, fp]
 8005466:	f854 4009 	ldr.w	r4, [r4, r9]
 800546a:	4631      	mov	r1, r6
 800546c:	9003      	str	r0, [sp, #12]
 800546e:	4620      	mov	r0, r4
 8005470:	f7fb fa90 	bl	8000994 <__addsf3>
 8005474:	4631      	mov	r1, r6
 8005476:	9004      	str	r0, [sp, #16]
 8005478:	4620      	mov	r0, r4
 800547a:	f7fb fa89 	bl	8000990 <__aeabi_fsub>
 800547e:	4639      	mov	r1, r7
 8005480:	4606      	mov	r6, r0
 8005482:	4628      	mov	r0, r5
 8005484:	f7fb fa84 	bl	8000990 <__aeabi_fsub>
 8005488:	4639      	mov	r1, r7
 800548a:	4604      	mov	r4, r0
 800548c:	4628      	mov	r0, r5
 800548e:	f7fb fa81 	bl	8000994 <__addsf3>
 8005492:	9904      	ldr	r1, [sp, #16]
 8005494:	4607      	mov	r7, r0
 8005496:	4640      	mov	r0, r8
 8005498:	f7fb fa7a 	bl	8000990 <__aeabi_fsub>
 800549c:	9904      	ldr	r1, [sp, #16]
 800549e:	4605      	mov	r5, r0
 80054a0:	4640      	mov	r0, r8
 80054a2:	f7fb fa77 	bl	8000994 <__addsf3>
 80054a6:	4680      	mov	r8, r0
 80054a8:	4601      	mov	r1, r0
 80054aa:	4638      	mov	r0, r7
 80054ac:	f7fb fa72 	bl	8000994 <__addsf3>
 80054b0:	9b01      	ldr	r3, [sp, #4]
 80054b2:	4641      	mov	r1, r8
 80054b4:	f843 003a 	str.w	r0, [r3, sl, lsl #3]
 80054b8:	4638      	mov	r0, r7
 80054ba:	f7fb fa69 	bl	8000990 <__aeabi_fsub>
 80054be:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80054c2:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 80054c4:	4629      	mov	r1, r5
 80054c6:	f847 0009 	str.w	r0, [r7, r9]
 80054ca:	4640      	mov	r0, r8
 80054cc:	f7fb fa62 	bl	8000994 <__addsf3>
 80054d0:	4629      	mov	r1, r5
 80054d2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80054d4:	f845 003a 	str.w	r0, [r5, sl, lsl #3]
 80054d8:	4640      	mov	r0, r8
 80054da:	f7fb fa59 	bl	8000990 <__aeabi_fsub>
 80054de:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80054e0:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 80054e2:	4639      	mov	r1, r7
 80054e4:	f845 000b 	str.w	r0, [r5, fp]
 80054e8:	4620      	mov	r0, r4
 80054ea:	f7fb fa51 	bl	8000990 <__aeabi_fsub>
 80054ee:	4621      	mov	r1, r4
 80054f0:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80054f2:	f844 003a 	str.w	r0, [r4, sl, lsl #3]
 80054f6:	4638      	mov	r0, r7
 80054f8:	f7fb fa4c 	bl	8000994 <__addsf3>
 80054fc:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8005500:	9d08      	ldr	r5, [sp, #32]
 8005502:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8005504:	4641      	mov	r1, r8
 8005506:	f844 000b 	str.w	r0, [r4, fp]
 800550a:	4628      	mov	r0, r5
 800550c:	f7fb fa40 	bl	8000990 <__aeabi_fsub>
 8005510:	4985      	ldr	r1, [pc, #532]	; (8005728 <arm_radix8_butterfly_f32+0x4ac>)
 8005512:	f7fb fb47 	bl	8000ba4 <__aeabi_fmul>
 8005516:	4641      	mov	r1, r8
 8005518:	4604      	mov	r4, r0
 800551a:	4628      	mov	r0, r5
 800551c:	f7fb fa3a 	bl	8000994 <__addsf3>
 8005520:	4981      	ldr	r1, [pc, #516]	; (8005728 <arm_radix8_butterfly_f32+0x4ac>)
 8005522:	f7fb fb3f 	bl	8000ba4 <__aeabi_fmul>
 8005526:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800552a:	4605      	mov	r5, r0
 800552c:	4631      	mov	r1, r6
 800552e:	4640      	mov	r0, r8
 8005530:	f7fb fa2e 	bl	8000990 <__aeabi_fsub>
 8005534:	497c      	ldr	r1, [pc, #496]	; (8005728 <arm_radix8_butterfly_f32+0x4ac>)
 8005536:	f7fb fb35 	bl	8000ba4 <__aeabi_fmul>
 800553a:	4631      	mov	r1, r6
 800553c:	4607      	mov	r7, r0
 800553e:	4640      	mov	r0, r8
 8005540:	f7fb fa28 	bl	8000994 <__addsf3>
 8005544:	4978      	ldr	r1, [pc, #480]	; (8005728 <arm_radix8_butterfly_f32+0x4ac>)
 8005546:	f7fb fb2d 	bl	8000ba4 <__aeabi_fmul>
 800554a:	9e05      	ldr	r6, [sp, #20]
 800554c:	4621      	mov	r1, r4
 800554e:	9004      	str	r0, [sp, #16]
 8005550:	4630      	mov	r0, r6
 8005552:	f7fb fa1d 	bl	8000990 <__aeabi_fsub>
 8005556:	4621      	mov	r1, r4
 8005558:	4680      	mov	r8, r0
 800555a:	4630      	mov	r0, r6
 800555c:	f7fb fa1a 	bl	8000994 <__addsf3>
 8005560:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005562:	4629      	mov	r1, r5
 8005564:	9005      	str	r0, [sp, #20]
 8005566:	4630      	mov	r0, r6
 8005568:	f7fb fa12 	bl	8000990 <__aeabi_fsub>
 800556c:	4629      	mov	r1, r5
 800556e:	4604      	mov	r4, r0
 8005570:	4630      	mov	r0, r6
 8005572:	f7fb fa0f 	bl	8000994 <__addsf3>
 8005576:	4639      	mov	r1, r7
 8005578:	4606      	mov	r6, r0
 800557a:	9802      	ldr	r0, [sp, #8]
 800557c:	f7fb fa08 	bl	8000990 <__aeabi_fsub>
 8005580:	4639      	mov	r1, r7
 8005582:	4605      	mov	r5, r0
 8005584:	9802      	ldr	r0, [sp, #8]
 8005586:	f7fb fa05 	bl	8000994 <__addsf3>
 800558a:	9904      	ldr	r1, [sp, #16]
 800558c:	4607      	mov	r7, r0
 800558e:	9803      	ldr	r0, [sp, #12]
 8005590:	f7fb f9fe 	bl	8000990 <__aeabi_fsub>
 8005594:	9904      	ldr	r1, [sp, #16]
 8005596:	9002      	str	r0, [sp, #8]
 8005598:	9803      	ldr	r0, [sp, #12]
 800559a:	f7fb f9fb 	bl	8000994 <__addsf3>
 800559e:	4601      	mov	r1, r0
 80055a0:	9003      	str	r0, [sp, #12]
 80055a2:	9805      	ldr	r0, [sp, #20]
 80055a4:	f7fb f9f6 	bl	8000994 <__addsf3>
 80055a8:	9b03      	ldr	r3, [sp, #12]
 80055aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80055ac:	4619      	mov	r1, r3
 80055ae:	f842 003a 	str.w	r0, [r2, sl, lsl #3]
 80055b2:	9805      	ldr	r0, [sp, #20]
 80055b4:	f7fb f9ec 	bl	8000990 <__aeabi_fsub>
 80055b8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80055ba:	9902      	ldr	r1, [sp, #8]
 80055bc:	f842 000b 	str.w	r0, [r2, fp]
 80055c0:	4640      	mov	r0, r8
 80055c2:	f7fb f9e7 	bl	8000994 <__addsf3>
 80055c6:	9a00      	ldr	r2, [sp, #0]
 80055c8:	9902      	ldr	r1, [sp, #8]
 80055ca:	f842 000b 	str.w	r0, [r2, fp]
 80055ce:	4640      	mov	r0, r8
 80055d0:	f7fb f9de 	bl	8000990 <__aeabi_fsub>
 80055d4:	9a00      	ldr	r2, [sp, #0]
 80055d6:	4631      	mov	r1, r6
 80055d8:	f842 0009 	str.w	r0, [r2, r9]
 80055dc:	4638      	mov	r0, r7
 80055de:	f7fb f9d7 	bl	8000990 <__aeabi_fsub>
 80055e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80055e4:	4639      	mov	r1, r7
 80055e6:	f842 003a 	str.w	r0, [r2, sl, lsl #3]
 80055ea:	4630      	mov	r0, r6
 80055ec:	f7fb f9d2 	bl	8000994 <__addsf3>
 80055f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80055f2:	4621      	mov	r1, r4
 80055f4:	f842 000b 	str.w	r0, [r2, fp]
 80055f8:	4628      	mov	r0, r5
 80055fa:	f7fb f9c9 	bl	8000990 <__aeabi_fsub>
 80055fe:	9f01      	ldr	r7, [sp, #4]
 8005600:	4629      	mov	r1, r5
 8005602:	f847 000b 	str.w	r0, [r7, fp]
 8005606:	4620      	mov	r0, r4
 8005608:	f7fb f9c4 	bl	8000994 <__addsf3>
 800560c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800560e:	f847 0009 	str.w	r0, [r7, r9]
 8005612:	449a      	add	sl, r3
 8005614:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005616:	449b      	add	fp, r3
 8005618:	4499      	add	r9, r3
 800561a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800561c:	4553      	cmp	r3, sl
 800561e:	f63f ae8b 	bhi.w	8005338 <arm_radix8_butterfly_f32+0xbc>
 8005622:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 8005624:	2b07      	cmp	r3, #7
 8005626:	f240 82db 	bls.w	8005be0 <arm_radix8_butterfly_f32+0x964>
 800562a:	2201      	movs	r2, #1
 800562c:	9231      	str	r2, [sp, #196]	; 0xc4
 800562e:	2200      	movs	r2, #0
 8005630:	9921      	ldr	r1, [sp, #132]	; 0x84
 8005632:	015e      	lsls	r6, r3, #5
 8005634:	9233      	str	r2, [sp, #204]	; 0xcc
 8005636:	ebc3 62c3 	rsb	r2, r3, r3, lsl #27
 800563a:	4431      	add	r1, r6
 800563c:	0152      	lsls	r2, r2, #5
 800563e:	1888      	adds	r0, r1, r2
 8005640:	ebc3 7303 	rsb	r3, r3, r3, lsl #28
 8005644:	011b      	lsls	r3, r3, #4
 8005646:	902e      	str	r0, [sp, #184]	; 0xb8
 8005648:	4430      	add	r0, r6
 800564a:	18c5      	adds	r5, r0, r3
 800564c:	902d      	str	r0, [sp, #180]	; 0xb4
 800564e:	18e8      	adds	r0, r5, r3
 8005650:	1984      	adds	r4, r0, r6
 8005652:	4422      	add	r2, r4
 8005654:	912f      	str	r1, [sp, #188]	; 0xbc
 8005656:	1991      	adds	r1, r2, r6
 8005658:	18cf      	adds	r7, r1, r3
 800565a:	9724      	str	r7, [sp, #144]	; 0x90
 800565c:	441f      	add	r7, r3
 800565e:	19be      	adds	r6, r7, r6
 8005660:	9723      	str	r7, [sp, #140]	; 0x8c
 8005662:	18f7      	adds	r7, r6, r3
 8005664:	18fb      	adds	r3, r7, r3
 8005666:	9322      	str	r3, [sp, #136]	; 0x88
 8005668:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800566a:	9730      	str	r7, [sp, #192]	; 0xc0
 800566c:	3308      	adds	r3, #8
 800566e:	9332      	str	r3, [sp, #200]	; 0xc8
 8005670:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005672:	3204      	adds	r2, #4
 8005674:	469c      	mov	ip, r3
 8005676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005678:	3504      	adds	r5, #4
 800567a:	449c      	add	ip, r3
 800567c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800567e:	3404      	adds	r4, #4
 8005680:	3304      	adds	r3, #4
 8005682:	9327      	str	r3, [sp, #156]	; 0x9c
 8005684:	463b      	mov	r3, r7
 8005686:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 8005688:	3304      	adds	r3, #4
 800568a:	932b      	str	r3, [sp, #172]	; 0xac
 800568c:	1d33      	adds	r3, r6, #4
 800568e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005690:	1d3b      	adds	r3, r7, #4
 8005692:	9f24      	ldr	r7, [sp, #144]	; 0x90
 8005694:	3004      	adds	r0, #4
 8005696:	9226      	str	r2, [sp, #152]	; 0x98
 8005698:	932a      	str	r3, [sp, #168]	; 0xa8
 800569a:	1d0a      	adds	r2, r1, #4
 800569c:	1d3b      	adds	r3, r7, #4
 800569e:	960d      	str	r6, [sp, #52]	; 0x34
 80056a0:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 80056a4:	950c      	str	r5, [sp, #48]	; 0x30
 80056a6:	9428      	str	r4, [sp, #160]	; 0xa0
 80056a8:	9029      	str	r0, [sp, #164]	; 0xa4
 80056aa:	9225      	str	r2, [sp, #148]	; 0x94
 80056ac:	932c      	str	r3, [sp, #176]	; 0xb0
 80056ae:	9f33      	ldr	r7, [sp, #204]	; 0xcc
 80056b0:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80056b2:	9e34      	ldr	r6, [sp, #208]	; 0xd0
 80056b4:	441f      	add	r7, r3
 80056b6:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 80056ba:	011d      	lsls	r5, r3, #4
 80056bc:	5972      	ldr	r2, [r6, r5]
 80056be:	9e35      	ldr	r6, [sp, #212]	; 0xd4
 80056c0:	921b      	str	r2, [sp, #108]	; 0x6c
 80056c2:	5972      	ldr	r2, [r6, r5]
 80056c4:	9e35      	ldr	r6, [sp, #212]	; 0xd4
 80056c6:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 80056c8:	921f      	str	r2, [sp, #124]	; 0x7c
 80056ca:	f855 2033 	ldr.w	r2, [r5, r3, lsl #3]
 80056ce:	f856 3033 	ldr.w	r3, [r6, r3, lsl #3]
 80056d2:	013c      	lsls	r4, r7, #4
 80056d4:	931d      	str	r3, [sp, #116]	; 0x74
 80056d6:	462b      	mov	r3, r5
 80056d8:	e9dd e831 	ldrd	lr, r8, [sp, #196]	; 0xc4
 80056dc:	9219      	str	r2, [sp, #100]	; 0x64
 80056de:	592a      	ldr	r2, [r5, r4]
 80056e0:	0178      	lsls	r0, r7, #5
 80056e2:	9206      	str	r2, [sp, #24]
 80056e4:	5932      	ldr	r2, [r6, r4]
 80056e6:	eb07 0187 	add.w	r1, r7, r7, lsl #2
 80056ea:	921c      	str	r2, [sp, #112]	; 0x70
 80056ec:	582a      	ldr	r2, [r5, r0]
 80056ee:	46f2      	mov	sl, lr
 80056f0:	9207      	str	r2, [sp, #28]
 80056f2:	5832      	ldr	r2, [r6, r0]
 80056f4:	46c3      	mov	fp, r8
 80056f6:	920a      	str	r2, [sp, #40]	; 0x28
 80056f8:	f853 2031 	ldr.w	r2, [r3, r1, lsl #3]
 80056fc:	ebc7 0cc7 	rsb	ip, r7, r7, lsl #3
 8005700:	921a      	str	r2, [sp, #104]	; 0x68
 8005702:	f856 2031 	ldr.w	r2, [r6, r1, lsl #3]
 8005706:	4619      	mov	r1, r3
 8005708:	921e      	str	r2, [sp, #120]	; 0x78
 800570a:	f853 203c 	ldr.w	r2, [r3, ip, lsl #3]
 800570e:	9733      	str	r7, [sp, #204]	; 0xcc
 8005710:	9208      	str	r2, [sp, #32]
 8005712:	f856 203c 	ldr.w	r2, [r6, ip, lsl #3]
 8005716:	9220      	str	r2, [sp, #128]	; 0x80
 8005718:	f851 3037 	ldr.w	r3, [r1, r7, lsl #3]
 800571c:	9305      	str	r3, [sp, #20]
 800571e:	f856 3037 	ldr.w	r3, [r6, r7, lsl #3]
 8005722:	9309      	str	r3, [sp, #36]	; 0x24
 8005724:	e002      	b.n	800572c <arm_radix8_butterfly_f32+0x4b0>
 8005726:	bf00      	nop
 8005728:	3f3504f3 	.word	0x3f3504f3
 800572c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800572e:	9f00      	ldr	r7, [sp, #0]
 8005730:	f853 603a 	ldr.w	r6, [r3, sl, lsl #3]
 8005734:	f857 503a 	ldr.w	r5, [r7, sl, lsl #3]
 8005738:	4631      	mov	r1, r6
 800573a:	4628      	mov	r0, r5
 800573c:	f7fb f92a 	bl	8000994 <__addsf3>
 8005740:	4631      	mov	r1, r6
 8005742:	4604      	mov	r4, r0
 8005744:	4628      	mov	r0, r5
 8005746:	f7fb f923 	bl	8000990 <__aeabi_fsub>
 800574a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800574c:	f857 600b 	ldr.w	r6, [r7, fp]
 8005750:	9700      	str	r7, [sp, #0]
 8005752:	f852 700b 	ldr.w	r7, [r2, fp]
 8005756:	900f      	str	r0, [sp, #60]	; 0x3c
 8005758:	4639      	mov	r1, r7
 800575a:	4630      	mov	r0, r6
 800575c:	f7fb f91a 	bl	8000994 <__addsf3>
 8005760:	4639      	mov	r1, r7
 8005762:	4605      	mov	r5, r0
 8005764:	4630      	mov	r0, r6
 8005766:	f7fb f913 	bl	8000990 <__aeabi_fsub>
 800576a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800576c:	9010      	str	r0, [sp, #64]	; 0x40
 800576e:	f852 603a 	ldr.w	r6, [r2, sl, lsl #3]
 8005772:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8005774:	4630      	mov	r0, r6
 8005776:	f852 803a 	ldr.w	r8, [r2, sl, lsl #3]
 800577a:	4641      	mov	r1, r8
 800577c:	f7fb f90a 	bl	8000994 <__addsf3>
 8005780:	4641      	mov	r1, r8
 8005782:	4607      	mov	r7, r0
 8005784:	4630      	mov	r0, r6
 8005786:	f7fb f903 	bl	8000990 <__aeabi_fsub>
 800578a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800578c:	9011      	str	r0, [sp, #68]	; 0x44
 800578e:	f852 800b 	ldr.w	r8, [r2, fp]
 8005792:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8005794:	4640      	mov	r0, r8
 8005796:	f852 900b 	ldr.w	r9, [r2, fp]
 800579a:	4649      	mov	r1, r9
 800579c:	f7fb f8fa 	bl	8000994 <__addsf3>
 80057a0:	4649      	mov	r1, r9
 80057a2:	4606      	mov	r6, r0
 80057a4:	4640      	mov	r0, r8
 80057a6:	f7fb f8f3 	bl	8000990 <__aeabi_fsub>
 80057aa:	4639      	mov	r1, r7
 80057ac:	9012      	str	r0, [sp, #72]	; 0x48
 80057ae:	4620      	mov	r0, r4
 80057b0:	f7fb f8ee 	bl	8000990 <__aeabi_fsub>
 80057b4:	4639      	mov	r1, r7
 80057b6:	4680      	mov	r8, r0
 80057b8:	4620      	mov	r0, r4
 80057ba:	f7fb f8eb 	bl	8000994 <__addsf3>
 80057be:	4631      	mov	r1, r6
 80057c0:	4604      	mov	r4, r0
 80057c2:	4628      	mov	r0, r5
 80057c4:	f7fb f8e4 	bl	8000990 <__aeabi_fsub>
 80057c8:	4631      	mov	r1, r6
 80057ca:	9013      	str	r0, [sp, #76]	; 0x4c
 80057cc:	4628      	mov	r0, r5
 80057ce:	f7fb f8e1 	bl	8000994 <__addsf3>
 80057d2:	4605      	mov	r5, r0
 80057d4:	4601      	mov	r1, r0
 80057d6:	4620      	mov	r0, r4
 80057d8:	f7fb f8dc 	bl	8000994 <__addsf3>
 80057dc:	9a00      	ldr	r2, [sp, #0]
 80057de:	4629      	mov	r1, r5
 80057e0:	f842 003a 	str.w	r0, [r2, sl, lsl #3]
 80057e4:	4620      	mov	r0, r4
 80057e6:	f7fb f8d3 	bl	8000990 <__aeabi_fsub>
 80057ea:	9f01      	ldr	r7, [sp, #4]
 80057ec:	9002      	str	r0, [sp, #8]
 80057ee:	f857 403a 	ldr.w	r4, [r7, sl, lsl #3]
 80057f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057f4:	4620      	mov	r0, r4
 80057f6:	f853 503a 	ldr.w	r5, [r3, sl, lsl #3]
 80057fa:	4629      	mov	r1, r5
 80057fc:	f7fb f8ca 	bl	8000994 <__addsf3>
 8005800:	4629      	mov	r1, r5
 8005802:	4606      	mov	r6, r0
 8005804:	4620      	mov	r0, r4
 8005806:	f7fb f8c3 	bl	8000990 <__aeabi_fsub>
 800580a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800580c:	f857 500b 	ldr.w	r5, [r7, fp]
 8005810:	9701      	str	r7, [sp, #4]
 8005812:	f851 700b 	ldr.w	r7, [r1, fp]
 8005816:	9003      	str	r0, [sp, #12]
 8005818:	4639      	mov	r1, r7
 800581a:	4628      	mov	r0, r5
 800581c:	f7fb f8ba 	bl	8000994 <__addsf3>
 8005820:	4639      	mov	r1, r7
 8005822:	4604      	mov	r4, r0
 8005824:	4628      	mov	r0, r5
 8005826:	f7fb f8b3 	bl	8000990 <__aeabi_fsub>
 800582a:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800582c:	9014      	str	r0, [sp, #80]	; 0x50
 800582e:	f851 503a 	ldr.w	r5, [r1, sl, lsl #3]
 8005832:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8005834:	4628      	mov	r0, r5
 8005836:	f851 703a 	ldr.w	r7, [r1, sl, lsl #3]
 800583a:	4639      	mov	r1, r7
 800583c:	f7fb f8aa 	bl	8000994 <__addsf3>
 8005840:	4639      	mov	r1, r7
 8005842:	4681      	mov	r9, r0
 8005844:	4628      	mov	r0, r5
 8005846:	f7fb f8a3 	bl	8000990 <__aeabi_fsub>
 800584a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800584c:	9004      	str	r0, [sp, #16]
 800584e:	f851 500b 	ldr.w	r5, [r1, fp]
 8005852:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005854:	4628      	mov	r0, r5
 8005856:	f851 300b 	ldr.w	r3, [r1, fp]
 800585a:	4619      	mov	r1, r3
 800585c:	9315      	str	r3, [sp, #84]	; 0x54
 800585e:	f7fb f899 	bl	8000994 <__addsf3>
 8005862:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005864:	4607      	mov	r7, r0
 8005866:	4619      	mov	r1, r3
 8005868:	4628      	mov	r0, r5
 800586a:	f7fb f891 	bl	8000990 <__aeabi_fsub>
 800586e:	4649      	mov	r1, r9
 8005870:	9015      	str	r0, [sp, #84]	; 0x54
 8005872:	4630      	mov	r0, r6
 8005874:	f7fb f88c 	bl	8000990 <__aeabi_fsub>
 8005878:	4649      	mov	r1, r9
 800587a:	4605      	mov	r5, r0
 800587c:	4630      	mov	r0, r6
 800587e:	f7fb f889 	bl	8000994 <__addsf3>
 8005882:	4639      	mov	r1, r7
 8005884:	4606      	mov	r6, r0
 8005886:	4620      	mov	r0, r4
 8005888:	f7fb f882 	bl	8000990 <__aeabi_fsub>
 800588c:	4639      	mov	r1, r7
 800588e:	4681      	mov	r9, r0
 8005890:	4620      	mov	r0, r4
 8005892:	f7fb f87f 	bl	8000994 <__addsf3>
 8005896:	4649      	mov	r1, r9
 8005898:	4607      	mov	r7, r0
 800589a:	4640      	mov	r0, r8
 800589c:	f7fb f87a 	bl	8000994 <__addsf3>
 80058a0:	4649      	mov	r1, r9
 80058a2:	4604      	mov	r4, r0
 80058a4:	4640      	mov	r0, r8
 80058a6:	f7fb f873 	bl	8000990 <__aeabi_fsub>
 80058aa:	4639      	mov	r1, r7
 80058ac:	4680      	mov	r8, r0
 80058ae:	4630      	mov	r0, r6
 80058b0:	f7fb f870 	bl	8000994 <__addsf3>
 80058b4:	9b01      	ldr	r3, [sp, #4]
 80058b6:	4639      	mov	r1, r7
 80058b8:	f843 003a 	str.w	r0, [r3, sl, lsl #3]
 80058bc:	4630      	mov	r0, r6
 80058be:	f7fb f867 	bl	8000990 <__aeabi_fsub>
 80058c2:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 80058c6:	4607      	mov	r7, r0
 80058c8:	4649      	mov	r1, r9
 80058ca:	4628      	mov	r0, r5
 80058cc:	f7fb f860 	bl	8000990 <__aeabi_fsub>
 80058d0:	4629      	mov	r1, r5
 80058d2:	4606      	mov	r6, r0
 80058d4:	4648      	mov	r0, r9
 80058d6:	f7fb f85d 	bl	8000994 <__addsf3>
 80058da:	9902      	ldr	r1, [sp, #8]
 80058dc:	4605      	mov	r5, r0
 80058de:	9807      	ldr	r0, [sp, #28]
 80058e0:	f7fb f960 	bl	8000ba4 <__aeabi_fmul>
 80058e4:	4639      	mov	r1, r7
 80058e6:	4681      	mov	r9, r0
 80058e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80058ea:	f7fb f95b 	bl	8000ba4 <__aeabi_fmul>
 80058ee:	4601      	mov	r1, r0
 80058f0:	4648      	mov	r0, r9
 80058f2:	f7fb f84f 	bl	8000994 <__addsf3>
 80058f6:	4639      	mov	r1, r7
 80058f8:	9f24      	ldr	r7, [sp, #144]	; 0x90
 80058fa:	f847 003a 	str.w	r0, [r7, sl, lsl #3]
 80058fe:	9807      	ldr	r0, [sp, #28]
 8005900:	f7fb f950 	bl	8000ba4 <__aeabi_fmul>
 8005904:	9902      	ldr	r1, [sp, #8]
 8005906:	4607      	mov	r7, r0
 8005908:	980a      	ldr	r0, [sp, #40]	; 0x28
 800590a:	f7fb f94b 	bl	8000ba4 <__aeabi_fmul>
 800590e:	4601      	mov	r1, r0
 8005910:	4638      	mov	r0, r7
 8005912:	f7fb f83d 	bl	8000990 <__aeabi_fsub>
 8005916:	9f2c      	ldr	r7, [sp, #176]	; 0xb0
 8005918:	4621      	mov	r1, r4
 800591a:	f847 003a 	str.w	r0, [r7, sl, lsl #3]
 800591e:	9806      	ldr	r0, [sp, #24]
 8005920:	f7fb f940 	bl	8000ba4 <__aeabi_fmul>
 8005924:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
 8005928:	4607      	mov	r7, r0
 800592a:	4631      	mov	r1, r6
 800592c:	4648      	mov	r0, r9
 800592e:	f7fb f939 	bl	8000ba4 <__aeabi_fmul>
 8005932:	4601      	mov	r1, r0
 8005934:	4638      	mov	r0, r7
 8005936:	f7fb f82d 	bl	8000994 <__addsf3>
 800593a:	4631      	mov	r1, r6
 800593c:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800593e:	f846 003a 	str.w	r0, [r6, sl, lsl #3]
 8005942:	9806      	ldr	r0, [sp, #24]
 8005944:	f7fb f92e 	bl	8000ba4 <__aeabi_fmul>
 8005948:	4621      	mov	r1, r4
 800594a:	4606      	mov	r6, r0
 800594c:	4648      	mov	r0, r9
 800594e:	f7fb f929 	bl	8000ba4 <__aeabi_fmul>
 8005952:	4601      	mov	r1, r0
 8005954:	4630      	mov	r0, r6
 8005956:	f7fb f81b 	bl	8000990 <__aeabi_fsub>
 800595a:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800595c:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800595e:	4641      	mov	r1, r8
 8005960:	f844 003a 	str.w	r0, [r4, sl, lsl #3]
 8005964:	4630      	mov	r0, r6
 8005966:	f7fb f91d 	bl	8000ba4 <__aeabi_fmul>
 800596a:	f8dd 907c 	ldr.w	r9, [sp, #124]	; 0x7c
 800596e:	4604      	mov	r4, r0
 8005970:	4629      	mov	r1, r5
 8005972:	4648      	mov	r0, r9
 8005974:	f7fb f916 	bl	8000ba4 <__aeabi_fmul>
 8005978:	4601      	mov	r1, r0
 800597a:	4620      	mov	r0, r4
 800597c:	f7fb f80a 	bl	8000994 <__addsf3>
 8005980:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8005982:	4629      	mov	r1, r5
 8005984:	f844 003a 	str.w	r0, [r4, sl, lsl #3]
 8005988:	4630      	mov	r0, r6
 800598a:	f7fb f90b 	bl	8000ba4 <__aeabi_fmul>
 800598e:	4641      	mov	r1, r8
 8005990:	4604      	mov	r4, r0
 8005992:	4648      	mov	r0, r9
 8005994:	f7fb f906 	bl	8000ba4 <__aeabi_fmul>
 8005998:	4601      	mov	r1, r0
 800599a:	4620      	mov	r0, r4
 800599c:	f7fa fff8 	bl	8000990 <__aeabi_fsub>
 80059a0:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80059a2:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
 80059a6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80059a8:	4639      	mov	r1, r7
 80059aa:	f845 003a 	str.w	r0, [r5, sl, lsl #3]
 80059ae:	4648      	mov	r0, r9
 80059b0:	f7fa ffee 	bl	8000990 <__aeabi_fsub>
 80059b4:	498c      	ldr	r1, [pc, #560]	; (8005be8 <arm_radix8_butterfly_f32+0x96c>)
 80059b6:	f7fb f8f5 	bl	8000ba4 <__aeabi_fmul>
 80059ba:	4639      	mov	r1, r7
 80059bc:	4604      	mov	r4, r0
 80059be:	4648      	mov	r0, r9
 80059c0:	f7fa ffe8 	bl	8000994 <__addsf3>
 80059c4:	4988      	ldr	r1, [pc, #544]	; (8005be8 <arm_radix8_butterfly_f32+0x96c>)
 80059c6:	f7fb f8ed 	bl	8000ba4 <__aeabi_fmul>
 80059ca:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 80059ce:	9e14      	ldr	r6, [sp, #80]	; 0x50
 80059d0:	4607      	mov	r7, r0
 80059d2:	4641      	mov	r1, r8
 80059d4:	4630      	mov	r0, r6
 80059d6:	f7fa ffdb 	bl	8000990 <__aeabi_fsub>
 80059da:	4983      	ldr	r1, [pc, #524]	; (8005be8 <arm_radix8_butterfly_f32+0x96c>)
 80059dc:	f7fb f8e2 	bl	8000ba4 <__aeabi_fmul>
 80059e0:	4641      	mov	r1, r8
 80059e2:	4681      	mov	r9, r0
 80059e4:	4630      	mov	r0, r6
 80059e6:	f7fa ffd5 	bl	8000994 <__addsf3>
 80059ea:	497f      	ldr	r1, [pc, #508]	; (8005be8 <arm_radix8_butterfly_f32+0x96c>)
 80059ec:	f7fb f8da 	bl	8000ba4 <__aeabi_fmul>
 80059f0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80059f2:	4605      	mov	r5, r0
 80059f4:	4621      	mov	r1, r4
 80059f6:	4630      	mov	r0, r6
 80059f8:	f7fa ffca 	bl	8000990 <__aeabi_fsub>
 80059fc:	4621      	mov	r1, r4
 80059fe:	9002      	str	r0, [sp, #8]
 8005a00:	4630      	mov	r0, r6
 8005a02:	f7fa ffc7 	bl	8000994 <__addsf3>
 8005a06:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8005a0a:	4604      	mov	r4, r0
 8005a0c:	4639      	mov	r1, r7
 8005a0e:	4640      	mov	r0, r8
 8005a10:	f7fa ffbe 	bl	8000990 <__aeabi_fsub>
 8005a14:	4639      	mov	r1, r7
 8005a16:	4606      	mov	r6, r0
 8005a18:	4640      	mov	r0, r8
 8005a1a:	f7fa ffbb 	bl	8000994 <__addsf3>
 8005a1e:	4649      	mov	r1, r9
 8005a20:	4680      	mov	r8, r0
 8005a22:	9803      	ldr	r0, [sp, #12]
 8005a24:	f7fa ffb4 	bl	8000990 <__aeabi_fsub>
 8005a28:	4649      	mov	r1, r9
 8005a2a:	4607      	mov	r7, r0
 8005a2c:	9803      	ldr	r0, [sp, #12]
 8005a2e:	f7fa ffb1 	bl	8000994 <__addsf3>
 8005a32:	4629      	mov	r1, r5
 8005a34:	4681      	mov	r9, r0
 8005a36:	9804      	ldr	r0, [sp, #16]
 8005a38:	f7fa ffaa 	bl	8000990 <__aeabi_fsub>
 8005a3c:	4629      	mov	r1, r5
 8005a3e:	9003      	str	r0, [sp, #12]
 8005a40:	9804      	ldr	r0, [sp, #16]
 8005a42:	f7fa ffa7 	bl	8000994 <__addsf3>
 8005a46:	4601      	mov	r1, r0
 8005a48:	9004      	str	r0, [sp, #16]
 8005a4a:	4620      	mov	r0, r4
 8005a4c:	f7fa ffa2 	bl	8000994 <__addsf3>
 8005a50:	9b04      	ldr	r3, [sp, #16]
 8005a52:	4605      	mov	r5, r0
 8005a54:	4619      	mov	r1, r3
 8005a56:	4620      	mov	r0, r4
 8005a58:	f7fa ff9a 	bl	8000990 <__aeabi_fsub>
 8005a5c:	9903      	ldr	r1, [sp, #12]
 8005a5e:	4604      	mov	r4, r0
 8005a60:	9802      	ldr	r0, [sp, #8]
 8005a62:	f7fa ff97 	bl	8000994 <__addsf3>
 8005a66:	9903      	ldr	r1, [sp, #12]
 8005a68:	9004      	str	r0, [sp, #16]
 8005a6a:	9802      	ldr	r0, [sp, #8]
 8005a6c:	f7fa ff90 	bl	8000990 <__aeabi_fsub>
 8005a70:	4641      	mov	r1, r8
 8005a72:	9003      	str	r0, [sp, #12]
 8005a74:	4648      	mov	r0, r9
 8005a76:	f7fa ff8b 	bl	8000990 <__aeabi_fsub>
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	9002      	str	r0, [sp, #8]
 8005a7e:	4640      	mov	r0, r8
 8005a80:	f7fa ff88 	bl	8000994 <__addsf3>
 8005a84:	4631      	mov	r1, r6
 8005a86:	4681      	mov	r9, r0
 8005a88:	4638      	mov	r0, r7
 8005a8a:	f7fa ff81 	bl	8000990 <__aeabi_fsub>
 8005a8e:	4639      	mov	r1, r7
 8005a90:	4680      	mov	r8, r0
 8005a92:	4630      	mov	r0, r6
 8005a94:	f7fa ff7e 	bl	8000994 <__addsf3>
 8005a98:	4629      	mov	r1, r5
 8005a9a:	4606      	mov	r6, r0
 8005a9c:	9805      	ldr	r0, [sp, #20]
 8005a9e:	f7fb f881 	bl	8000ba4 <__aeabi_fmul>
 8005aa2:	9902      	ldr	r1, [sp, #8]
 8005aa4:	4607      	mov	r7, r0
 8005aa6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005aa8:	f7fb f87c 	bl	8000ba4 <__aeabi_fmul>
 8005aac:	4601      	mov	r1, r0
 8005aae:	4638      	mov	r0, r7
 8005ab0:	f7fa ff70 	bl	8000994 <__addsf3>
 8005ab4:	9a00      	ldr	r2, [sp, #0]
 8005ab6:	9902      	ldr	r1, [sp, #8]
 8005ab8:	f842 000b 	str.w	r0, [r2, fp]
 8005abc:	9805      	ldr	r0, [sp, #20]
 8005abe:	f7fb f871 	bl	8000ba4 <__aeabi_fmul>
 8005ac2:	4629      	mov	r1, r5
 8005ac4:	4607      	mov	r7, r0
 8005ac6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ac8:	f7fb f86c 	bl	8000ba4 <__aeabi_fmul>
 8005acc:	4601      	mov	r1, r0
 8005ace:	4638      	mov	r0, r7
 8005ad0:	f7fa ff5e 	bl	8000990 <__aeabi_fsub>
 8005ad4:	9b01      	ldr	r3, [sp, #4]
 8005ad6:	4621      	mov	r1, r4
 8005ad8:	f843 000b 	str.w	r0, [r3, fp]
 8005adc:	9808      	ldr	r0, [sp, #32]
 8005ade:	f7fb f861 	bl	8000ba4 <__aeabi_fmul>
 8005ae2:	9f20      	ldr	r7, [sp, #128]	; 0x80
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	4649      	mov	r1, r9
 8005ae8:	4638      	mov	r0, r7
 8005aea:	f7fb f85b 	bl	8000ba4 <__aeabi_fmul>
 8005aee:	4601      	mov	r1, r0
 8005af0:	4628      	mov	r0, r5
 8005af2:	f7fa ff4f 	bl	8000994 <__addsf3>
 8005af6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005af8:	4649      	mov	r1, r9
 8005afa:	f843 000b 	str.w	r0, [r3, fp]
 8005afe:	9808      	ldr	r0, [sp, #32]
 8005b00:	f7fb f850 	bl	8000ba4 <__aeabi_fmul>
 8005b04:	4621      	mov	r1, r4
 8005b06:	4605      	mov	r5, r0
 8005b08:	4638      	mov	r0, r7
 8005b0a:	f7fb f84b 	bl	8000ba4 <__aeabi_fmul>
 8005b0e:	4601      	mov	r1, r0
 8005b10:	4628      	mov	r0, r5
 8005b12:	f7fa ff3d 	bl	8000990 <__aeabi_fsub>
 8005b16:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8005b18:	f8dd 9010 	ldr.w	r9, [sp, #16]
 8005b1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8005b1e:	4649      	mov	r1, r9
 8005b20:	f845 000b 	str.w	r0, [r5, fp]
 8005b24:	4638      	mov	r0, r7
 8005b26:	f7fb f83d 	bl	8000ba4 <__aeabi_fmul>
 8005b2a:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8005b2c:	4604      	mov	r4, r0
 8005b2e:	4641      	mov	r1, r8
 8005b30:	4628      	mov	r0, r5
 8005b32:	f7fb f837 	bl	8000ba4 <__aeabi_fmul>
 8005b36:	4601      	mov	r1, r0
 8005b38:	4620      	mov	r0, r4
 8005b3a:	f7fa ff2b 	bl	8000994 <__addsf3>
 8005b3e:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005b40:	4641      	mov	r1, r8
 8005b42:	f843 000b 	str.w	r0, [r3, fp]
 8005b46:	4638      	mov	r0, r7
 8005b48:	f7fb f82c 	bl	8000ba4 <__aeabi_fmul>
 8005b4c:	4649      	mov	r1, r9
 8005b4e:	4604      	mov	r4, r0
 8005b50:	4628      	mov	r0, r5
 8005b52:	f7fb f827 	bl	8000ba4 <__aeabi_fmul>
 8005b56:	4601      	mov	r1, r0
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f7fa ff19 	bl	8000990 <__aeabi_fsub>
 8005b5e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8005b60:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005b64:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8005b66:	f843 000b 	str.w	r0, [r3, fp]
 8005b6a:	4641      	mov	r1, r8
 8005b6c:	4638      	mov	r0, r7
 8005b6e:	f7fb f819 	bl	8000ba4 <__aeabi_fmul>
 8005b72:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8005b74:	4604      	mov	r4, r0
 8005b76:	4631      	mov	r1, r6
 8005b78:	4628      	mov	r0, r5
 8005b7a:	f7fb f813 	bl	8000ba4 <__aeabi_fmul>
 8005b7e:	4601      	mov	r1, r0
 8005b80:	4620      	mov	r0, r4
 8005b82:	f7fa ff07 	bl	8000994 <__addsf3>
 8005b86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b88:	4631      	mov	r1, r6
 8005b8a:	f843 000b 	str.w	r0, [r3, fp]
 8005b8e:	4638      	mov	r0, r7
 8005b90:	f7fb f808 	bl	8000ba4 <__aeabi_fmul>
 8005b94:	4641      	mov	r1, r8
 8005b96:	4604      	mov	r4, r0
 8005b98:	4628      	mov	r0, r5
 8005b9a:	f7fb f803 	bl	8000ba4 <__aeabi_fmul>
 8005b9e:	4601      	mov	r1, r0
 8005ba0:	4620      	mov	r0, r4
 8005ba2:	f7fa fef5 	bl	8000990 <__aeabi_fsub>
 8005ba6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005ba8:	449a      	add	sl, r3
 8005baa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005bac:	f843 000b 	str.w	r0, [r3, fp]
 8005bb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005bb2:	449b      	add	fp, r3
 8005bb4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005bb6:	4553      	cmp	r3, sl
 8005bb8:	f63f adb8 	bhi.w	800572c <arm_radix8_butterfly_f32+0x4b0>
 8005bbc:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8005bbe:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005bc0:	3208      	adds	r2, #8
 8005bc2:	9232      	str	r2, [sp, #200]	; 0xc8
 8005bc4:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	9331      	str	r3, [sp, #196]	; 0xc4
 8005bcc:	f47f ad6f 	bne.w	80056ae <arm_radix8_butterfly_f32+0x432>
 8005bd0:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8005bd2:	9216      	str	r2, [sp, #88]	; 0x58
 8005bd4:	00db      	lsls	r3, r3, #3
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	9337      	str	r3, [sp, #220]	; 0xdc
 8005bda:	4613      	mov	r3, r2
 8005bdc:	f7ff bb5d 	b.w	800529a <arm_radix8_butterfly_f32+0x1e>
 8005be0:	b039      	add	sp, #228	; 0xe4
 8005be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be6:	bf00      	nop
 8005be8:	3f3504f3 	.word	0x3f3504f3

08005bec <__errno>:
 8005bec:	4b01      	ldr	r3, [pc, #4]	; (8005bf4 <__errno+0x8>)
 8005bee:	6818      	ldr	r0, [r3, #0]
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	2000000c 	.word	0x2000000c

08005bf8 <__libc_init_array>:
 8005bf8:	b570      	push	{r4, r5, r6, lr}
 8005bfa:	2500      	movs	r5, #0
 8005bfc:	4e0c      	ldr	r6, [pc, #48]	; (8005c30 <__libc_init_array+0x38>)
 8005bfe:	4c0d      	ldr	r4, [pc, #52]	; (8005c34 <__libc_init_array+0x3c>)
 8005c00:	1ba4      	subs	r4, r4, r6
 8005c02:	10a4      	asrs	r4, r4, #2
 8005c04:	42a5      	cmp	r5, r4
 8005c06:	d109      	bne.n	8005c1c <__libc_init_array+0x24>
 8005c08:	f000 f8c2 	bl	8005d90 <_init>
 8005c0c:	2500      	movs	r5, #0
 8005c0e:	4e0a      	ldr	r6, [pc, #40]	; (8005c38 <__libc_init_array+0x40>)
 8005c10:	4c0a      	ldr	r4, [pc, #40]	; (8005c3c <__libc_init_array+0x44>)
 8005c12:	1ba4      	subs	r4, r4, r6
 8005c14:	10a4      	asrs	r4, r4, #2
 8005c16:	42a5      	cmp	r5, r4
 8005c18:	d105      	bne.n	8005c26 <__libc_init_array+0x2e>
 8005c1a:	bd70      	pop	{r4, r5, r6, pc}
 8005c1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c20:	4798      	blx	r3
 8005c22:	3501      	adds	r5, #1
 8005c24:	e7ee      	b.n	8005c04 <__libc_init_array+0xc>
 8005c26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c2a:	4798      	blx	r3
 8005c2c:	3501      	adds	r5, #1
 8005c2e:	e7f2      	b.n	8005c16 <__libc_init_array+0x1e>
 8005c30:	08018dc4 	.word	0x08018dc4
 8005c34:	08018dc4 	.word	0x08018dc4
 8005c38:	08018dc4 	.word	0x08018dc4
 8005c3c:	08018dc8 	.word	0x08018dc8

08005c40 <memset>:
 8005c40:	4603      	mov	r3, r0
 8005c42:	4402      	add	r2, r0
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d100      	bne.n	8005c4a <memset+0xa>
 8005c48:	4770      	bx	lr
 8005c4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c4e:	e7f9      	b.n	8005c44 <memset+0x4>

08005c50 <sqrtf>:
 8005c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c52:	b08b      	sub	sp, #44	; 0x2c
 8005c54:	4604      	mov	r4, r0
 8005c56:	f000 f845 	bl	8005ce4 <__ieee754_sqrtf>
 8005c5a:	4b20      	ldr	r3, [pc, #128]	; (8005cdc <sqrtf+0x8c>)
 8005c5c:	4606      	mov	r6, r0
 8005c5e:	f993 5000 	ldrsb.w	r5, [r3]
 8005c62:	1c6b      	adds	r3, r5, #1
 8005c64:	d02a      	beq.n	8005cbc <sqrtf+0x6c>
 8005c66:	4621      	mov	r1, r4
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f7fb f961 	bl	8000f30 <__aeabi_fcmpun>
 8005c6e:	4607      	mov	r7, r0
 8005c70:	bb20      	cbnz	r0, 8005cbc <sqrtf+0x6c>
 8005c72:	2100      	movs	r1, #0
 8005c74:	4620      	mov	r0, r4
 8005c76:	f7fb f933 	bl	8000ee0 <__aeabi_fcmplt>
 8005c7a:	b1f8      	cbz	r0, 8005cbc <sqrtf+0x6c>
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	9300      	str	r3, [sp, #0]
 8005c80:	4b17      	ldr	r3, [pc, #92]	; (8005ce0 <sqrtf+0x90>)
 8005c82:	4620      	mov	r0, r4
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	9708      	str	r7, [sp, #32]
 8005c88:	f7fa fbc4 	bl	8000414 <__aeabi_f2d>
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c96:	2300      	movs	r3, #0
 8005c98:	b99d      	cbnz	r5, 8005cc2 <sqrtf+0x72>
 8005c9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c9e:	4668      	mov	r0, sp
 8005ca0:	f000 f873 	bl	8005d8a <matherr>
 8005ca4:	b1a8      	cbz	r0, 8005cd2 <sqrtf+0x82>
 8005ca6:	9b08      	ldr	r3, [sp, #32]
 8005ca8:	b11b      	cbz	r3, 8005cb2 <sqrtf+0x62>
 8005caa:	f7ff ff9f 	bl	8005bec <__errno>
 8005cae:	9b08      	ldr	r3, [sp, #32]
 8005cb0:	6003      	str	r3, [r0, #0]
 8005cb2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cb6:	f7fa fe17 	bl	80008e8 <__aeabi_d2f>
 8005cba:	4606      	mov	r6, r0
 8005cbc:	4630      	mov	r0, r6
 8005cbe:	b00b      	add	sp, #44	; 0x2c
 8005cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cc2:	4610      	mov	r0, r2
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	f7fa fd27 	bl	8000718 <__aeabi_ddiv>
 8005cca:	2d02      	cmp	r5, #2
 8005ccc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005cd0:	d1e5      	bne.n	8005c9e <sqrtf+0x4e>
 8005cd2:	f7ff ff8b 	bl	8005bec <__errno>
 8005cd6:	2321      	movs	r3, #33	; 0x21
 8005cd8:	6003      	str	r3, [r0, #0]
 8005cda:	e7e4      	b.n	8005ca6 <sqrtf+0x56>
 8005cdc:	20000070 	.word	0x20000070
 8005ce0:	08018dbc 	.word	0x08018dbc

08005ce4 <__ieee754_sqrtf>:
 8005ce4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8005ce8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005cec:	b570      	push	{r4, r5, r6, lr}
 8005cee:	4603      	mov	r3, r0
 8005cf0:	4604      	mov	r4, r0
 8005cf2:	d309      	bcc.n	8005d08 <__ieee754_sqrtf+0x24>
 8005cf4:	4601      	mov	r1, r0
 8005cf6:	f7fa ff55 	bl	8000ba4 <__aeabi_fmul>
 8005cfa:	4601      	mov	r1, r0
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	f7fa fe49 	bl	8000994 <__addsf3>
 8005d02:	4604      	mov	r4, r0
 8005d04:	4620      	mov	r0, r4
 8005d06:	bd70      	pop	{r4, r5, r6, pc}
 8005d08:	2a00      	cmp	r2, #0
 8005d0a:	d0fb      	beq.n	8005d04 <__ieee754_sqrtf+0x20>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	da06      	bge.n	8005d1e <__ieee754_sqrtf+0x3a>
 8005d10:	4601      	mov	r1, r0
 8005d12:	f7fa fe3d 	bl	8000990 <__aeabi_fsub>
 8005d16:	4601      	mov	r1, r0
 8005d18:	f7fa fff8 	bl	8000d0c <__aeabi_fdiv>
 8005d1c:	e7f1      	b.n	8005d02 <__ieee754_sqrtf+0x1e>
 8005d1e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8005d22:	ea4f 54e0 	mov.w	r4, r0, asr #23
 8005d26:	d32e      	bcc.n	8005d86 <__ieee754_sqrtf+0xa2>
 8005d28:	3c7f      	subs	r4, #127	; 0x7f
 8005d2a:	07e2      	lsls	r2, r4, #31
 8005d2c:	f04f 0200 	mov.w	r2, #0
 8005d30:	ea4f 0164 	mov.w	r1, r4, asr #1
 8005d34:	4616      	mov	r6, r2
 8005d36:	f04f 0419 	mov.w	r4, #25
 8005d3a:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8005d3e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005d42:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005d46:	bf48      	it	mi
 8005d48:	005b      	lslmi	r3, r3, #1
 8005d4a:	005b      	lsls	r3, r3, #1
 8005d4c:	1835      	adds	r5, r6, r0
 8005d4e:	429d      	cmp	r5, r3
 8005d50:	bfde      	ittt	le
 8005d52:	182e      	addle	r6, r5, r0
 8005d54:	1b5b      	suble	r3, r3, r5
 8005d56:	1812      	addle	r2, r2, r0
 8005d58:	3c01      	subs	r4, #1
 8005d5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005d5e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8005d62:	d1f3      	bne.n	8005d4c <__ieee754_sqrtf+0x68>
 8005d64:	b113      	cbz	r3, 8005d6c <__ieee754_sqrtf+0x88>
 8005d66:	3201      	adds	r2, #1
 8005d68:	f022 0201 	bic.w	r2, r2, #1
 8005d6c:	1054      	asrs	r4, r2, #1
 8005d6e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8005d72:	eb04 54c1 	add.w	r4, r4, r1, lsl #23
 8005d76:	e7c5      	b.n	8005d04 <__ieee754_sqrtf+0x20>
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	3201      	adds	r2, #1
 8005d7c:	0219      	lsls	r1, r3, #8
 8005d7e:	d5fb      	bpl.n	8005d78 <__ieee754_sqrtf+0x94>
 8005d80:	3a01      	subs	r2, #1
 8005d82:	1aa4      	subs	r4, r4, r2
 8005d84:	e7d0      	b.n	8005d28 <__ieee754_sqrtf+0x44>
 8005d86:	2200      	movs	r2, #0
 8005d88:	e7f8      	b.n	8005d7c <__ieee754_sqrtf+0x98>

08005d8a <matherr>:
 8005d8a:	2000      	movs	r0, #0
 8005d8c:	4770      	bx	lr
	...

08005d90 <_init>:
 8005d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d92:	bf00      	nop
 8005d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d96:	bc08      	pop	{r3}
 8005d98:	469e      	mov	lr, r3
 8005d9a:	4770      	bx	lr

08005d9c <_fini>:
 8005d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9e:	bf00      	nop
 8005da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005da2:	bc08      	pop	{r3}
 8005da4:	469e      	mov	lr, r3
 8005da6:	4770      	bx	lr
