// Seed: 1424308744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_3 = 1;
  wire id_9 = 1'b0;
  reg  id_10;
  wire id_11;
  wire id_12;
  always @(*) begin : LABEL_0
    id_10 <= 1;
  end
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wor id_6, id_7, id_8;
  tri1 id_9 = 1;
  wire id_10;
  supply0 id_11 = id_4;
  for (id_12 = 1; 1; id_11 = {id_12, id_9} - id_8) begin : LABEL_0
    always release id_8;
  end
  always @(*);
  assign id_8 = id_4;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7
  );
  initial begin : LABEL_0
    if (!1'b0) assert (1);
  end
  assign id_8 = id_4;
endmodule
