{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694664470805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694664470806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 01:07:50 2023 " "Processing started: Thu Sep 14 01:07:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694664470806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664470806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modulo_Sensores -c Modulo_Sensores " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modulo_Sensores -c Modulo_Sensores" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664470806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694664471459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694664471459 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MDHT11.v(52) " "Verilog HDL information at MDHT11.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "MDHT11.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/MDHT11.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694664484279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdht11.v 1 1 " "Found 1 design units, including 1 entities, in source file mdht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDHT11 " "Found entity 1: MDHT11" {  } { { "MDHT11.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/MDHT11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694664484281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484281 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BaudRateGenerator.v(13) " "Verilog HDL information at BaudRateGenerator.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "BaudRateGenerator.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/BaudRateGenerator.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694664484283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRateGenerator " "Found entity 1: BaudRateGenerator" {  } { { "BaudRateGenerator.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/BaudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694664484284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Rx_module.v(55) " "Verilog HDL information at Rx_module.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "Rx_module.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/Rx_module.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694664484286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_module " "Found entity 1: Rx_module" {  } { { "Rx_module.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/Rx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694664484287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484287 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 controlePC_FPGA.v(23) " "Verilog HDL Expression warning at controlePC_FPGA.v(23): truncated literal to match 3 bits" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1694664484289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlePC_FPGA.v(36) " "Verilog HDL information at controlePC_FPGA.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1694664484289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlepc_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file controlepc_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlePC_FPGA " "Found entity 1: controlePC_FPGA" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694664484290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484290 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "multiplexSensor.v " "Can't analyze file -- file multiplexSensor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694664484299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirecional.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirecional.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirecional " "Found entity 1: bidirecional" {  } { { "bidirecional.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/bidirecional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694664484302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_top " "Found entity 1: mcu_top" {  } { { "mcu_top.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694664484304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexsensor.v 1 1 " "Found 1 design units, including 1 entities, in source file demultiplexsensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexSensor " "Found entity 1: demultiplexSensor" {  } { { "demultiplexSensor.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/demultiplexSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694664484307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Stop_bit packed Rx_module.v(18) " "Verilog HDL Port Declaration warning at Rx_module.v(18): data type declaration for \"Stop_bit\" declares packed dimensions but the port declaration declaration does not" {  } { { "Rx_module.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/Rx_module.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1694664484309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Stop_bit Rx_module.v(5) " "HDL info at Rx_module.v(5): see declaration for object \"Stop_bit\"" {  } { { "Rx_module.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/Rx_module.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694664484309 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlePC_FPGA.v(27) " "Verilog HDL Instantiation warning at controlePC_FPGA.v(27): instance has no name" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694664484310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controlePC_FPGA.v(28) " "Verilog HDL Instantiation warning at controlePC_FPGA.v(28): instance has no name" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694664484310 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mcu_top.v(11) " "Verilog HDL Instantiation warning at mcu_top.v(11): instance has no name" {  } { { "mcu_top.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1694664484310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu_top " "Elaborating entity \"mcu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694664484363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlePC_FPGA controlePC_FPGA:command_unit " "Elaborating entity \"controlePC_FPGA\" for hierarchy \"controlePC_FPGA:command_unit\"" {  } { { "mcu_top.v" "command_unit" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694664484480 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempE controlePC_FPGA.v(36) " "Verilog HDL Always Construct warning at controlePC_FPGA.v(36): inferring latch(es) for variable \"tempE\", which holds its previous value in one or more paths through the always construct" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694664484586 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempR controlePC_FPGA.v(36) " "Verilog HDL Always Construct warning at controlePC_FPGA.v(36): inferring latch(es) for variable \"tempR\", which holds its previous value in one or more paths through the always construct" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1694664484586 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[0\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[0\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484586 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[1\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[1\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484586 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[2\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[2\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484586 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[3\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[3\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484586 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[4\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[4\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484587 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[5\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[5\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484587 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[6\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[6\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484587 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempR\[7\] controlePC_FPGA.v(36) " "Inferred latch for \"tempR\[7\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484587 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[0\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[0\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[1\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[1\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[2\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[2\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[3\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[3\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[4\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[4\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[5\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[5\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[6\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[6\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempE\[7\] controlePC_FPGA.v(36) " "Inferred latch for \"tempE\[7\]\" at controlePC_FPGA.v(36)" {  } { { "controlePC_FPGA.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664484588 "|mcu_top|controlePC_FPGA:command_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRateGenerator controlePC_FPGA:command_unit\|BaudRateGenerator:comb_23 " "Elaborating entity \"BaudRateGenerator\" for hierarchy \"controlePC_FPGA:command_unit\|BaudRateGenerator:comb_23\"" {  } { { "controlePC_FPGA.v" "comb_23" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694664484590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx_module controlePC_FPGA:command_unit\|Rx_module:comb_24 " "Elaborating entity \"Rx_module\" for hierarchy \"controlePC_FPGA:command_unit\|Rx_module:comb_24\"" {  } { { "controlePC_FPGA.v" "comb_24" { Text "C:/Users/wesle/Documents/PBL1-SD/controlePC_FPGA.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694664484686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Rx_module.v(58) " "Verilog HDL assignment warning at Rx_module.v(58): truncated value with size 32 to match size of target (4)" {  } { { "Rx_module.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/Rx_module.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694664484717 "|mcu_top|controlePC_FPGA:command_unit|Rx_module:comb_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Rx_module.v(66) " "Verilog HDL assignment warning at Rx_module.v(66): truncated value with size 32 to match size of target (5)" {  } { { "Rx_module.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/Rx_module.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694664484717 "|mcu_top|controlePC_FPGA:command_unit|Rx_module:comb_24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDHT11 MDHT11:comb_3 " "Elaborating entity \"MDHT11\" for hierarchy \"MDHT11:comb_3\"" {  } { { "mcu_top.v" "comb_3" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694664484718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 MDHT11.v(48) " "Verilog HDL assignment warning at MDHT11.v(48): truncated value with size 32 to match size of target (14)" {  } { { "MDHT11.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/MDHT11.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694664484720 "|MDHT11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MDHT11.v(122) " "Verilog HDL assignment warning at MDHT11.v(122): truncated value with size 32 to match size of target (7)" {  } { { "MDHT11.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/MDHT11.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1694664484720 "|MDHT11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexSensor demultiplexSensor:circuit_locator " "Elaborating entity \"demultiplexSensor\" for hierarchy \"demultiplexSensor:circuit_locator\"" {  } { { "mcu_top.v" "circuit_locator" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694664484720 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MDHT11:comb_3\|low_signal~0 " "Converted tri-state buffer \"MDHT11:comb_3\|low_signal~0\" feeding internal logic into a wire" {  } { { "MDHT11.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/MDHT11.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694664485094 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MDHT11:comb_3\|high_signal~0 " "Converted tri-state buffer \"MDHT11:comb_3\|high_signal~0\" feeding internal logic into a wire" {  } { { "MDHT11.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/MDHT11.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1694664485094 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1694664485094 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1694664485466 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sensor GND pin " "The pin \"sensor\" is fed by GND" {  } { { "mcu_top.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 2 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1694664485473 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1694664485473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694664485489 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wesle/Documents/PBL1-SD/output_files/Modulo_Sensores.map.smsg " "Generated suppressed messages file C:/Users/wesle/Documents/PBL1-SD/output_files/Modulo_Sensores.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664485540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694664485690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694664485690 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "mcu_top.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694664485741 "|mcu_top|rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx " "No output dependent on input pin \"tx\"" {  } { { "mcu_top.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694664485741 "|mcu_top|tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "mcu_top.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694664485741 "|mcu_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "mcu_top.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD/mcu_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694664485741 "|mcu_top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694664485741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694664485741 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694664485741 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1694664485741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694664485741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694664485785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 01:08:05 2023 " "Processing ended: Thu Sep 14 01:08:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694664485785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694664485785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694664485785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694664485785 ""}
