
---------- Begin Simulation Statistics ----------
final_tick                               225521218750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 605459                       # Simulator instruction rate (inst/s)
host_mem_usage                                8875916                       # Number of bytes of host memory used
host_op_rate                                  1227000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   506.81                       # Real time elapsed on the host
host_tick_rate                              444978103                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   306855016                       # Number of instructions simulated
sim_ops                                     621860923                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.225521                       # Number of seconds simulated
sim_ticks                                225521218750                       # Number of ticks simulated
system.cpu.BranchMispred                       995192                       # Number of branch mispredictions
system.cpu.Branches                          88707094                       # Number of branches fetched
system.cpu.committedInsts                   306855016                       # Number of instructions committed
system.cpu.committedOps                     621860923                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000065                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999935                       # Percentage of non-idle cycles
system.cpu.numCycles                        902026551                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               901968230.766919                       # Number of busy cycles
system.cpu.num_cc_register_reads            376051039                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           202221481                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71395141                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11639886                       # Number of float alu accesses
system.cpu.num_fp_insts                      11639886                       # number of float instructions
system.cpu.num_fp_register_reads              9152290                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6817385                       # number of times the floating registers were written
system.cpu.num_func_calls                    12974000                       # number of times a function call or return occured
system.cpu.num_idle_cycles               58320.233081                       # Number of idle cycles
system.cpu.num_int_alu_accesses             610181437                       # Number of integer alu accesses
system.cpu.num_int_insts                    610181437                       # number of integer instructions
system.cpu.num_int_register_reads          1182023119                       # number of times the integer registers were read
system.cpu.num_int_register_writes          482847795                       # number of times the integer registers were written
system.cpu.num_load_insts                   102624573                       # Number of load instructions
system.cpu.num_mem_refs                     137644193                       # number of memory refs
system.cpu.num_store_insts                   35019620                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8898475      1.43%      1.43% # Class of executed instruction
system.cpu.op_class::IntAlu                 471990802     75.90%     77.33% # Class of executed instruction
system.cpu.op_class::IntMult                    91994      0.01%     77.34% # Class of executed instruction
system.cpu.op_class::IntDiv                    287955      0.05%     77.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                  722118      0.12%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1360      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                    11054      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                   829942      0.13%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      348      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    19288      0.00%     77.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                  710190      0.11%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShift                   1227      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              133282      0.02%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              511238      0.08%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  52      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              12935      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::MemRead                 98636844     15.86%     93.73% # Class of executed instruction
system.cpu.op_class::MemWrite                30841359      4.96%     98.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3987729      0.64%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4178261      0.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  621866454                       # Class of executed instruction
system.cpu.predictedBranches                 35359749                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   260                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests      7732790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops       733390                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     15466604                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops        733390                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1137003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2278923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                88707094                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71395366                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            995192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25829839                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25531240                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.843977                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 6486998                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1573                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3673723                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3341511                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           332212                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       435282                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58464569                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     12930797                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     42347185                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        96305                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4489                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     28069708                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196634                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        47955                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1682                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14522                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        47987                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        29530                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      7184073                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      6553114                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3562988                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      1992433                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1895357                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2396377                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1964276                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      1948763                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1528176                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2141191                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1695093                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      9826238                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     12570814                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      5093802                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      1286208                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      1614717                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      1520518                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      2928456                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      3100162                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      2044500                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      2670604                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      1256733                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      4347692                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      4253873                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   102795365                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35188661                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2543968                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        106149                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   412927338                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        342811                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       131830786                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           131830786                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      131832235                       # number of overall hits
system.cpu.l1d.overall_hits::total          131832235                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       6146281                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           6146281                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      6146520                       # number of overall misses
system.cpu.l1d.overall_misses::total          6146520                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  61766345750                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  61766345750                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  61766345750                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  61766345750                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    137977067                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       137977067                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    137978755                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      137978755                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.044546                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.044546                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.044547                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.044547                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 10049.385271                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 10049.385271                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 10048.994512                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 10048.994512                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks        4568653                       # number of writebacks
system.cpu.l1d.writebacks::total              4568653                       # number of writebacks
system.cpu.l1d.demand_mshr_misses::.cpu.data      6146281                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      6146281                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      6146487                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total      6146487                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  60229775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  60229775500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  60240366250                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  60240366250                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.044546                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.044546                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.044547                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.044547                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data  9799.385271                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total  9799.385271                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data  9800.779901                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total  9800.779901                       # average overall mshr miss latency
system.cpu.l1d.replacements                   6145975                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data       97260896                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total           97260896                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      5532535                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          5532535                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  37238193000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  37238193000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    102793431                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      102793431                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.053822                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.053822                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data  6730.765011                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total  6730.765011                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      5532535                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      5532535                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  35855059250                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  35855059250                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.053822                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.053822                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data  6480.765011                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total  6480.765011                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      34569890                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          34569890                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       613746                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          613746                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  24528152750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  24528152750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     35183636                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      35183636                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.017444                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.017444                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 39964.664128                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 39964.664128                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       613746                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       613746                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  24374716250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  24374716250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.017444                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.017444                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 39714.664128                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 39714.664128                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1449                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1449                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          239                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            239                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.141588                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.141588                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          206                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          206                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data     10590750                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total     10590750                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.122038                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.122038                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 51411.407767                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 51411.407767                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.927793                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              137918404                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs              6145975                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                22.440443                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.927793                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999859                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999859                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          490                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1109976527                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1109976527                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       411339852                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           411339852                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      411339852                       # number of overall hits
system.cpu.l1i.overall_hits::total          411339852                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst       1587327                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total           1587327                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst      1587327                       # number of overall misses
system.cpu.l1i.overall_misses::total          1587327                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst  28005632500                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total  28005632500                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst  28005632500                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total  28005632500                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    412927179                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       412927179                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    412927179                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      412927179                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.003844                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.003844                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 17643.266006                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 17643.266006                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 17643.266006                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 17643.266006                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst      1587327                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total      1587327                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst      1587327                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total      1587327                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst  27608800750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total  27608800750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst  27608800750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total  27608800750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 17393.266006                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 17393.266006                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 17393.266006                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 17393.266006                       # average overall mshr miss latency
system.cpu.l1i.replacements                   1586815                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      411339852                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          411339852                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst      1587327                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total          1587327                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst  28005632500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total  28005632500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    412927179                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      412927179                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 17643.266006                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 17643.266006                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst      1587327                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total      1587327                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst  27608800750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total  27608800750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 17393.266006                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 17393.266006                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.891428                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              411963061                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs              1586815                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               259.616314                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.891428                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999788                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999788                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           3305004759                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          3305004759                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 225521218750                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp          7120068                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      5149379                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        3944286                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          613746                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         613746                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq      7120068                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     18438949                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      4761469                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             23200418                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    685768960                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port    101588928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total             787357888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                        1360875                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 37166464                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         9094689                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.080639                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.272281                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               8361299     91.94%     91.94% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                733390      8.06%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           9094689                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        5008814250                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.2                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       3073243500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.4                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy        793663500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.4                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst         1204312                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         5387582                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             6591894                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        1204312                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        5387582                       # number of overall hits
system.l2cache.overall_hits::total            6591894                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst        383015                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        758905                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           1141920                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst       383015                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       758905                       # number of overall misses
system.l2cache.overall_misses::total          1141920                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  23502306250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  42347946750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  65850253000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  23502306250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  42347946750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  65850253000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      1587327                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      6146487                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         7733814                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      1587327                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      6146487                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        7733814                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.241296                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.123470                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.147653                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.241296                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.123470                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.147653                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 61361.320705                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 55801.380608                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 57666.257706                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 61361.320705                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 55801.380608                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 57666.257706                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         580726                       # number of writebacks
system.l2cache.writebacks::total               580726                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst       383015                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       758905                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      1141920                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst       383015                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       758905                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      1141920                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  23406552500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  42158220500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  65564773000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  23406552500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  42158220500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  65564773000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.241296                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.123470                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.147653                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.241296                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.123470                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.147653                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61111.320705                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55551.380608                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57416.257706                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61111.320705                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55551.380608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57416.257706                       # average overall mshr miss latency
system.l2cache.replacements                   1360875                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      4568653                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      4568653                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      4568653                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      4568653                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks       509518                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total       509518                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       172019                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           172019                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       441727                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         441727                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  23593400750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  23593400750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       613746                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       613746                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.719723                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.719723                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 53411.724323                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 53411.724323                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       441727                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       441727                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  23482969000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  23482969000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.719723                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.719723                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 53161.724323                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 53161.724323                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      1204312                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      5215563                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      6419875                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst       383015                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       317178                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       700193                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  23502306250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  18754546000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  42256852250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      1587327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      5532741                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      7120068                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.241296                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.057327                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.098341                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61361.320705                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 59129.403679                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 60350.292348                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst       383015                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       317178                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       700193                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  23406552500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  18675251500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  42081804000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.241296                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.057327                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.098341                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61111.320705                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58879.403679                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60100.292348                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.253843                       # Cycle average of tags in use
system.l2cache.tags.total_refs               12516318                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1360875                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.197258                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   345.984913                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   241.012527                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3506.256403                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.084469                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.058841                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.856020                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999330                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1723                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            248830635                       # Number of tag accesses
system.l2cache.tags.data_accesses           248830635                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    580540.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples    383015.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    749471.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000515774000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         34923                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         34923                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              2873048                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              546102                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      1141920                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      580726                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1141920                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    580726                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    9434                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    186                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.20                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                1141920                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                580726                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  1132360                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      122                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    9695                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   10104                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   33936                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   35016                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   35054                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   35225                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   35119                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   35116                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   35076                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   35078                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   35130                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   35282                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   35174                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   35178                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   35280                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   35122                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   34938                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   34928                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      41                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        34923                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       32.428085                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      35.294288                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          34880     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511           39      0.11%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          34923                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        34923                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.623429                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.592483                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.046848                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             24844     71.14%     71.14% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               345      0.99%     72.13% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              8486     24.30%     96.43% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19               865      2.48%     98.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               215      0.62%     99.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                86      0.25%     99.77% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                47      0.13%     99.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                14      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                13      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27                 1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::29                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::32                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          34923                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                   603776                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 73082880                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              37166464                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     324.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     164.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   225506592250                       # Total gap between requests
system.mem_ctrl.avgGap                      130907.10                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst     24512960                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     47966144                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     37154560                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 108694694.609528839588                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 212690159.559542566538                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 164749730.450807094574                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst       383015                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       758905                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       580726                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst  13735386750                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  23090131250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 5449491706000                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     35861.22                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     30425.59                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   9383929.26                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst     24512960                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     48569920                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       73082880                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst     24512960                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total     24512960                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     37166464                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     37166464                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst       383015                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       758905                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total         1141920                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       580726                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         580726                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     108694695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     215367407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         324062101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    108694695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    108694695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    164802515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        164802515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    164802515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    108694695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    215367407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        488864616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts               1132486                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               580540                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         52632                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         52024                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         52524                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         44707                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4        104449                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5        100118                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         94825                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         65430                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         69679                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         89093                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        83602                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        65340                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        80060                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        56013                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        72530                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        49460                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         38842                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         37731                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         34070                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         30227                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         33475                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         36348                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         35142                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         38770                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         38807                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         36878                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        36420                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        35725                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        36030                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        37002                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        37125                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        37948                       # Per bank write bursts
system.mem_ctrl.dram.totQLat              15591405500                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             5662430000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         36825518000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 13767.42                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            32517.42                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               635591                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              288341                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             56.12                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            49.67                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       789094                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   138.936127                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   101.158709                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   166.339887                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       469095     59.45%     59.45% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       225809     28.62%     88.06% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        41729      5.29%     93.35% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        16680      2.11%     95.47% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639         9607      1.22%     96.68% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         6187      0.78%     97.47% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         4328      0.55%     98.02% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3349      0.42%     98.44% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        12310      1.56%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       789094                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               72479104                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            37154560                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               321.384854                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               164.749730                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.80                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 2.51                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.29                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                53.94                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       2823605820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy       1500782085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      4046302260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     1485638100                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 17802432960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  91359766440                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy   9665607840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   128684135505                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    570.607663                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  24289210250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7530640000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 193701368500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       2810525340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy       1493829645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      4039647780                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1544780700                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 17802432960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  90841615920                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  10101945120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   128634777465                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    570.388801                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  25449450750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7530640000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 192541128000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             700193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       580726                       # Transaction distribution
system.membus.trans_dist::CleanEvict           556277                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441727                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441727                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        700193                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      3420843                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      3420843                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3420843                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port    110249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total    110249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               110249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1141920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1141920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1141920                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 225521218750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           714912250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          570960000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
