

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_125_3'
================================================================
* Date:           Sat Nov 12 19:46:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  4.998 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       75|    65618|  0.375 us|  0.328 ms|   75|  65618|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_125_3  |       73|    65616|        74|          1|          1|  1 ~ 65544|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    463|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     292|    108|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     94|    -|
|Register         |        -|    -|    1011|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1303|    857|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |add_64ns_64ns_64_2_1_U30  |add_64ns_64ns_64_2_1  |        0|   0|  292|  68|    0|
    |mux_42_8_1_1_U31          |mux_42_8_1_1          |        0|   0|    0|  20|    0|
    |mux_42_8_1_1_U32          |mux_42_8_1_1          |        0|   0|    0|  20|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  292| 108|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_505_p2                   |         +|   0|  0|  24|          17|           1|
    |add_ln135_fu_591_p2                   |         +|   0|  0|  14|          13|           8|
    |add_ln138_fu_597_p2                   |         +|   0|  0|  14|          13|           9|
    |add_ln141_fu_603_p2                   |         +|   0|  0|  14|          13|          10|
    |add_ln144_fu_609_p2                   |         +|   0|  0|  12|          12|          10|
    |add_ln147_fu_615_p2                   |         +|   0|  0|  13|          10|           9|
    |add_ln150_fu_621_p2                   |         +|   0|  0|  12|          12|           9|
    |add_ln153_fu_521_p2                   |         +|   0|  0|  20|          15|          15|
    |add_ln162_fu_713_p2                   |         +|   0|  0|  13|          10|           7|
    |add_ln165_fu_708_p2                   |         +|   0|  0|  12|          12|          11|
    |add_ln168_fu_561_p2                   |         +|   0|  0|  20|          15|          15|
    |and_ln134_fu_732_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln137_fu_742_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln140_fu_752_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln143_fu_762_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln146_fu_772_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln149_fu_782_p2                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001             |       and|   0|  0|   2|           1|           1|
    |ap_condition_2009                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op236_writereq_state5    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op238_writereq_state5    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op240_writereq_state5    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op242_writereq_state5    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op244_write_state6       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op245_write_state6       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op246_write_state6       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op247_write_state6       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op585_writeresp_state74  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op587_writeresp_state74  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op589_writeresp_state74  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op591_writeresp_state74  |       and|   0|  0|   2|           1|           1|
    |icmp_ln125_fu_499_p2                  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln128_fu_515_p2                  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln131_fu_642_p2                  |      icmp|   0|  0|  13|          17|          13|
    |icmp_ln134_fu_647_p2                  |      icmp|   0|  0|  13|          17|          14|
    |icmp_ln137_fu_656_p2                  |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln140_fu_665_p2                  |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln143_fu_674_p2                  |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln146_fu_683_p2                  |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln149_fu_692_p2                  |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln158_fu_537_p2                  |      icmp|   0|  0|  13|          17|          12|
    |icmp_ln161_fu_543_p2                  |      icmp|   0|  0|  13|          17|          13|
    |icmp_ln164_fu_549_p2                  |      icmp|   0|  0|  13|          17|          14|
    |icmp_ln167_fu_555_p2                  |      icmp|   0|  0|  13|          17|          16|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_io                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter73    |        or|   0|  0|   2|           1|           1|
    |or_ln149_1_fu_793_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln149_2_fu_799_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln149_3_fu_805_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln149_fu_787_p2                    |        or|   0|  0|   2|           1|           1|
    |select_ln149_1_fu_824_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln149_2_fu_829_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln149_3_fu_834_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln149_4_fu_839_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln149_5_fu_846_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln149_6_fu_853_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln149_fu_819_p3                |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln131_fu_727_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln134_fu_737_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln137_fu_747_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln140_fu_757_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_fu_767_p2                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln146_fu_777_p2                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 463|         405|         396|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   17|         34|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_1_fu_138               |   9|          2|   17|         34|
    |m_axi_gmem_WDATA         |  31|          6|    8|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  94|         20|   47|        126|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln135_reg_945                   |  13|   0|   13|          0|
    |add_ln138_reg_950                   |  13|   0|   13|          0|
    |add_ln141_reg_955                   |  13|   0|   13|          0|
    |add_ln144_reg_960                   |  12|   0|   12|          0|
    |add_ln147_reg_965                   |  10|   0|   10|          0|
    |add_ln150_reg_970                   |  12|   0|   12|          0|
    |add_ln162_reg_1128                  |  10|   0|   10|          0|
    |add_ln165_reg_1123                  |  12|   0|   12|          0|
    |and_ln137_reg_1173                  |   1|   0|    1|          0|
    |and_ln143_reg_1178                  |   1|   0|    1|          0|
    |and_ln149_reg_1183                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |   1|   0|    1|          0|
    |double_1_load_reg_1143              |   8|   0|    8|          0|
    |double_2_load_reg_1148              |   8|   0|    8|          0|
    |i_1_fu_138                          |  17|   0|   17|          0|
    |i_reg_885                           |  17|   0|   17|          0|
    |i_reg_885_pp0_iter1_reg             |  17|   0|   17|          0|
    |icmp_ln125_reg_901                  |   1|   0|    1|          0|
    |icmp_ln128_reg_905                  |   1|   0|    1|          0|
    |icmp_ln131_reg_1007                 |   1|   0|    1|          0|
    |icmp_ln131_reg_1007_pp0_iter3_reg   |   1|   0|    1|          0|
    |icmp_ln134_reg_1018                 |   1|   0|    1|          0|
    |icmp_ln137_reg_1029                 |   1|   0|    1|          0|
    |icmp_ln140_reg_1040                 |   1|   0|    1|          0|
    |icmp_ln143_reg_1051                 |   1|   0|    1|          0|
    |icmp_ln146_reg_1062                 |   1|   0|    1|          0|
    |icmp_ln149_reg_1073                 |   1|   0|    1|          0|
    |icmp_ln158_reg_914                  |   1|   0|    1|          0|
    |icmp_ln161_reg_918                  |   1|   0|    1|          0|
    |icmp_ln164_reg_922                  |   1|   0|    1|          0|
    |icmp_ln167_reg_926                  |   1|   0|    1|          0|
    |int_1_load_reg_1133                 |   8|   0|    8|          0|
    |int_2_load_reg_1138                 |   8|   0|    8|          0|
    |lshr_ln2_reg_930                    |  13|   0|   13|          0|
    |lshr_ln2_reg_930_pp0_iter1_reg      |  13|   0|   13|          0|
    |lshr_ln_reg_909                     |  13|   0|   13|          0|
    |or_ln149_2_reg_1193                 |   1|   0|    1|          0|
    |or_ln149_3_reg_1198                 |   1|   0|    1|          0|
    |or_ln149_reg_1188                   |   1|   0|    1|          0|
    |reg_477                             |  64|   0|   64|          0|
    |select_ln149_6_reg_1238             |   8|   0|    8|          0|
    |string_1_load_1_reg_1158            |   8|   0|    8|          0|
    |string_1_load_reg_1253              |   8|   0|    8|          0|
    |string_2_1_load_1_reg_1088          |   8|   0|    8|          0|
    |string_2_1_load_reg_1208            |   8|   0|    8|          0|
    |string_2_2_load_1_reg_1093          |   8|   0|    8|          0|
    |string_2_2_load_reg_1213            |   8|   0|    8|          0|
    |string_2_3_load_1_reg_1098          |   8|   0|    8|          0|
    |string_2_3_load_reg_1218            |   8|   0|    8|          0|
    |string_2_load_1_reg_1083            |   8|   0|    8|          0|
    |string_2_load_reg_1203              |   8|   0|    8|          0|
    |string_pos_1_load_1_reg_1153        |   8|   0|    8|          0|
    |string_pos_1_load_reg_1258          |   8|   0|    8|          0|
    |string_pos_2_load_1_reg_1163        |   8|   0|    8|          0|
    |string_pos_2_load_reg_1248          |   8|   0|    8|          0|
    |tmp_11_reg_1168                     |   8|   0|    8|          0|
    |tmp_s_reg_1243                      |   8|   0|    8|          0|
    |trunc_ln125_2_reg_935               |  10|   0|   10|          0|
    |trunc_ln125_3_reg_940               |  12|   0|   12|          0|
    |trunc_ln125_reg_1001                |   2|   0|    2|          0|
    |trunc_ln125_reg_1001_pp0_iter3_reg  |   2|   0|    2|          0|
    |zext_ln125_reg_995                  |  17|   0|   64|         47|
    |icmp_ln125_reg_901                  |  64|  32|    1|          0|
    |icmp_ln128_reg_905                  |  64|  32|    1|          0|
    |icmp_ln158_reg_914                  |  64|  32|    1|          0|
    |icmp_ln161_reg_918                  |  64|  32|    1|          0|
    |icmp_ln164_reg_922                  |  64|  32|    1|          0|
    |icmp_ln167_reg_926                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1011| 192|  680|         47|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_125_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_125_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_125_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_125_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_125_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_125_3|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|    8|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|    8|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|   11|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                           gmem|       pointer|
|dst_buff               |   in|   64|     ap_none|                       dst_buff|        scalar|
|int_1_address0         |  out|   13|   ap_memory|                          int_1|         array|
|int_1_ce0              |  out|    1|   ap_memory|                          int_1|         array|
|int_1_q0               |   in|    8|   ap_memory|                          int_1|         array|
|int_2_address0         |  out|   13|   ap_memory|                          int_2|         array|
|int_2_ce0              |  out|    1|   ap_memory|                          int_2|         array|
|int_2_q0               |   in|    8|   ap_memory|                          int_2|         array|
|double_1_address0      |  out|   13|   ap_memory|                       double_1|         array|
|double_1_ce0           |  out|    1|   ap_memory|                       double_1|         array|
|double_1_q0            |   in|    8|   ap_memory|                       double_1|         array|
|double_2_address0      |  out|   13|   ap_memory|                       double_2|         array|
|double_2_ce0           |  out|    1|   ap_memory|                       double_2|         array|
|double_2_q0            |   in|    8|   ap_memory|                       double_2|         array|
|string_pos_1_address0  |  out|   12|   ap_memory|                   string_pos_1|         array|
|string_pos_1_ce0       |  out|    1|   ap_memory|                   string_pos_1|         array|
|string_pos_1_q0        |   in|    8|   ap_memory|                   string_pos_1|         array|
|string_pos_1_address1  |  out|   12|   ap_memory|                   string_pos_1|         array|
|string_pos_1_ce1       |  out|    1|   ap_memory|                   string_pos_1|         array|
|string_pos_1_q1        |   in|    8|   ap_memory|                   string_pos_1|         array|
|string_1_address0      |  out|   10|   ap_memory|                       string_1|         array|
|string_1_ce0           |  out|    1|   ap_memory|                       string_1|         array|
|string_1_q0            |   in|    8|   ap_memory|                       string_1|         array|
|string_1_address1      |  out|   10|   ap_memory|                       string_1|         array|
|string_1_ce1           |  out|    1|   ap_memory|                       string_1|         array|
|string_1_q1            |   in|    8|   ap_memory|                       string_1|         array|
|string_pos_2_address0  |  out|   12|   ap_memory|                   string_pos_2|         array|
|string_pos_2_ce0       |  out|    1|   ap_memory|                   string_pos_2|         array|
|string_pos_2_q0        |   in|    8|   ap_memory|                   string_pos_2|         array|
|string_pos_2_address1  |  out|   12|   ap_memory|                   string_pos_2|         array|
|string_pos_2_ce1       |  out|    1|   ap_memory|                   string_pos_2|         array|
|string_pos_2_q1        |   in|    8|   ap_memory|                   string_pos_2|         array|
|string_2_address0      |  out|   13|   ap_memory|                       string_2|         array|
|string_2_ce0           |  out|    1|   ap_memory|                       string_2|         array|
|string_2_q0            |   in|    8|   ap_memory|                       string_2|         array|
|string_2_address1      |  out|   13|   ap_memory|                       string_2|         array|
|string_2_ce1           |  out|    1|   ap_memory|                       string_2|         array|
|string_2_q1            |   in|    8|   ap_memory|                       string_2|         array|
|string_2_1_address0    |  out|   13|   ap_memory|                     string_2_1|         array|
|string_2_1_ce0         |  out|    1|   ap_memory|                     string_2_1|         array|
|string_2_1_q0          |   in|    8|   ap_memory|                     string_2_1|         array|
|string_2_1_address1    |  out|   13|   ap_memory|                     string_2_1|         array|
|string_2_1_ce1         |  out|    1|   ap_memory|                     string_2_1|         array|
|string_2_1_q1          |   in|    8|   ap_memory|                     string_2_1|         array|
|string_2_2_address0    |  out|   13|   ap_memory|                     string_2_2|         array|
|string_2_2_ce0         |  out|    1|   ap_memory|                     string_2_2|         array|
|string_2_2_q0          |   in|    8|   ap_memory|                     string_2_2|         array|
|string_2_2_address1    |  out|   13|   ap_memory|                     string_2_2|         array|
|string_2_2_ce1         |  out|    1|   ap_memory|                     string_2_2|         array|
|string_2_2_q1          |   in|    8|   ap_memory|                     string_2_2|         array|
|string_2_3_address0    |  out|   13|   ap_memory|                     string_2_3|         array|
|string_2_3_ce0         |  out|    1|   ap_memory|                     string_2_3|         array|
|string_2_3_q0          |   in|    8|   ap_memory|                     string_2_3|         array|
|string_2_3_address1    |  out|   13|   ap_memory|                     string_2_3|         array|
|string_2_3_ce1         |  out|    1|   ap_memory|                     string_2_3|         array|
|string_2_3_q1          |   in|    8|   ap_memory|                     string_2_3|         array|
|icmp_ln34_1            |   in|    1|     ap_none|                    icmp_ln34_1|        scalar|
|output_line_num        |   in|   17|     ap_none|                output_line_num|        scalar|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

