/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 7/19/2021 9:28:18 PM.
 * 
 * @copyright copyright(c) 2021 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_HSCI_H__
#define __ADI_APOLLO_BF_HSCI_H__

/*============= D E F I N E S ==============*/
#define REG_MAIN_CTRL_ADDR                   0x4C000000
#define BF_HSCI_EN_INFO                      0x4C000000, 0x00000100
#define BF_HSCI_RX_LINKUP_MODE_INFO          0x4C000000, 0x00000101
#define BF_HSCI_LPBK_MODE_INFO               0x4C000000, 0x00000102
#define BF_HSCI_RD_AUTO_INC_DIS_INFO         0x4C000000, 0x00000103
#define BF_HSCI_WR_AUTO_INC_DIS_INFO         0x4C000000, 0x00000104
#define BF_HSCI_ERR_IRQ_CLR_INFO             0x4C000000, 0x00000105
#define BF_HSCI_SOFT_RESET_INFO              0x4C000000, 0x00000106
#define BF_HSCI_HARD_RESET_INFO              0x4C000000, 0x00000107

#define REG_MAIN_CTRL2_ADDR                  0x4C000001
#define BF_HSCI_BURST_MODE_INFO              0x4C000001, 0x00000200
#define BF_DIS_SEND_ERR_INFO                 0x4C000001, 0x00000102
#define BF_HSCI_AUTO_LINKUP_INFO             0x4C000001, 0x00000103
#define BF_TXCLK_ADJ_OVERRIDE_INFO           0x4C000001, 0x00000104
#define BF_LINK_ACITVE_INFO                  0x4C000001, 0x00000105
#define BF_HSCI_READ_IN_PROG_INFO            0x4C000001, 0x00000106
#define BF_HSCI_WRITE_IN_PROG_INFO           0x4C000001, 0x00000107

#define REG_RX_CLK_ADJUST_ADDR               0x4C000002
#define BF_HSCI_RXCLK_ADJ_INFO               0x4C000002, 0x00000400
#define BF_HSCI_RXCLK_INV_INFO               0x4C000002, 0x00000104

#define REG_TX_CLK_ADJUST_ADDR               0x4C000003
#define BF_HSCI_TXCLK_ADJ_INFO               0x4C000003, 0x00000400
#define BF_HSCI_TXCLK_INV_INFO               0x4C000003, 0x00000104

#define REG_ERROR_STATUS_ADDR                0x4C000004
#define BF_UNKNOWN_CMD_INFO                  0x4C000004, 0x00000100
#define BF_BAD_PARITY_DET_INFO               0x4C000004, 0x00000101
#define BF_ADDR_SIZE_ERR_INFO                0x4C000004, 0x00000102
#define BF_BYTE_NUM_SIZE_ERR_INFO            0x4C000004, 0x00000103
#define BF_WR_FIFO_FULL_INFO                 0x4C000004, 0x00000104
#define BF_RD_FIFO_FULL_INFO                 0x4C000004, 0x00000105
#define BF_READY_TO_ERR_INFO                 0x4C000004, 0x00000106
#define BF_HRESP_ERR_INFO                    0x4C000004, 0x00000107

#define REG_ERROR_FLAG_DIS_ADDR              0x4C000005
#define BF_UNKNOWN_CMD_DIS_INFO              0x4C000005, 0x00000100
#define BF_BAD_PARITY_DET_DIS_INFO           0x4C000005, 0x00000101
#define BF_ADDR_SIZE_ERR_DIS_INFO            0x4C000005, 0x00000102
#define BF_BYTE_NUM_SIZE_ERR_DIS_INFO        0x4C000005, 0x00000103
#define BF_WR_FIFO_FULL_DIS_INFO             0x4C000005, 0x00000104
#define BF_RD_FIFO_FULL_DIS_INFO             0x4C000005, 0x00000105
#define BF_READY_TO_ERR_DIS_INFO             0x4C000005, 0x00000106
#define BF_HRESP_ERR_DIS_INFO                0x4C000005, 0x00000107

#define REG_HREADY_TO_REG_ADDR               0x4C000006
#define BF_READY_TIME_OUT_CNT_INFO           0x4C000006, 0x00000200
#define BF_HSCI_CTRL_RX_EYE_EN_INFO          0x4C000006, 0x00000102

#define REG_POS_EYE_DIAG_LB_ADDR             0x4C000007
#define BF_HSCI_DIG_EYE_POS_INFO             0x4C000007, 0x00001000

#define REG_POS_EYE_DIAG_HB_ADDR             0x4C000008

#define REG_NEG_EYE_DIAG_LB_ADDR             0x4C000009
#define BF_HSCI_DIG_EYE_NEG_INFO             0x4C000009, 0x00001000

#define REG_NEG_EYE_DIAG_HB_ADDR             0x4C00000A

#define REG_FSM_STATUS_ADDR                  0x4C00000B
#define BF_RXDES_STATE_INFO                  0x4C00000B, 0x00000300
#define BF_TXFIFO_STATE_INFO                 0x4C00000B, 0x00000404

#define REG_AHB_FSM_STATUS_ADDR              0x4C00000C
#define BF_AHB_BUS_STATE_INFO                0x4C00000C, 0x00000300
#define BF_AUTO_LINK_FSM_INFO                0x4C00000C, 0x00000404

#define REG_AUTO_LINK_TABLE_LO_ADDR          0x4C00000D
#define BF_AUTO_LINK_TABLE_INFO              0x4C00000D, 0x00001000

#define REG_AUTO_LINK_TABLE_HI_ADDR          0x4C00000E

#define REG_AUTO_LINK_CNTR_DEF_ADDR          0x4C00000F
#define BF_ACQ_CNTR_DEF_INFO                 0x4C00000F, 0x00000200
#define BF_LPBK_CNTR_DEF_INFO                0x4C00000F, 0x00000202
#define BF_LOCK_FRM_CNTR_DEF_INFO            0x4C00000F, 0x00000204

#define REG_AUTO_LINK_RXCLK_ADJ_ADDR         0x4C000010
#define BF_AUTO_RXCLK_ADJ_INFO               0x4C000010, 0x00000400
#define BF_AUTO_RXCLK_INV_INFO               0x4C000010, 0x00000104

#define REG_AUTO_LINK_TXCLK_ADJ_ADDR         0x4C000011
#define BF_AUTO_TXCLK_ADJ_INFO               0x4C000011, 0x00000400
#define BF_AUTO_TXCLK_INV_INFO               0x4C000011, 0x00000104

#define REG_HSCI_PAD_CTRL_ADDR               0x4C000012
#define BF_HSCI_CTRL_RX_ONCHIP_TERM_INFO     0x4C000012, 0x00000100
#define BF_HSCI_CTRL_RX_PD_INFO              0x4C000012, 0x00000101
#define BF_HSCI_CTRL_TX_LVL_INFO             0x4C000012, 0x00000302
#define BF_HSCI_CTRL_TX_PD_INFO              0x4C000012, 0x00000105
#define BF_HSCI_CTRL_FRNT_END_TX_CK_INV_INFO 0x4C000012, 0x00000106

#define REG_HSCI_AFE_CTRL_ADDR               0x4C000013
#define BF_HSCI_TERM_TRIM_INFO               0x4C000013, 0x00000300
#define BF_HSCI_AC_COUP_ON_INFO              0x4C000013, 0x00000103
#define BF_HSCI_MB_R_TRIM_INFO               0x4C000013, 0x00000304
#define BF_HSCI_PD_MB_INFO                   0x4C000013, 0x00000107

#define REG_HSCI_DFX_CTRL_ADDR               0x4C000014
#define BF_HSCI_RX_TEST_MODE_INFO            0x4C000014, 0x00000100
#define BF_HSCI_TX_TEST_MODE_INFO            0x4C000014, 0x00000101
#define BF_HSCI_TSTMODE_EN_INFO              0x4C000014, 0x00000102
#define BF_HSCI_CLKTST_OUT_INFO              0x4C000014, 0x00000103
#define BF_HSCI_DATATST_OUT_INFO             0x4C000014, 0x00000104
#define BF_HSCI_CLKTST_IN_INFO               0x4C000014, 0x00000105
#define BF_HSCI_DATATST_IN_INFO              0x4C000014, 0x00000106
#define BF_HSCI_RX_TEST_LFSR_ACQ_INFO        0x4C000014, 0x00000107

#define REG_HSCI_RX_BER_ADDR                 0x4C000015
#define BF_HSCI_RX_BER_CNT_INFO              0x4C000015, 0x00002000

#define REG_HSCI_RX_BER2_ADDR                0x4C000016

#define REG_HSCI_RX_BER3_ADDR                0x4C000017

#define REG_HSCI_RX_BER4_ADDR                0x4C000018

#endif /* __ADI_APOLLO_BF_HSCI_H__ */
/*! @} */
