Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug 23 13:34:04 2024
| Host         : DESKTOP-OH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.809        0.000                      0                  138        0.179        0.000                      0                  138        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.809        0.000                      0                  138        0.179        0.000                      0                  138        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.960ns (46.255%)  route 2.277ns (53.745%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    get_tx/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  get_tx/cd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  get_tx/cd_count_reg[3]/Q
                         net (fo=2, routed)           0.808     6.646    get_tx/cd_count[3]
    SLICE_X7Y118         LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.568    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.692 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.364    get_tx/count
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  get_tx/cd_count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.488    get_tx/cd_count[0]_i_2_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.001 r  get_tx/cd_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.001    get_tx/cd_count_reg[0]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.118 r  get_tx/cd_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    get_tx/cd_count_reg[4]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.235 r  get_tx/cd_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    get_tx/cd_count_reg[8]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.558 r  get_tx/cd_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.558    get_tx/cd_count_reg[12]_i_1_n_6
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    15.012    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[13]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.109    15.367    get_tx/cd_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.952ns (46.153%)  route 2.277ns (53.847%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    get_tx/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  get_tx/cd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  get_tx/cd_count_reg[3]/Q
                         net (fo=2, routed)           0.808     6.646    get_tx/cd_count[3]
    SLICE_X7Y118         LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.568    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.692 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.364    get_tx/count
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  get_tx/cd_count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.488    get_tx/cd_count[0]_i_2_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.001 r  get_tx/cd_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.001    get_tx/cd_count_reg[0]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.118 r  get_tx/cd_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    get_tx/cd_count_reg[4]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.235 r  get_tx/cd_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    get_tx/cd_count_reg[8]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.550 r  get_tx/cd_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.550    get_tx/cd_count_reg[12]_i_1_n_4
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    15.012    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[15]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.109    15.367    get_tx/cd_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.876ns (45.168%)  route 2.277ns (54.832%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    get_tx/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  get_tx/cd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  get_tx/cd_count_reg[3]/Q
                         net (fo=2, routed)           0.808     6.646    get_tx/cd_count[3]
    SLICE_X7Y118         LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.568    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.692 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.364    get_tx/count
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  get_tx/cd_count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.488    get_tx/cd_count[0]_i_2_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.001 r  get_tx/cd_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.001    get_tx/cd_count_reg[0]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.118 r  get_tx/cd_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    get_tx/cd_count_reg[4]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.235 r  get_tx/cd_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    get_tx/cd_count_reg[8]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.474 r  get_tx/cd_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.474    get_tx/cd_count_reg[12]_i_1_n_5
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    15.012    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[14]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.109    15.367    get_tx/cd_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.856ns (44.903%)  route 2.277ns (55.097%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.799     5.320    get_tx/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  get_tx/cd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.518     5.838 f  get_tx/cd_count_reg[3]/Q
                         net (fo=2, routed)           0.808     6.646    get_tx/cd_count[3]
    SLICE_X7Y118         LUT4 (Prop_lut4_I3_O)        0.124     6.770 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.568    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.692 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.364    get_tx/count
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.124     8.488 r  get_tx/cd_count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.488    get_tx/cd_count[0]_i_2_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.001 r  get_tx/cd_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.001    get_tx/cd_count_reg[0]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.118 r  get_tx/cd_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    get_tx/cd_count_reg[4]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.235 r  get_tx/cd_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    get_tx/cd_count_reg[8]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.454 r  get_tx/cd_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.454    get_tx/cd_count_reg[12]_i_1_n_7
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    15.012    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[12]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.109    15.367    get_tx/cd_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 1.843ns (44.629%)  route 2.287ns (55.371%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.795     5.316    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     5.834 f  get_tx/cd_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.652    get_tx/cd_count[14]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.776 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.573    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.369    get_tx/count
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.124     8.493 r  get_tx/cd_count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.493    get_tx/cd_count[0]_i_2_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.006 r  get_tx/cd_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    get_tx/cd_count_reg[0]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.123 r  get_tx/cd_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    get_tx/cd_count_reg[4]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.446 r  get_tx/cd_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.446    get_tx/cd_count_reg[8]_i_1_n_6
    SLICE_X6Y119         FDRE                                         r  get_tx/cd_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    15.012    get_tx/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  get_tx/cd_count_reg[9]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y119         FDRE (Setup_fdre_C_D)        0.109    15.367    get_tx/cd_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.835ns (44.521%)  route 2.287ns (55.479%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.795     5.316    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     5.834 f  get_tx/cd_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.652    get_tx/cd_count[14]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.776 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.573    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.369    get_tx/count
    SLICE_X6Y117         LUT2 (Prop_lut2_I1_O)        0.124     8.493 r  get_tx/cd_count[0]_i_2/O
                         net (fo=1, routed)           0.000     8.493    get_tx/cd_count[0]_i_2_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.006 r  get_tx/cd_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    get_tx/cd_count_reg[0]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.123 r  get_tx/cd_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.123    get_tx/cd_count_reg[4]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.438 r  get_tx/cd_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.438    get_tx/cd_count_reg[8]_i_1_n_4
    SLICE_X6Y119         FDRE                                         r  get_tx/cd_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.671    15.012    get_tx/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  get_tx/cd_count_reg[11]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y119         FDRE (Setup_fdre_C_D)        0.109    15.367    get_tx/cd_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.890ns (23.398%)  route 2.914ns (76.602%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.795     5.316    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     5.834 f  get_tx/cd_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.652    get_tx/cd_count[14]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.776 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.573    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.369    get_tx/count
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  get_tx/shift[8]_i_1/O
                         net (fo=9, routed)           0.627     9.120    get_tx/shift[8]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  get_tx/shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.676    15.017    get_tx/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  get_tx/shift_reg[1]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.058    get_tx/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.890ns (23.398%)  route 2.914ns (76.602%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.795     5.316    get_tx/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  get_tx/cd_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     5.834 f  get_tx/cd_count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.652    get_tx/cd_count[14]
    SLICE_X7Y118         LUT4 (Prop_lut4_I0_O)        0.124     6.776 f  get_tx/count[3]_i_4/O
                         net (fo=2, routed)           0.797     7.573    get_tx/count[3]_i_4_n_0
    SLICE_X5Y118         LUT4 (Prop_lut4_I0_O)        0.124     7.697 r  get_tx/count[3]_i_2/O
                         net (fo=14, routed)          0.672     8.369    get_tx/count
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.124     8.493 r  get_tx/shift[8]_i_1/O
                         net (fo=9, routed)           0.627     9.120    get_tx/shift[8]_i_1_n_0
    SLICE_X4Y115         FDRE                                         r  get_tx/shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.676    15.017    get_tx/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  get_tx/shift_reg[2]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.058    get_tx/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.587ns (41.820%)  route 2.208ns (58.180%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.802     5.323    clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  keycodev_reg[8]/Q
                         net (fo=5, routed)           1.004     6.747    uut/Q[8]
    SLICE_X2Y115         LUT6 (Prop_lut6_I4_O)        0.299     7.046 r  uut/keycodev[15]_i_13/O
                         net (fo=1, routed)           0.000     7.046    uut/keycodev[15]_i_13_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.426 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.426    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.668     8.251    uut/data0
    SLICE_X4Y115         LUT6 (Prop_lut6_I5_O)        0.332     8.583 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.535     9.118    uut_n_16
    SLICE_X1Y116         FDRE                                         r  keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.676    15.017    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  keycodev_reg[13]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.058    keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 keycodev_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.587ns (41.820%)  route 2.208ns (58.180%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.802     5.323    clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  keycodev_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.419     5.742 r  keycodev_reg[8]/Q
                         net (fo=5, routed)           1.004     6.747    uut/Q[8]
    SLICE_X2Y115         LUT6 (Prop_lut6_I4_O)        0.299     7.046 r  uut/keycodev[15]_i_13/O
                         net (fo=1, routed)           0.000     7.046    uut/keycodev[15]_i_13_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.426 r  uut/keycodev_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.426    uut/keycodev_reg[15]_i_9_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.583 r  uut/keycodev_reg[15]_i_6/CO[1]
                         net (fo=1, routed)           0.668     8.251    uut/data0
    SLICE_X4Y115         LUT6 (Prop_lut6_I5_O)        0.332     8.583 r  uut/keycodev[15]_i_1/O
                         net (fo=17, routed)          0.535     9.118    uut_n_16
    SLICE_X1Y116         FDRE                                         r  keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.676    15.017    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  keycodev_reg[14]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.058    keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.670     1.554    tx_con/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  tx_con/pbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  tx_con/pbuf_reg[0]/Q
                         net (fo=1, routed)           0.097     1.791    tx_con/pbuf_reg_n_0_[0]
    SLICE_X4Y115         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  tx_con/shift[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    get_tx/D[0]
    SLICE_X4Y115         FDRE                                         r  get_tx/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.942     2.070    get_tx/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  get_tx/shift_reg[1]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.091     1.658    get_tx/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 get_tx/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.669     1.553    get_tx/clk_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  get_tx/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.128     1.681 r  get_tx/shift_reg[8]/Q
                         net (fo=1, routed)           0.054     1.735    tx_con/shift_reg[7][5]
    SLICE_X3Y117         LUT5 (Prop_lut5_I0_O)        0.099     1.834 r  tx_con/shift[7]_i_1/O
                         net (fo=1, routed)           0.000     1.834    get_tx/D[5]
    SLICE_X3Y117         FDRE                                         r  get_tx/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.942     2.070    get_tx/clk_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  get_tx/shift_reg[7]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.091     1.644    get_tx/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 keycodev_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.806%)  route 0.133ns (41.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.670     1.554    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  keycodev_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 f  keycodev_reg[13]/Q
                         net (fo=8, routed)           0.133     1.828    tx_con/Q[13]
    SLICE_X0Y116         LUT3 (Prop_lut3_I0_O)        0.049     1.877 r  tx_con/pbuf[28]_i_1/O
                         net (fo=1, routed)           0.000     1.877    tx_con/O[28]
    SLICE_X0Y116         FDRE                                         r  tx_con/pbuf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.943     2.071    tx_con/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  tx_con/pbuf_reg[28]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.107     1.674    tx_con/pbuf_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keycodev_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.289%)  route 0.133ns (41.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.670     1.554    clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  keycodev_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  keycodev_reg[13]/Q
                         net (fo=8, routed)           0.133     1.828    tx_con/Q[13]
    SLICE_X0Y116         LUT4 (Prop_lut4_I3_O)        0.045     1.873 r  tx_con/pbuf[26]_i_1/O
                         net (fo=1, routed)           0.000     1.873    tx_con/O[26]
    SLICE_X0Y116         FDRE                                         r  tx_con/pbuf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.943     2.071    tx_con/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  tx_con/pbuf_reg[26]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.092     1.659    tx_con/pbuf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.590%)  route 0.175ns (48.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.670     1.554    get_tx/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 f  get_tx/running_reg/Q
                         net (fo=17, routed)          0.175     1.869    tx_con/shift_reg[5]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.045     1.914 r  tx_con/shift[5]_i_1/O
                         net (fo=1, routed)           0.000     1.914    get_tx/D[4]
    SLICE_X4Y116         FDRE                                         r  get_tx/shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.941     2.069    get_tx/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  get_tx/shift_reg[5]/C
                         clock pessimism             -0.482     1.587    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.092     1.679    get_tx/shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.189ns (47.038%)  route 0.213ns (52.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  keycodev_reg[2]/Q
                         net (fo=8, routed)           0.213     1.908    tx_con/Q[2]
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.048     1.956 r  tx_con/pbuf[6]_i_1/O
                         net (fo=1, routed)           0.000     1.956    tx_con/O[6]
    SLICE_X6Y115         FDRE                                         r  tx_con/pbuf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.942     2.070    tx_con/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  tx_con/pbuf_reg[6]/C
                         clock pessimism             -0.482     1.588    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.131     1.719    tx_con/pbuf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 get_tx/cd_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.668     1.552    get_tx/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  get_tx/cd_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  get_tx/cd_count_reg[0]/Q
                         net (fo=3, routed)           0.079     1.795    get_tx/cd_count[0]
    SLICE_X6Y117         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.924 r  get_tx/cd_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.924    get_tx/cd_count_reg[0]_i_1_n_6
    SLICE_X6Y117         FDRE                                         r  get_tx/cd_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.940     2.068    get_tx/clk_IBUF_BUFG
    SLICE_X6Y117         FDRE                                         r  get_tx/cd_count_reg[1]/C
                         clock pessimism             -0.516     1.552    
    SLICE_X6Y117         FDRE (Hold_fdre_C_D)         0.134     1.686    get_tx/cd_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 keycodev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.639%)  route 0.213ns (53.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  keycodev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  keycodev_reg[2]/Q
                         net (fo=8, routed)           0.213     1.908    tx_con/Q[2]
    SLICE_X6Y115         LUT3 (Prop_lut3_I1_O)        0.045     1.953 r  tx_con/pbuf[4]_i_1/O
                         net (fo=1, routed)           0.000     1.953    tx_con/O[4]
    SLICE_X6Y115         FDRE                                         r  tx_con/pbuf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.942     2.070    tx_con/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  tx_con/pbuf_reg[4]/C
                         clock pessimism             -0.482     1.588    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.121     1.709    tx_con/pbuf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 keycodev_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.189ns (45.911%)  route 0.223ns (54.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  keycodev_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  keycodev_reg[11]/Q
                         net (fo=8, routed)           0.223     1.918    tx_con/Q[11]
    SLICE_X6Y115         LUT4 (Prop_lut4_I1_O)        0.048     1.966 r  tx_con/pbuf[17]_i_1/O
                         net (fo=1, routed)           0.000     1.966    tx_con/O[17]
    SLICE_X6Y115         FDRE                                         r  tx_con/pbuf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.942     2.070    tx_con/clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  tx_con/pbuf_reg[17]/C
                         clock pessimism             -0.482     1.588    
    SLICE_X6Y115         FDRE (Hold_fdre_C_D)         0.131     1.719    tx_con/pbuf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 keycodev_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.462%)  route 0.179ns (48.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.671     1.555    clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  keycodev_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  keycodev_reg[5]/Q
                         net (fo=8, routed)           0.179     1.875    tx_con/Q[5]
    SLICE_X0Y115         LUT4 (Prop_lut4_I3_O)        0.049     1.924 r  tx_con/pbuf[9]_i_1/O
                         net (fo=1, routed)           0.000     1.924    tx_con/O[9]
    SLICE_X0Y115         FDRE                                         r  tx_con/pbuf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.944     2.072    tx_con/clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  tx_con/pbuf_reg[9]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.107     1.675    tx_con/pbuf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y117   get_tx/cd_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y119   get_tx/cd_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y119   get_tx/cd_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y120   get_tx/cd_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y120   get_tx/cd_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y120   get_tx/cd_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y120   get_tx/cd_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y117   get_tx/cd_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   keycodev_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   keycodev_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   keycodev_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   keycodev_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   keycodev_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   keycodev_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   keycodev_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   keycodev_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119   get_tx/cd_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y119   get_tx/cd_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   get_tx/cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   get_tx/cd_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   get_tx/cd_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120   get_tx/cd_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118   get_tx/cd_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118   get_tx/cd_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118   get_tx/cd_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y118   get_tx/cd_count_reg[7]/C



