Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 17:32:10 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_2_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_2_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806081218) to (Rev. 1806081730)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 17:32:10 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_1_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806081218) to (Rev. 1806081730)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 17:32:10 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_1 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806081218) to (Rev. 1806081730)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 17:32:10 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806081218) to (Rev. 1806081730)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 12:19:02 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_2_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806041144) to (Rev. 1806081218)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_2_0'. These changes may impact your design.


-Upgraded port 'in_r_TDATA' width 32 differs from original width 64

-Upgraded port 'in_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'in_r_TSTRB' width 4 differs from original width 8

-Upgraded port 'out_r_TDATA' width 32 differs from original width 64

-Upgraded port 'out_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'out_r_TSTRB' width 4 differs from original width 8

-Upgraded port 's_axi_CONTROL_BUS_ARADDR' width 11 differs from original width 12

-Upgraded port 's_axi_CONTROL_BUS_AWADDR' width 11 differs from original width 12







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 12:19:02 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_1_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806041144) to (Rev. 1806081218)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_1_0'. These changes may impact your design.


-Upgraded port 'in_r_TDATA' width 32 differs from original width 64

-Upgraded port 'in_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'in_r_TSTRB' width 4 differs from original width 8

-Upgraded port 'out_r_TDATA' width 32 differs from original width 64

-Upgraded port 'out_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'out_r_TSTRB' width 4 differs from original width 8

-Upgraded port 's_axi_CONTROL_BUS_ARADDR' width 11 differs from original width 12

-Upgraded port 's_axi_CONTROL_BUS_AWADDR' width 11 differs from original width 12







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 12:19:02 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_0_1 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806041144) to (Rev. 1806081218)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_0_1'. These changes may impact your design.


-Upgraded port 'in_r_TDATA' width 32 differs from original width 64

-Upgraded port 'in_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'in_r_TSTRB' width 4 differs from original width 8

-Upgraded port 'out_r_TDATA' width 32 differs from original width 64

-Upgraded port 'out_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'out_r_TSTRB' width 4 differs from original width 8

-Upgraded port 's_axi_CONTROL_BUS_ARADDR' width 11 differs from original width 12

-Upgraded port 's_axi_CONTROL_BUS_AWADDR' width 11 differs from original width 12







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Jun  8 12:19:02 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1806041144) to (Rev. 1806081218)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_0_0'. These changes may impact your design.


-Upgraded port 'in_r_TDATA' width 32 differs from original width 64

-Upgraded port 'in_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'in_r_TSTRB' width 4 differs from original width 8

-Upgraded port 'out_r_TDATA' width 32 differs from original width 64

-Upgraded port 'out_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'out_r_TSTRB' width 4 differs from original width 8

-Upgraded port 's_axi_CONTROL_BUS_ARADDR' width 11 differs from original width 12

-Upgraded port 's_axi_CONTROL_BUS_AWADDR' width 11 differs from original width 12


