

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_16_6_4_0_0_ap_fixed_27_10_5_3_0_config13_s'
================================================================
* Date:           Sun Aug 31 21:53:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.599 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      470|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     16|        0|       80|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       18|     -|
|Register             |        -|      -|      433|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     16|      433|      568|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+---+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |mul_16ns_10ns_25_1_1_U4890  |mul_16ns_10ns_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16ns_10ns_25_1_1_U4892  |mul_16ns_10ns_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16ns_10ns_25_1_1_U4893  |mul_16ns_10ns_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16ns_11ns_26_1_1_U4886  |mul_16ns_11ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16ns_11ns_26_1_1_U4895  |mul_16ns_11ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_16ns_12s_28_1_1_U4896   |mul_16ns_12s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_12s_28_1_1_U4898   |mul_16ns_12s_28_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_13s_29_1_1_U4885   |mul_16ns_13s_29_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_13s_29_1_1_U4889   |mul_16ns_13s_29_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_13s_29_1_1_U4891   |mul_16ns_13s_29_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_9ns_24_1_1_U4884   |mul_16ns_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_9ns_24_1_1_U4887   |mul_16ns_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_9ns_24_1_1_U4888   |mul_16ns_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_9ns_24_1_1_U4894   |mul_16ns_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_9ns_24_1_1_U4897   |mul_16ns_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16ns_9ns_24_1_1_U4899   |mul_16ns_9ns_24_1_1   |        0|   1|  0|   5|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |Total                       |                      |        0|  16|  0|  80|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln58_3873_fu_1385_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln58_3874_fu_1395_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln58_3875_fu_1405_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln58_3876_fu_1415_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_3877_fu_1421_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_3878_fu_1427_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_3879_fu_1433_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_3880_fu_1489_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_3881_fu_1439_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln58_3882_fu_1496_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_3883_fu_1445_p2   |         +|   0|  0|  31|          24|          24|
    |add_ln58_3884_fu_1455_p2   |         +|   0|  0|  30|          23|          23|
    |add_ln58_3885_fu_1465_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln58_3886_fu_1505_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_3887_fu_1511_p2   |         +|   0|  0|  27|          27|          27|
    |add_ln58_fu_1375_p2        |         +|   0|  0|  30|          23|          18|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 470|         412|         408|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   27|         54|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   28|         56|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln58_3877_reg_1597            |  27|   0|   27|          0|
    |add_ln58_3879_reg_1602            |  27|   0|   27|          0|
    |add_ln58_3881_reg_1607            |  26|   0|   26|          0|
    |add_ln58_3885_reg_1612            |  25|   0|   25|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_return_preg                    |  27|   0|   27|          0|
    |lshr_ln42_2_reg_1587              |  22|   0|   22|          0|
    |lshr_ln42_3_reg_1592              |  22|   0|   22|          0|
    |lshr_ln42_cast_cast_reg_1577      |  22|   0|   22|          0|
    |p_read1026_reg_1542               |  16|   0|   16|          0|
    |p_read1127_reg_1537               |  16|   0|   16|          0|
    |p_read1228_reg_1532               |  16|   0|   16|          0|
    |p_read1329_reg_1527               |  16|   0|   16|          0|
    |p_read1430_reg_1522               |  16|   0|   16|          0|
    |p_read420_reg_1572                |  16|   0|   16|          0|
    |p_read521_reg_1567                |  16|   0|   16|          0|
    |p_read622_reg_1562                |  16|   0|   16|          0|
    |p_read723_reg_1557                |  16|   0|   16|          0|
    |p_read824_reg_1552                |  16|   0|   16|          0|
    |p_read824_reg_1552_pp0_iter1_reg  |  16|   0|   16|          0|
    |p_read925_reg_1547                |  16|   0|   16|          0|
    |p_read_458_reg_1517               |  16|   0|   16|          0|
    |trunc_ln_reg_1582                 |  23|   0|   23|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 433|   0|  433|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|ap_return    |  out|   27|  ap_ctrl_hs|  dense_latency<ap_ufixed<16, 6, 4, 0, 0>, ap_fixed<27, 10, 5, 3, 0>, config13>|  return value|
|p_read       |   in|   16|     ap_none|                                                                         p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                                        p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                                        p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|                                                                        p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|                                                                        p_read4|        scalar|
|p_read5      |   in|   16|     ap_none|                                                                        p_read5|        scalar|
|p_read6      |   in|   16|     ap_none|                                                                        p_read6|        scalar|
|p_read7      |   in|   16|     ap_none|                                                                        p_read7|        scalar|
|p_read8      |   in|   16|     ap_none|                                                                        p_read8|        scalar|
|p_read9      |   in|   16|     ap_none|                                                                        p_read9|        scalar|
|p_read10     |   in|   16|     ap_none|                                                                       p_read10|        scalar|
|p_read11     |   in|   16|     ap_none|                                                                       p_read11|        scalar|
|p_read12     |   in|   16|     ap_none|                                                                       p_read12|        scalar|
|p_read13     |   in|   16|     ap_none|                                                                       p_read13|        scalar|
|p_read14     |   in|   16|     ap_none|                                                                       p_read14|        scalar|
|p_read15     |   in|   16|     ap_none|                                                                       p_read15|        scalar|
+-------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

