#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  1 19:40:22 2021
# Process ID: 14080
# Current directory: C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.runs/synth_1
# Command line: vivado.exe -log SevenSegmentDisplayTopTest.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SevenSegmentDisplayTopTest.tcl
# Log file: C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.runs/synth_1/SevenSegmentDisplayTopTest.vds
# Journal file: C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SevenSegmentDisplayTopTest.tcl -notrace
Command: synth_design -top SevenSegmentDisplayTopTest -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 847.117 ; gain = 178.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDisplayTopTest' [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/new/SevenSegmentDisplayTopTest.v:10]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDisplayController' [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/SevenSegmentDisplayController.v:10]
INFO: [Synth 8-6157] synthesizing module 'PixelClock' [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/PixelClock.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PixelClock' (1#1) [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/PixelClock.v:16]
INFO: [Synth 8-6157] synthesizing module 'PixelController' [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/PixelController.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/PixelController.v:34]
INFO: [Synth 8-226] default block is never used [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/PixelController.v:61]
INFO: [Synth 8-226] default block is never used [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/PixelController.v:80]
INFO: [Synth 8-6155] done synthesizing module 'PixelController' (2#1) [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/PixelController.v:14]
INFO: [Synth 8-6157] synthesizing module 'AdMux' [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:13]
INFO: [Synth 8-226] default block is never used [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:23]
WARNING: [Synth 8-567] referenced signal 'd0' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
WARNING: [Synth 8-567] referenced signal 'd1' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
WARNING: [Synth 8-567] referenced signal 'd2' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
WARNING: [Synth 8-567] referenced signal 'd3' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
WARNING: [Synth 8-567] referenced signal 'd4' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
WARNING: [Synth 8-567] referenced signal 'd5' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
WARNING: [Synth 8-567] referenced signal 'd6' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
WARNING: [Synth 8-567] referenced signal 'd7' should be on the sensitivity list [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'AdMux' (3#1) [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/AdMux.v:13]
INFO: [Synth 8-6157] synthesizing module 'HexToSevenSeg' [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/HexToSevenSeg.v:13]
INFO: [Synth 8-226] default block is never used [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/HexToSevenSeg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HexToSevenSeg' (4#1) [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/HexToSevenSeg.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDisplayController' (5#1) [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/imports/SevenSegmentDisplayCode/SevenSegmentDisplayController.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDisplayTopTest' (6#1) [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/sources_1/new/SevenSegmentDisplayTopTest.v:10]
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[15] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[13] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[12] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[11] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[9] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[7] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[4] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[3] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 910.883 ; gain = 241.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 910.883 ; gain = 241.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 910.883 ; gain = 241.773
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/constrs_1/new/NEXYS4DDR.xdc]
Finished Parsing XDC File [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/constrs_1/new/NEXYS4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.srcs/constrs_1/new/NEXYS4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SevenSegmentDisplayTopTest_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SevenSegmentDisplayTopTest_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 994.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 994.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 994.227 ; gain = 325.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 994.227 ; gain = 325.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 994.227 ; gain = 325.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PresentState_reg' in module 'PixelController'
INFO: [Synth 8-5544] ROM "Annode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PresentState_reg' using encoding 'sequential' in module 'PixelController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 994.227 ; gain = 325.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PixelClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module PixelController 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module HexToSevenSeg 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[15] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[13] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[12] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[11] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[10] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[9] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[8] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[7] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[6] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[5] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[4] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[3] driven by constant 1
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design SevenSegmentDisplayTopTest has port LED[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 994.227 ; gain = 325.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1001.766 ; gain = 332.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1001.840 ; gain = 332.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1011.938 ; gain = 342.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     1|
|4     |LUT2   |    66|
|5     |LUT3   |    16|
|6     |FDCE   |    36|
|7     |IBUF   |     2|
|8     |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------------+------+
|      |Instance |Module                        |Cells |
+------+---------+------------------------------+------+
|1     |top      |                              |   173|
|2     |  zero   |SevenSegmentDisplayController |   139|
|3     |    four |HexToSevenSeg                 |     1|
|4     |    one  |PixelClock                    |   118|
|5     |    two  |PixelController               |    20|
+------+---------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1027.738 ; gain = 275.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1027.738 ; gain = 358.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1049.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1049.688 ; gain = 653.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1049.688 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OAkun/Documents/GitHub/FPGADivision/FloatingPointDivisionNexys4DDR/FPFPGA/SevenSegmentDisplay/SevenSegmentDisplay.runs/synth_1/SevenSegmentDisplayTopTest.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SevenSegmentDisplayTopTest_utilization_synth.rpt -pb SevenSegmentDisplayTopTest_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  1 19:41:09 2021...
