<root><simulation><result_generated_time />2023-05-13 01:36:15<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'OY_8']}, {'Row': ['OX_4', 'OY_8']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [896, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 14), ('OY', 2)]], [[('C', 16)], []], [], []]<I />[[], [[('C', 16), ('OY', 2)], [('OX', 14), ('OY', 2)]], [], []]<O />[[[('C', 16)], []], [[('OY', 2)], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 6), ('C', 2), ('OY', 2)], [('C', 12), ('K', 4), ('OY', 2)], []]<I />[[('K', 4), ('K', 6), ('C', 2), ('OY', 2), ('C', 12), ('K', 4)], [('OY', 2)], []]<O />[[('K', 4), ('K', 6), ('C', 2), ('OY', 2), ('C', 12)], [('K', 4), ('OY', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [56.0, 2, 2, 1], 'I': [1.0, 96.0, 1.0, 1.0], 'O': [16.0, 24, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 294912, 294912], 'I': [384, 688128, 688128], 'O': [384, 172032, 172032], 'O_partial': [384, 0, 0], 'O_final': [0, 172032, 172032]}<actual_mem_utilization_individual />{'W': [0.75, 0.01, 0.0], 'I': [0.75, 0.02, 0.0], 'O': [0.75, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.03, 0.0], 'I': [0.75, 0.03, 0.0], 'O': [0.75, 0.03, 0.0]}<effective_mem_size_bit />{'W': [384, 294912, 294912], 'I': [384, 688128, 688128], 'O': [384, 43008, 172032], 'O_partial': [384, 0, 0], 'O_final': [0, 43008, 172032]}<total_unit_count />{'W': [896, 16, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 56, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [896, 896, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [56.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[147456, 73728], [73728, 36864], [36864, 0]]<I />[[301056, 75264], [75264, 75264], [75264, 0]]<O />[[(432768, 451584), (18816, 0)], [(0, 18816), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(432768, 451584), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (18816, 0)], [(0, 18816), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[18432, 9216], [1152, 576], [144, 0]]<I />[[37632, 9408], [1176, 1176], [294, 0]]<O />[[(54096, 56448), (2352, 0)], [(0, 294), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([54096, 56448], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [2352, 0]), ([0, 294], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />1032192</mac_count></basic_info><energy><total_energy />15847424.1<mem_energy_breakdown><W />[9.6, 174.8, 191.8]<I />[16.1, 233.1, 391.6]<O />[39.5, 58.3, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />51609.6<total />15846211.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7234<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.8267<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />11148<latency_cycle_without_data_loading />9216<ideal_computing_cycle />9216<data_loading><load_cycle_total />1932<load_cycle_individual />{'W': [12, 576, 0], 'I': [672, 1344, 0]}<load_cycle_combined />{'W': 576, 'I': 1344}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-9215], [-3990, -3420], [-9216, -9216]], 'I': [[-9215], [-1146, -480], [-9216, -9216]], 'O': [[-9216], [-720, -432], [-8880, -9132]]}<mem_stall_cycle_shared />{'W': [[-9215], [-3990, 0], [0, 0]], 'I': [[-9215], [-1146, 0], [0, 0]], 'O': [[-9216], [-720, -432], [-8880, -9132]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 294912, 294912], 'I': [384, 688128, 688128], 'O': [384, 172032, 172032], 'O_partial': [384, 0, 0], 'O_final': [0, 172032, 172032]}<data_size_each_level_total />{'W': [6144, 294912, 294912], 'I': [344064, 688128, 688128], 'O': [21504, 172032, 172032]}<loop_cycles_each_level />{'W': [96, 9216, 9216], 'I': [4608, 9216, 9216], 'O': [1152, 9216, 9216]}<top_ir_loop_size />{'W': [2, 2, 1], 'I': [4, 1, 1], 'O': [12, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [64.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.1], [74.7, 74.7], [74.7, 74.7]], 'O': [[8.0, 0.3], [18.7, 18.7], [18.7, 18.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [128.0, 64.0], [64.0, 32.0]], 'I': [[8.0, 0.3], [298.7, 74.7], [74.7, 74.7]], 'O': [[8.0, 4.0], [224.0, 18.7], [18.7, 18.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [128.0, 32.0], [32.0, 0]], 'I': [[8.0, 0.3], [298.7, 74.7], [74.7, 0]], 'O': [[8.0, 4.0], [224.0, 18.7], [18.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [445.3, 330.7], [106.7, 18.7]], 'I': [[8.0, 0.3], [445.3, 330.7], [106.7, 18.7]], 'O': [[8.0, 4.0], [445.3, 330.7], [106.7, 18.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9216], [48, 96, 96], [9216, 9216, 1]], 'I': [[1, 1, 9216], [1152, 4608, 2], [9216, 9216, 1]], 'O': [[1, 1, 9216], [96, 1152, 8], [9216, 9216, 1]]}<trans_time_real />{'W': [[0, 1, 9216], [[6, 96, 96], [12, 96, 96]], [[576, 9216, 1], [144, 9216, 1]]], 'I': [[0, 1, 9216], [[6, 4608, 2], [672, 4608, 2]], [[1344, 9216, 1], [336, 9216, 1]]], 'O': [[0, 1, 9216], [[6, 1152, 8], [42, 1152, 8]], [[336, 9216, 1], [84, 9216, 1]]]}<single_stall_cycle />{'W': [[-1], [-42, -36], [-8640, -9072]], 'I': [[-1], [-1146, -480], [-7872, -8880]], 'O': [[-1], [-90, -54], [-8880, -9132]]}<single_stall_count />{'W': [9215, 95, 0], 'I': [9215, 1, 0], 'O': [9216, 8, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [336, 0]}, 1: {'W': [1140, 0], 'I': [672, 0], 'O': [336, 336]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9216, -9216], [-8880, -9216]], 1: [[-7404, -9216], [-8880, -8880]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>