{"vcs1":{"timestamp_begin":1699775807.784186615, "rt":1.86, "ut":0.59, "st":0.27}}
{"vcselab":{"timestamp_begin":1699775809.735029922, "rt":1.33, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1699775811.143404971, "rt":0.33, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699775807.086028536}
{"VCS_COMP_START_TIME": 1699775807.086028536}
{"VCS_COMP_END_TIME": 1699776033.006289763}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331428}}
{"stitch_vcselab": {"peak_mem": 223480}}
