<dec f='linux/include/linux/clk-provider.h' l='725' type='int clk_hw_register(struct device * dev, struct clk_hw * hw)'/>
<use f='linux/drivers/clk/clk-composite.c' l='305' u='c' c='clk_hw_register_composite'/>
<use f='linux/drivers/clk/clk-divider.c' l='475' u='c' c='_register_divider'/>
<use f='linux/drivers/clk/clk-fixed-factor.c' l='97' u='c' c='clk_hw_register_fixed_factor'/>
<use f='linux/drivers/clk/clk-fixed-rate.c' l='85' u='c' c='clk_hw_register_fixed_rate_with_accuracy'/>
<use f='linux/drivers/clk/clk-fractional-divider.c' l='163' u='c' c='clk_hw_register_fractional_divider'/>
<use f='linux/drivers/clk/clk-gate.c' l='160' u='c' c='clk_hw_register_gate'/>
<use f='linux/drivers/clk/clk-gpio.c' l='125' u='c' c='clk_register_gpio'/>
<use f='linux/drivers/clk/clk-mux.c' l='160' u='c' c='clk_hw_register_mux_table'/>
<def f='linux/drivers/clk/clk.c' l='2767' ll='2770' type='int clk_hw_register(struct device * dev, struct clk_hw * hw)'/>
<dec f='linux/drivers/clk/clk.c' l='2771' type='int clk_hw_register(struct device * , struct clk_hw * )'/>
<use f='linux/drivers/clk/clk.c' l='2771' c='clk_hw_register'/>
<use f='linux/drivers/clk/clk.c' l='2771' u='a'/>
<use f='linux/drivers/clk/clk.c' l='2771' u='a'/>
<use f='linux/drivers/clk/clk.c' l='2942' u='c' c='devm_clk_hw_register'/>
<doc f='linux/drivers/clk/clk.c' l='2757'>/**
 * clk_hw_register - register a clk_hw and return an error code
 * @dev: device that is registering this clock
 * @hw: link to hardware-specific clock data
 *
 * clk_hw_register is the primary interface for populating the clock tree with
 * new clock nodes. It returns an integer equal to zero indicating success or
 * less than zero indicating failure. Drivers must test for an error code after
 * calling clk_hw_register().
 */</doc>
