Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\mcu_subsystem.qsys --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\mcu_subsystem --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Demo/mcu_subsystem.qsys
Progress: Reading input file
Progress: Adding ad9144_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_core
Progress: Adding ad9144_dacfifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_dacfifo
Progress: Adding ad9144_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_dma
Progress: Adding ad9144_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_jesd204
Progress: Adding ad9144_upack [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_upack
Progress: Adding ad9680_adcfifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_adcfifo
Progress: Adding ad9680_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_core
Progress: Adding ad9680_cpack [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_cpack
Progress: Adding ad9680_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_dma
Progress: Adding ad9680_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_jesd204
Progress: Adding avl_adxcfg_0 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_0
Progress: Adding avl_adxcfg_1 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_1
Progress: Adding avl_adxcfg_2 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_2
Progress: Adding avl_adxcfg_3 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_3
Progress: Adding bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_0
Progress: Adding bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_1
Progress: Adding bridge_2 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_2
Progress: Adding bridge_3 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_3
Progress: Adding clk100_in [altera_generic_component 1.0]
Progress: Parameterizing module clk100_in
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding dbg_reset_out [altera_generic_component 1.0]
Progress: Parameterizing module dbg_reset_out
Progress: Adding fmc_gpio [altera_generic_component 1.0]
Progress: Parameterizing module fmc_gpio
Progress: Adding fmc_i2c [altera_generic_component 1.0]
Progress: Parameterizing module fmc_i2c
Progress: Adding fmc_spi [altera_generic_component 1.0]
Progress: Parameterizing module fmc_spi
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding jtag_uart_0 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mcu_subsystem_cpu_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_cpu_0
Progress: Adding mcu_subsystem_ram_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_ram_0
Progress: Adding phy_interlaken_0 [altera_generic_component 1.0]
Progress: Parameterizing module phy_interlaken_0
Progress: Adding phy_interlaken_1 [altera_generic_component 1.0]
Progress: Parameterizing module phy_interlaken_1
Progress: Adding qspi_controller2_0 [altera_generic_component 1.0]
Progress: Parameterizing module qspi_controller2_0
Progress: Adding refclk_emif [altera_generic_component 1.0]
Progress: Parameterizing module refclk_emif
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding sdram [altera_generic_component 1.0]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_generic_component 1.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_generic_component 1.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: mcu_subsystem.ad9144_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9144_core.if_tx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9144_dma: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: mcu_subsystem.ad9680_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9680_core.if_rx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9680_dma: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: mcu_subsystem.mcu_subsystem_cpu_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: mcu_subsystem.phy_interlaken_0.phy_data_ctrl: Warnings found in IP parameterization.
Component Instantiation Warning: mcu_subsystem.phy_interlaken_1.phy_data_ctrl: Warnings found in IP parameterization.
Info: mcu_subsystem.ad9680_jesd204.link_data/ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: mcu_subsystem.ad9144_core.dac_ch_0/ad9144_upack.dac_ch_0: dac_ch_0 has a data_valid signal, but dac_ch_0 does not.
Warning: mcu_subsystem.ad9144_core.dac_ch_1/ad9144_upack.dac_ch_1: dac_ch_1 has a data_valid signal, but dac_ch_1 does not.
Warning: mcu_subsystem.ad9144_core.if_tx_data: ad9144_core.if_tx_data does not have an associated reset
Warning: mcu_subsystem.ad9680_core.if_rx_data: ad9680_core.if_rx_data does not have an associated reset
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\mcu_subsystem.qsys --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\mcu_subsystem --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Demo/mcu_subsystem.qsys
Progress: Reading input file
Progress: Adding ad9144_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_core
Progress: Adding ad9144_dacfifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_dacfifo
Progress: Adding ad9144_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_dma
Progress: Adding ad9144_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_jesd204
Progress: Adding ad9144_upack [altera_generic_component 1.0]
Progress: Parameterizing module ad9144_upack
Progress: Adding ad9680_adcfifo [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_adcfifo
Progress: Adding ad9680_core [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_core
Progress: Adding ad9680_cpack [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_cpack
Progress: Adding ad9680_dma [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_dma
Progress: Adding ad9680_jesd204 [altera_generic_component 1.0]
Progress: Parameterizing module ad9680_jesd204
Progress: Adding avl_adxcfg_0 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_0
Progress: Adding avl_adxcfg_1 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_1
Progress: Adding avl_adxcfg_2 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_2
Progress: Adding avl_adxcfg_3 [altera_generic_component 1.0]
Progress: Parameterizing module avl_adxcfg_3
Progress: Adding bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_0
Progress: Adding bridge_1 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_1
Progress: Adding bridge_2 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_2
Progress: Adding bridge_3 [altera_generic_component 1.0]
Progress: Parameterizing module bridge_3
Progress: Adding clk100_in [altera_generic_component 1.0]
Progress: Parameterizing module clk100_in
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding dbg_reset_out [altera_generic_component 1.0]
Progress: Parameterizing module dbg_reset_out
Progress: Adding fmc_gpio [altera_generic_component 1.0]
Progress: Parameterizing module fmc_gpio
Progress: Adding fmc_i2c [altera_generic_component 1.0]
Progress: Parameterizing module fmc_i2c
Progress: Adding fmc_spi [altera_generic_component 1.0]
Progress: Parameterizing module fmc_spi
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding jtag_uart_0 [altera_generic_component 1.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mcu_subsystem_cpu_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_cpu_0
Progress: Adding mcu_subsystem_ram_0 [altera_generic_component 1.0]
Progress: Parameterizing module mcu_subsystem_ram_0
Progress: Adding phy_interlaken_0 [altera_generic_component 1.0]
Progress: Parameterizing module phy_interlaken_0
Progress: Adding phy_interlaken_1 [altera_generic_component 1.0]
Progress: Parameterizing module phy_interlaken_1
Progress: Adding qspi_controller2_0 [altera_generic_component 1.0]
Progress: Parameterizing module qspi_controller2_0
Progress: Adding refclk_emif [altera_generic_component 1.0]
Progress: Parameterizing module refclk_emif
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding sdram [altera_generic_component 1.0]
Progress: Parameterizing module sdram
Progress: Adding timer_0 [altera_generic_component 1.0]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_generic_component 1.0]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: mcu_subsystem.ad9144_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9144_core.if_tx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9144_dma: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: mcu_subsystem.ad9680_core: Warnings found in IP parameterization.
Warning: mcu_subsystem.ad9680_core.if_rx_data: Interface must have an associated reset
Component Instantiation Warning: mcu_subsystem.ad9680_dma: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: mcu_subsystem.mcu_subsystem_cpu_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: mcu_subsystem.phy_interlaken_0.phy_data_ctrl: Warnings found in IP parameterization.
Component Instantiation Warning: mcu_subsystem.phy_interlaken_1.phy_data_ctrl: Warnings found in IP parameterization.
Info: mcu_subsystem.ad9680_jesd204.link_data/ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: mcu_subsystem.ad9144_core.dac_ch_0/ad9144_upack.dac_ch_0: dac_ch_0 has a data_valid signal, but dac_ch_0 does not.
Warning: mcu_subsystem.ad9144_core.dac_ch_1/ad9144_upack.dac_ch_1: dac_ch_1 has a data_valid signal, but dac_ch_1 does not.
Warning: mcu_subsystem.ad9144_core.if_tx_data: ad9144_core.if_tx_data does not have an associated reset
Warning: mcu_subsystem.ad9680_core.if_rx_data: ad9680_core.if_rx_data does not have an associated reset
Info: mcu_subsystem: "Transforming system: mcu_subsystem"
Info: Inserting clock-crossing logic between cmd_demux.src33 and cmd_mux_033.sink0
Info: Inserting clock-crossing logic between cmd_demux.src34 and cmd_mux_034.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_033.sink1
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_034.sink1
Info: Inserting clock-crossing logic between rsp_demux_033.src0 and rsp_mux.sink33
Info: Inserting clock-crossing logic between rsp_demux_033.src1 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_034.src0 and rsp_mux.sink34
Info: Inserting clock-crossing logic between rsp_demux_034.src1 and rsp_mux_001.sink3
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has address signal 6 bit wide, but the slave is 4 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_2.m0 and slave qspi_controller2_0.avl_csr because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master bridge_3.m0 and slave qspi_controller2_0.avl_mem because the master has burstcount signal 1 bit wide, but the slave is 7 bit wide.
Info: Interconnect is inserted between master bridge_3.m0 and slave qspi_controller2_0.avl_mem because the master has address signal 27 bit wide, but the slave is 25 bit wide.
Info: Interconnect is inserted between master bridge_3.m0 and slave qspi_controller2_0.avl_mem because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_3.m0 and slave qspi_controller2_0.avl_mem because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux.src3 and rsp_mux_003.sink0
Info: Interconnect is inserted between master bridge_1.m0 and slave sdram.ctrl_mmr_slave_0 because the master has burstcount signal 3 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master bridge_1.m0 and slave sdram.ctrl_mmr_slave_0 because the master has address signal 12 bit wide, but the slave is 10 bit wide.
Info: Interconnect is inserted between master bridge_1.m0 and slave sdram.ctrl_mmr_slave_0 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master bridge_1.m0 and slave sdram.ctrl_mmr_slave_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: mcu_subsystem: "Naming system components in system: mcu_subsystem"
Info: mcu_subsystem: "Processing generation queue"
Info: mcu_subsystem: "Generating: mcu_subsystem"
Warning: mcu_subsystem: "No matching role found for ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
Warning: mcu_subsystem: "No matching role found for ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
Info: mcu_subsystem: "Generating: mcu_subsystem_axi_ad9144_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_util_dacfifo_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_axi_dmac_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_adi_jesd204_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_util_upack_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_util_adcfifo_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_axi_ad9680_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_util_cpack_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_axi_dmac_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_adi_jesd204_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_avl_adxcfg_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_avl_adxcfg_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_avl_adxcfg_2"
Info: mcu_subsystem: "Generating: mcu_subsystem_avl_adxcfg_3"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_2"
Info: mcu_subsystem: "Generating: mcu_subsystem_mm_clock_crossing_bridge_3"
Info: mcu_subsystem: "Generating: mcu_subsystem_clock_bridge_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_clock_in"
Info: mcu_subsystem: "Generating: mcu_subsystem_reset_bridge_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_pio_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_i2c_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_spi_0"
Info: mcu_subsystem: "Generating: iopll_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_jtag_uart_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_cpu_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_ram_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_generic_quad_spi_controller2_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_clock_bridge_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_reset_in"
Info: mcu_subsystem: "Generating: ddr_controller"
Info: mcu_subsystem: "Generating: mcu_subsystem_timer_0"
Info: mcu_subsystem: "Generating: mcu_subsystem_timer_1"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_q5f7jgy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_wtppfva"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_j2xn3na"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_74snbbq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_mm_interconnect_181_msgqzrq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_irq_mapper_181_43i4jbq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_irq_clock_crosser_181_76b3i7y"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_adapter_181_tcpvwli"
Info: mcu_subsystem: "Generating: altera_reset_controller"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_master_translator_181_mhudjri"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_slave_translator_181_5aswt6a"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_master_agent_181_t5eyqrq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_lzb6xva"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_cjz4tcy"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xeicdsa"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_44tcbhi"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_7zdt4xa"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_zistpsi"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_3q7djni"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_nogt7iy"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_alt_hiconnect_sc_fifo_wr: "Generating: my_alt_hiconnect_sc_fifo_wr"
Info: my_alt_hiconnect_sc_fifo_rd: "Generating: my_alt_hiconnect_sc_fifo_rd"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_slave_agent_181_a7g37xa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_sc_fifo_181_oywqgnq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_ee6k3mq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_6pajplq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_hz37auy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_so6waca"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_qymmudq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_6dgegba"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_oquouni"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_jw2r2mq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_qksylaq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_hrbnvmy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_ibufqxi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_dim2hry"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_dmy35ka"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_4klxsha"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_hcxscka"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_axl2rvy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_tmckweq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_handshake_clock_crosser_181_fhlvllq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_zgvppxy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_lkikq2q"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_4vpstda"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_sfxnfsa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_ldjaady"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_handshake_clock_crosser_181_s4fsrsy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_yss7bmy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_zsg6cwi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_ud26doi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_dguxxjy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_4utwfty"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_handshake_clock_crosser_181_qqgw6ti"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_master_ni_181_dp4ifgy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_zdcveqy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_4ysa7ei"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_vqbjw3i"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_burst_adapter_181_h2pzzaa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_ob3nmpq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_63gmzdi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_7js57by"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_a5jdj5q"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_u3sjqoa"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_i4mdiuy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_crghnli"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_width_adapter_181_6y3zrmi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_avalon_st_handshake_clock_crosser_181_5mlowwi"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_4odvxei"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_router_181_le6mfpq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_burst_adapter_181_hzntqzy"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_demultiplexer_181_jzg3qvq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_yl4sxki"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_multiplexer_181_ge7ugkq"
Info: mcu_subsystem: "Generating: mcu_subsystem_timing_adapter_181_zzc755a"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_fcctrji"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_axi_slave_ni_181_xcad3li"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_traffic_limiter_181_vriu4gq"
Info: mcu_subsystem: "Generating: mcu_subsystem_altera_merlin_traffic_limiter_181_qrkzg4q"
Info: mcu_subsystem: "Generating: mcu_subsystem_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: mcu_subsystem: Done "mcu_subsystem" with 129 modules, 178 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
