<InterfaceSummary>
<RtlPorts>
<name>input_V</name>
<CType>
<TypeName>ap_fixed 8 8 0 0 0</TypeName>
<TypeWidth>8</TypeWidth>
<PhysicalWidth>60</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer14_out_0_V</name>
<CType>
<TypeName>ap_fixed 7 2 0 0 0</TypeName>
<TypeWidth>7</TypeWidth>
<PhysicalWidth>7</PhysicalWidth>
</CType>
<CFractionWidth>5</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer14_out_1_V</name>
<CType>
<TypeName>ap_fixed 7 2 0 0 0</TypeName>
<TypeWidth>7</TypeWidth>
<PhysicalWidth>7</PhysicalWidth>
</CType>
<CFractionWidth>5</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer14_out_2_V</name>
<CType>
<TypeName>ap_fixed 7 2 0 0 0</TypeName>
<TypeWidth>7</TypeWidth>
<PhysicalWidth>7</PhysicalWidth>
</CType>
<CFractionWidth>5</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer14_out_3_V</name>
<CType>
<TypeName>ap_fixed 7 2 0 0 0</TypeName>
<TypeWidth>7</TypeWidth>
<PhysicalWidth>7</PhysicalWidth>
</CType>
<CFractionWidth>5</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>const_size_in_1</name>
<CType>
<TypeName>unsigned short</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>const_size_out_1</name>
<CType>
<TypeName>unsigned short</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

