$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module priority_encoder_8to3_testbench $end
  $var wire 8 # test_data_in [7:0] $end
  $var wire 3 $ encoded_result [2:0] $end
  $var wire 1 % valid_result $end
  $scope module DUT $end
   $var wire 8 # data_in [7:0] $end
   $var wire 3 $ encoded_out [2:0] $end
   $var wire 1 % valid_out $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 & i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b000 $
0%
b00000000000000000000000000000000 &
#10
b00000001 #
1%
#20
b00000010 #
b001 $
b00000000000000000000000000000001 &
#30
b00000100 #
b010 $
b00000000000000000000000000000010 &
#40
b00001000 #
b011 $
b00000000000000000000000000000011 &
#50
b00010000 #
b100 $
b00000000000000000000000000000100 &
#60
b00100000 #
b101 $
b00000000000000000000000000000101 &
#70
b01000000 #
b110 $
b00000000000000000000000000000110 &
#80
b10000000 #
b111 $
b00000000000000000000000000000111 &
#90
b10000001 #
b00000000000000000000000000001000 &
#100
b00101010 #
b101 $
#110
b11111111 #
b111 $
#120
b01100000 #
b110 $
#130
b00011100 #
b100 $
#140
b00000110 #
b010 $
#150
