<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p533" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_533{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_533{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_533{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_533{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#t5_533{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_533{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_533{left:70px;bottom:1037px;letter-spacing:-0.12px;}
#t8_533{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_533{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_533{left:70px;bottom:937px;letter-spacing:0.13px;}
#tb_533{left:152px;bottom:937px;letter-spacing:0.16px;word-spacing:0.02px;}
#tc_533{left:70px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#td_533{left:70px;bottom:897px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#te_533{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tf_533{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_533{left:70px;bottom:804px;letter-spacing:0.13px;}
#th_533{left:152px;bottom:804px;letter-spacing:0.16px;word-spacing:0.01px;}
#ti_533{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#tj_533{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_533{left:70px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_533{left:70px;bottom:730px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#tm_533{left:70px;bottom:680px;letter-spacing:-0.09px;}
#tn_533{left:156px;bottom:680px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#to_533{left:70px;bottom:656px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_533{left:70px;bottom:639px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_533{left:70px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_533{left:70px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_533{left:70px;bottom:581px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_533{left:70px;bottom:557px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_533{left:70px;bottom:540px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_533{left:335px;bottom:547px;}
#tw_533{left:350px;bottom:540px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tx_533{left:70px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_533{left:70px;bottom:506px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_533{left:70px;bottom:490px;letter-spacing:-0.16px;}
#t10_533{left:70px;bottom:440px;letter-spacing:-0.09px;}
#t11_533{left:156px;bottom:440px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t12_533{left:70px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_533{left:70px;bottom:399px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#t14_533{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_533{left:70px;bottom:365px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t16_533{left:70px;bottom:348px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_533{left:70px;bottom:324px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_533{left:70px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t19_533{left:70px;bottom:290px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1a_533{left:70px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1b_533{left:70px;bottom:216px;letter-spacing:-0.09px;}
#t1c_533{left:156px;bottom:216px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1d_533{left:70px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1e_533{left:70px;bottom:175px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_533{left:70px;bottom:158px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_533{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_533{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_533{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_533{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_533{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_533{font-size:11px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts533" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg533Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg533" style="-webkit-user-select: none;"><object width="935" height="1210" data="533/533.svg" type="image/svg+xml" id="pdf533" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_533" class="t s1_533">Vol. 3B </span><span id="t2_533" class="t s1_533">15-37 </span>
<span id="t3_533" class="t s2_533">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_533" class="t s3_533">For previous automatic thermal monitoring mechanisms, software controlled mechanisms that changed processor </span>
<span id="t5_533" class="t s3_533">operating parameters to impact changes in thermal conditions. Software did not have native access to the native </span>
<span id="t6_533" class="t s3_533">thermal condition of the processor; nor could software alter the trigger condition that initiated software program </span>
<span id="t7_533" class="t s3_533">control. </span>
<span id="t8_533" class="t s3_533">The fourth mechanism (listed above) provides access to an on-die digital thermal sensor using a model-specific </span>
<span id="t9_533" class="t s3_533">register and uses an interrupt mechanism to alert software to initiate digital thermal monitoring. </span>
<span id="ta_533" class="t s4_533">15.8.1 </span><span id="tb_533" class="t s4_533">Catastrophic Shutdown Detector </span>
<span id="tc_533" class="t s3_533">P6 family processors introduced a thermal sensor that acts as a catastrophic shutdown detector. This catastrophic </span>
<span id="td_533" class="t s3_533">shutdown detector was also implemented in Pentium 4, Intel Xeon and Pentium M processors. It is always enabled. </span>
<span id="te_533" class="t s3_533">When processor core temperature reaches a factory preset level, the sensor trips and processor execution is halted </span>
<span id="tf_533" class="t s3_533">until after the next reset cycle. </span>
<span id="tg_533" class="t s4_533">15.8.2 </span><span id="th_533" class="t s4_533">Thermal Monitor </span>
<span id="ti_533" class="t s3_533">Pentium 4, Intel Xeon and Pentium M processors introduced a second temperature sensor that is factory-calibrated </span>
<span id="tj_533" class="t s3_533">to trip when the processor’s core temperature crosses a level corresponding to the recommended thermal design </span>
<span id="tk_533" class="t s3_533">envelop. The trip-temperature of the second sensor is calibrated below the temperature assigned to the cata- </span>
<span id="tl_533" class="t s3_533">strophic shutdown detector. </span>
<span id="tm_533" class="t s5_533">15.8.2.1 </span><span id="tn_533" class="t s5_533">Thermal Monitor 1 </span>
<span id="to_533" class="t s3_533">The Pentium 4 processor uses the second temperature sensor in conjunction with a mechanism called Thermal </span>
<span id="tp_533" class="t s3_533">Monitor 1 (TM1) to control the core temperature of the processor. TM1 controls the processor’s temperature by </span>
<span id="tq_533" class="t s3_533">modulating the duty cycle of the processor clock. Modulation of duty cycles is processor model specific. Note that </span>
<span id="tr_533" class="t s3_533">the processors STPCLK# pin is not used here; the stop-clock circuitry is controlled internally. </span>
<span id="ts_533" class="t s3_533">Support for TM1 is indicated by CPUID.1:EDX.TM[bit 29] = 1. </span>
<span id="tt_533" class="t s3_533">TM1 is enabled by setting the thermal-monitor enable flag (bit 3) in IA32_MISC_ENABLE; see Chapter 2, “Model- </span>
<span id="tu_533" class="t s3_533">Specific Registers (MSRs)‚” in the Intel </span>
<span id="tv_533" class="t s6_533">® </span>
<span id="tw_533" class="t s3_533">64 and IA-32 Architectures Software Developer’s Manual, Volume 4. </span>
<span id="tx_533" class="t s3_533">Following a power-up or reset, the flag is cleared, disabling TM1. BIOS is required to enable only one automatic </span>
<span id="ty_533" class="t s3_533">thermal monitoring modes. Operating systems and applications must not disable the operation of these mecha- </span>
<span id="tz_533" class="t s3_533">nisms. </span>
<span id="t10_533" class="t s5_533">15.8.2.2 </span><span id="t11_533" class="t s5_533">Thermal Monitor 2 </span>
<span id="t12_533" class="t s3_533">An additional automatic thermal protection mechanism, called Thermal Monitor 2 (TM2), was introduced in the </span>
<span id="t13_533" class="t s3_533">Intel Pentium M processor and also incorporated in newer models of the Pentium 4 processor family. Intel Core Duo </span>
<span id="t14_533" class="t s3_533">and Solo processors, and Intel Core 2 Duo processor family all support TM1 and TM2. TM2 controls the core </span>
<span id="t15_533" class="t s3_533">temperature of the processor by reducing the operating frequency and voltage of the processor and offers a higher </span>
<span id="t16_533" class="t s3_533">performance level for a given level of power reduction than TM1. </span>
<span id="t17_533" class="t s3_533">TM2 is triggered by the same temperature sensor as TM1. The mechanism to enable TM2 may be implemented </span>
<span id="t18_533" class="t s3_533">differently across various IA-32 processor families with different CPUID signatures in the family encoding value, </span>
<span id="t19_533" class="t s3_533">but will be uniform within an IA-32 processor family. </span>
<span id="t1a_533" class="t s3_533">Support for TM2 is indicated by CPUID.1:ECX.TM2[bit 8] = 1. </span>
<span id="t1b_533" class="t s5_533">15.8.2.3 </span><span id="t1c_533" class="t s5_533">Two Methods for Enabling TM2 </span>
<span id="t1d_533" class="t s3_533">On processors with CPUID family/model/stepping signature encoded as 0x69n or 0x6Dn (early Pentium M proces- </span>
<span id="t1e_533" class="t s3_533">sors), TM2 is enabled if the TM_SELECT flag (bit 16) of the MSR_THERM2_CTL register is set to 1 (Figure 15-25) </span>
<span id="t1f_533" class="t s3_533">and bit 3 of the IA32_MISC_ENABLE register is set to 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
