# Advanced Projects

This folder contains advanced digital design projects implemented in Verilog.

## Projects

- **alu.v** — Arithmetic Logic Unit  
- **moore.v** — Moore Finite State Machine  
- **mealy.v** — Mealy Finite State Machine  

## Testbenches

Testbenches are located in the `testbenches/` folder to verify functionality.

## Simulation

Simulate these designs using ModelSim or QuestaSim.
