# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LMS.srcs/sources_1/ip/xn_noise_rom/sim/xn_noise_rom.v" \
"../../../../LMS.srcs/sources_1/ip/xn_rom/sim/xn_rom.v" \
"../../../../LMS.srcs/sources_1/new/data_source.v" \
"../../../../LMS.srcs/sim_1/new/data_source_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
