Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 10 12:03:13 2022
| Host         : DESKTOP-SAQKVM2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Atelier2_bd_wrapper_timing_summary_routed.rpt -pb Atelier2_bd_wrapper_timing_summary_routed.pb -rpx Atelier2_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Atelier2_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.911        0.000                      0                18084        0.053        0.000                      0                17972        0.538        0.000                       0                  6750  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 10.000}       20.000          50.000          
sys_clock                           {0.000 4.000}        8.000           125.000         
  clk_out1_Atelier2_bd_clk_wiz_0_0  {0.000 6.734}        13.468          74.250          
    CLKFBIN                         {0.000 6.734}        13.468          74.250          
    PixelClkIO                      {0.000 6.734}        13.468          74.250          
    SerialClkIO                     {0.000 1.347}        2.694           371.250         
  clkfbout_Atelier2_bd_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               10.389        0.000                      0                 1175        0.053        0.000                      0                 1175        9.020        0.000                       0                   598  
sys_clock                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_Atelier2_bd_clk_wiz_0_0        3.911        0.000                      0                16752        0.057        0.000                      0                16752        3.734        0.000                       0                  6126  
    CLKFBIN                                                                                                                                                                          12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                       11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                       0.538        0.000                       0                    10  
  clkfbout_Atelier2_bd_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Atelier2_bd_clk_wiz_0_0  clk_fpga_0                             58.483        0.000                      0                   36                                                                        
clk_fpga_0                        clk_out1_Atelier2_bd_clk_wiz_0_0       12.004        0.000                      0                   76                                                                        
clk_out1_Atelier2_bd_clk_wiz_0_0  PixelClkIO                              7.658        0.000                      0                   38        0.085        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_Atelier2_bd_clk_wiz_0_0  clk_out1_Atelier2_bd_clk_wiz_0_0        7.252        0.000                      0                    7        0.466        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.953ns (33.119%)  route 5.963ns (66.881%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          1.031    11.989    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.542    22.734    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.379    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.953ns (33.119%)  route 5.963ns (66.881%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          1.031    11.989    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.542    22.734    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.379    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.953ns (33.119%)  route 5.963ns (66.881%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          1.031    11.989    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.542    22.734    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.379    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.953ns (33.119%)  route 5.963ns (66.881%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          1.031    11.989    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.542    22.734    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X4Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.379    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.456ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 3.181ns (35.156%)  route 5.867ns (64.844%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 22.734 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.931    10.491    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y54          LUT2 (Prop_lut2_I0_O)        0.353    10.844 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_2/O
                         net (fo=1, routed)           0.951    11.795    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_2_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.326    12.121 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_1/O
                         net (fo=1, routed)           0.000    12.121    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.542    22.734    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/C
                         clock pessimism              0.116    22.850    
                         clock uncertainty           -0.302    22.548    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)        0.029    22.577    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         22.577    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                 10.456    

Slack (MET) :             10.807ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.953ns (34.385%)  route 5.635ns (65.615%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.702    11.661    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.552    22.745    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X5Y48          FDRE (Setup_fdre_C_CE)      -0.205    22.468    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 10.807    

Slack (MET) :             10.807ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.953ns (34.385%)  route 5.635ns (65.615%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.702    11.661    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.552    22.745    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X5Y48          FDRE (Setup_fdre_C_CE)      -0.205    22.468    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 10.807    

Slack (MET) :             10.807ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.953ns (34.385%)  route 5.635ns (65.615%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.702    11.661    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.552    22.745    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X5Y48          FDRE (Setup_fdre_C_CE)      -0.205    22.468    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 10.807    

Slack (MET) :             10.807ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.953ns (34.385%)  route 5.635ns (65.615%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.793    10.353    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X3Y55          LUT6 (Prop_lut6_I3_O)        0.327    10.680 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.154    10.834    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X3Y55          LUT6 (Prop_lut6_I4_O)        0.124    10.958 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.702    11.661    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.552    22.745    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X5Y48          FDRE (Setup_fdre_C_CE)      -0.205    22.468    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -11.661    
  -------------------------------------------------------------------
                         slack                                 10.807    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 3.077ns (35.404%)  route 5.614ns (64.596%))
  Logic Levels:           8  (LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.765     3.073    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWSIZE[1])
                                                      1.430     4.503 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWSIZE[1]
                         net (fo=3, routed)           1.333     5.836    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.124     5.960 f  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6/O
                         net (fo=1, routed)           0.681     6.641    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_n_4
    SLICE_X1Y49          LUT5 (Prop_lut5_I4_O)        0.124     6.765 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_2/O
                         net (fo=6, routed)           0.758     7.523    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_6_0
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.150     7.673 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_1/O
                         net (fo=4, routed)           0.743     8.416    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/mr_axi_awvalid
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.352     8.768 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.470     9.238    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X3Y51          LUT2 (Prop_lut2_I0_O)        0.322     9.560 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.912    10.472    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.327    10.799 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_5/O
                         net (fo=1, routed)           0.286    11.085    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_5_n_4
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.124    11.209 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[2]_i_4/O
                         net (fo=3, routed)           0.431    11.640    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state
    SLICE_X3Y56          LUT6 (Prop_lut6_I4_O)        0.124    11.764 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.764    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state[1]_i_1_n_4
    SLICE_X3Y56          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         1.541    22.733    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X3Y56          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]/C
                         clock pessimism              0.116    22.849    
                         clock uncertainty           -0.302    22.547    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.031    22.578    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/FSM_sequential_w_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.578    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                 10.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_single_aready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.061%)  route 0.227ns (54.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.584     0.925    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X3Y51          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]/Q
                         net (fo=3, routed)           0.227     1.292    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.045     1.337 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_single_aready_i_i_1/O
                         net (fo=1, routed)           0.000     1.337    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_single_aready_i_i_1_n_4
    SLICE_X1Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_single_aready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.852     1.222    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/aclk
    SLICE_X1Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_single_aready_i_reg/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.284    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_single_aready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.184%)  route 0.260ns (64.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.584     0.925    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[30]/Q
                         net (fo=1, routed)           0.260     1.325    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[53]
    SLICE_X6Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.835     1.205    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X6Y48          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.064     1.240    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.383%)  route 0.252ns (60.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.584     0.925    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[10]/Q
                         net (fo=2, routed)           0.252     1.341    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[107]
    SLICE_X7Y49          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.835     1.205    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y49          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[107]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.071     1.247    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.877%)  route 0.258ns (61.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.584     0.925    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[11]/Q
                         net (fo=2, routed)           0.258     1.346    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[108]
    SLICE_X7Y49          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.835     1.205    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X7Y49          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.070     1.246    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.578     0.919    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y66          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.060 r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.115    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X5Y66          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.845     1.215    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y66          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X5Y66          FDCE (Hold_fdce_C_D)         0.075     0.994    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.579     0.920    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y64          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.116    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X3Y64          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.847     1.217    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y64          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.297     0.920    
    SLICE_X3Y64          FDCE (Hold_fdce_C_D)         0.075     0.995    Atelier2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.562     0.903    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y61          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.044 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.099    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X9Y61          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.831     1.201    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y61          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X9Y61          FDCE (Hold_fdce_C_D)         0.075     0.978    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.564     0.905    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y56          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.101    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X7Y56          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.833     1.203    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y56          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.298     0.905    
    SLICE_X7Y56          FDCE (Hold_fdce_C_D)         0.075     0.980    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.579     0.920    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y63          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.116    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X3Y63          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.847     1.217    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y63          FDCE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.297     0.920    
    SLICE_X3Y63          FDCE (Hold_fdce_C_D)         0.075     0.995    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.149%)  route 0.229ns (61.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.556     0.897    Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/aclk
    SLICE_X21Y61         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.229     1.266    Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/lpf_int
    SLICE_X22Y60         FDSE                                         r  Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Atelier2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=598, routed)         0.825     1.195    Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/aclk
    SLICE_X22Y60         FDSE                                         r  Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.034     1.161    
    SLICE_X22Y60         FDSE (Hold_fdse_C_S)        -0.018     1.143    Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Atelier2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Atelier2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X23Y60   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X21Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X21Y61   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X22Y59   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y58   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y61   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y65   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y61   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y65   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X20Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X21Y62   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X21Y61   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y61   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X20Y61   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y65   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y65   Atelier2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X4Y57    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_done_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X2Y59    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X2Y59    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X2Y59    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X2Y58    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X2Y58    Atelier2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Atelier2_bd_clk_wiz_0_0
  To Clock:  clk_out1_Atelier2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 0.773ns (8.732%)  route 8.080ns (91.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.145 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.676    -0.682    Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.204 f  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.525     3.321    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.295     3.616 r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     8.171    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.508    12.145    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[24]/C
                         clock pessimism              0.588    12.733    
                         clock uncertainty           -0.127    12.606    
    SLICE_X12Y39         FDRE (Setup_fdre_C_R)       -0.524    12.082    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[24]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 0.773ns (8.732%)  route 8.080ns (91.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.145 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.676    -0.682    Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.204 f  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.525     3.321    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.295     3.616 r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     8.171    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.508    12.145    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[25]/C
                         clock pessimism              0.588    12.733    
                         clock uncertainty           -0.127    12.606    
    SLICE_X12Y39         FDRE (Setup_fdre_C_R)       -0.524    12.082    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[25]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 0.773ns (8.732%)  route 8.080ns (91.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.145 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.676    -0.682    Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.204 f  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.525     3.321    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.295     3.616 r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     8.171    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.508    12.145    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[26]/C
                         clock pessimism              0.588    12.733    
                         clock uncertainty           -0.127    12.606    
    SLICE_X12Y39         FDRE (Setup_fdre_C_R)       -0.524    12.082    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[26]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 0.773ns (8.732%)  route 8.080ns (91.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.145 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.676    -0.682    Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.204 f  Atelier2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=127, routed)         3.525     3.321    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_rst_n
    SLICE_X41Y38         LUT1 (Prop_lut1_I0_O)        0.295     3.616 r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/B_V_data_1_state[1]_i_1__4/O
                         net (fo=249, routed)         4.555     8.171    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.508    12.145    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y39         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[27]/C
                         clock pessimism              0.588    12.733    
                         clock uncertainty           -0.127    12.606    
    SLICE_X12Y39         FDRE (Setup_fdre_C_R)       -0.524    12.082    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate_reg[27]
  -------------------------------------------------------------------
                         required time                         12.082    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 4.244ns (45.797%)  route 5.023ns (54.203%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.664    -0.694    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y30         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.216 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.055     0.839    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X20Y30         LUT4 (Prop_lut4_I0_O)        0.295     1.134 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.502     1.636    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     1.760 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.554     2.313    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.437 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.595     3.032    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.156 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15/O
                         net (fo=1, routed)           0.000     3.156    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15_n_4
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.688 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.688    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.802 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.802    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.916    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.155 f  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[2]
                         net (fo=2, routed)           0.819     4.975    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[14]
    SLICE_X19Y33         LUT6 (Prop_lut6_I3_O)        0.302     5.277 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.822    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.946 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.944     6.890    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.014 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     7.014    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X23Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.546 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.660    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.783    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1_n_4
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.573 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.573    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[29]
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.487    12.124    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.127    12.484    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062    12.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[29]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 4.223ns (45.674%)  route 5.023ns (54.326%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.664    -0.694    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y30         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.216 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.055     0.839    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X20Y30         LUT4 (Prop_lut4_I0_O)        0.295     1.134 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.502     1.636    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     1.760 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.554     2.313    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.437 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.595     3.032    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.156 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15/O
                         net (fo=1, routed)           0.000     3.156    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15_n_4
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.688 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.688    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.802 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.802    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.916    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.155 f  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[2]
                         net (fo=2, routed)           0.819     4.975    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[14]
    SLICE_X19Y33         LUT6 (Prop_lut6_I3_O)        0.302     5.277 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.822    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.946 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.944     6.890    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.014 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     7.014    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X23Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.546 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.660    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.783    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1_n_4
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.552 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.552    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[31]
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.487    12.124    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.127    12.484    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062    12.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 4.149ns (45.235%)  route 5.023ns (54.765%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.664    -0.694    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y30         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.216 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.055     0.839    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X20Y30         LUT4 (Prop_lut4_I0_O)        0.295     1.134 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.502     1.636    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     1.760 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.554     2.313    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.437 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.595     3.032    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.156 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15/O
                         net (fo=1, routed)           0.000     3.156    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15_n_4
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.688 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.688    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.802 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.802    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.916    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.155 f  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[2]
                         net (fo=2, routed)           0.819     4.975    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[14]
    SLICE_X19Y33         LUT6 (Prop_lut6_I3_O)        0.302     5.277 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.822    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.946 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.944     6.890    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.014 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     7.014    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X23Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.546 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.660    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.783    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1_n_4
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.478 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.478    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[30]
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.487    12.124    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.127    12.484    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062    12.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[30]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 4.133ns (45.140%)  route 5.023ns (54.860%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 12.124 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.664    -0.694    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y30         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.216 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.055     0.839    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X20Y30         LUT4 (Prop_lut4_I0_O)        0.295     1.134 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.502     1.636    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     1.760 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.554     2.313    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.437 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.595     3.032    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.156 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15/O
                         net (fo=1, routed)           0.000     3.156    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15_n_4
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.688 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.688    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.802 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.802    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.916    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.155 f  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[2]
                         net (fo=2, routed)           0.819     4.975    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[14]
    SLICE_X19Y33         LUT6 (Prop_lut6_I3_O)        0.302     5.277 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.822    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.946 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.944     6.890    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.014 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     7.014    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X23Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.546 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.660    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.783    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.239 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.239    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1_n_4
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.462 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.462    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[28]
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.487    12.124    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[28]/C
                         clock pessimism              0.487    12.611    
                         clock uncertainty           -0.127    12.484    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.062    12.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[28]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 4.130ns (45.122%)  route 5.023ns (54.878%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.664    -0.694    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y30         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.216 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.055     0.839    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X20Y30         LUT4 (Prop_lut4_I0_O)        0.295     1.134 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.502     1.636    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     1.760 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.554     2.313    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.437 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.595     3.032    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.156 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15/O
                         net (fo=1, routed)           0.000     3.156    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15_n_4
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.688 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.688    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.802 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.802    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.916    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.155 f  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[2]
                         net (fo=2, routed)           0.819     4.975    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[14]
    SLICE_X19Y33         LUT6 (Prop_lut6_I3_O)        0.302     5.277 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.822    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.946 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.944     6.890    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.014 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     7.014    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X23Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.546 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.660    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.783    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.459 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.459    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[25]
    SLICE_X23Y28         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.486    12.123    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y28         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[25]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.127    12.483    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062    12.545    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[25]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 4.109ns (44.996%)  route 5.023ns (55.004%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 12.123 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.664    -0.694    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y30         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.478    -0.216 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_reg_599_reg[21]/Q
                         net (fo=5, routed)           1.055     0.839    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_fu_987_p4[5]
    SLICE_X20Y30         LUT4 (Prop_lut4_I0_O)        0.295     1.134 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8/O
                         net (fo=1, routed)           0.502     1.636    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_8_n_4
    SLICE_X20Y30         LUT5 (Prop_lut5_I4_O)        0.124     1.760 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6/O
                         net (fo=1, routed)           0.554     2.313    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_6_n_4
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.437 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/brmerge221_i_reg_2118[0]_i_3/O
                         net (fo=5, routed)           0.595     3.032    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_0_in3_in
    SLICE_X18Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.156 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15/O
                         net (fo=1, routed)           0.000     3.156    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066[19]_i_15_n_4
    SLICE_X18Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.688 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.688    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[19]_i_10_n_4
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.802 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.802    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[23]_i_10_n_4
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.916 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.916    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[27]_i_10_n_4
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.155 f  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/offset_4_reg_2066_reg[31]_i_9/O[2]
                         net (fo=2, routed)           0.819     4.975    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/tmp_2_fu_1031_p4[14]
    SLICE_X19Y33         LUT6 (Prop_lut6_I3_O)        0.302     5.277 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6/O
                         net (fo=1, routed)           0.545     5.822    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_6_n_4
    SLICE_X19Y30         LUT6 (Prop_lut6_I5_O)        0.124     5.946 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086[0]_i_3/O
                         net (fo=49, routed)          0.944     6.890    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/p_9_in
    SLICE_X23Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.014 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2/O
                         net (fo=1, routed)           0.000     7.014    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076[3]_i_2_n_4
    SLICE_X23Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.546 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[3]_i_1_n_4
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.660    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[7]_i_1_n_4
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.783    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[11]_i_1_n_4
    SLICE_X23Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.897    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[15]_i_1_n_4
    SLICE_X23Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.011 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.011    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[19]_i_1_n_4
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.125 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.125    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[23]_i_1_n_4
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.438 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.438    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_fu_1101_p3[27]
    SLICE_X23Y28         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.486    12.123    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y28         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]/C
                         clock pessimism              0.487    12.610    
                         clock uncertainty           -0.127    12.483    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.062    12.545    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/WriteLocNext_2_reg_2076_reg[27]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  4.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.567    -0.493    Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y40          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[35]/Q
                         net (fo=11, routed)          0.128    -0.224    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/s_axi_CTRL_WDATA[13]
    RAMB36_X0Y7          RAMB36E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.876    -0.686    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/ap_clk
    RAMB36_X0Y7          RAMB36E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.250    -0.436    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155    -0.281    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363_pp0_iter1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.480%)  route 0.246ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.553    -0.507    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/ap_clk
    SLICE_X25Y29         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363_reg[3]/Q
                         net (fo=1, routed)           0.246    -0.121    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363[3]
    SLICE_X17Y28         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363_pp0_iter1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.821    -0.742    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/ap_clk
    SLICE_X17Y28         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363_pp0_iter1_reg_reg[3]/C
                         clock pessimism              0.498    -0.244    
    SLICE_X17Y28         FDRE (Hold_fdre_C_D)         0.066    -0.178    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_35_reg_1363_pp0_iter1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.957%)  route 0.159ns (53.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.562    -0.498    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X7Y17          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2]/Q
                         net (fo=3, routed)           0.159    -0.198    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ADDRARDADDR[2]
    RAMB18_X0Y7          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.869    -0.693    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ap_clk
    RAMB18_X0Y7          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.443    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.260    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.957%)  route 0.159ns (53.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.562    -0.498    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X7Y17          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[2]/Q
                         net (fo=3, routed)           0.159    -0.198    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ADDRARDADDR[2]
    RAMB18_X0Y6          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.869    -0.693    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ap_clk
    RAMB18_X0Y6          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.443    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.260    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.666%)  route 0.233ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.561    -0.499    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X22Y9          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_reg[3]/Q
                         net (fo=1, routed)           0.233    -0.125    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711[3]
    SLICE_X15Y8          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.832    -0.731    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X15Y8          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[3]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X15Y8          FDRE (Hold_fdre_C_D)         0.046    -0.187    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_4_2_0_i_reg_711_pp1_iter3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_3_0_0_i_reg_761_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.380%)  route 0.258ns (64.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.562    -0.498    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y4          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761_reg[6]/Q
                         net (fo=1, routed)           0.258    -0.100    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_761[6]
    SLICE_X14Y6          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_3_0_0_i_reg_761_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.833    -0.730    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X14Y6          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_3_0_0_i_reg_761_reg[6]/C
                         clock pessimism              0.498    -0.232    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.070    -0.162    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_3_0_0_i_reg_761_reg[6]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.892%)  route 0.160ns (53.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.562    -0.498    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X7Y17          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1]/Q
                         net (fo=3, routed)           0.160    -0.198    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ADDRARDADDR[1]
    RAMB18_X0Y7          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.869    -0.693    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ap_clk
    RAMB18_X0Y7          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.443    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.260    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.892%)  route 0.160ns (53.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.562    -0.498    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X7Y17          FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/idxprom5_i241_i_reg_896_pp0_iter1_reg_reg[1]/Q
                         net (fo=3, routed)           0.160    -0.198    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ADDRARDADDR[1]
    RAMB18_X0Y6          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.869    -0.693    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ap_clk
    RAMB18_X0Y6          RAMB18E1                                     r  Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.250    -0.443    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.260    Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.249ns (56.292%)  route 0.193ns (43.708%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.560    -0.500    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X35Y50         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[8]/Q
                         net (fo=8, routed)           0.193    -0.166    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[14]_0[8]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.058 r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.058    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_fu_239_p2[8]
    SLICE_X33Y48         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.834    -0.729    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X33Y48         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[8]/C
                         clock pessimism              0.503    -0.226    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105    -0.121    Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[8]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.189ns (42.408%)  route 0.257ns (57.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.563    -0.497    Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aclk
    SLICE_X22Y48         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset_reg/Q
                         net (fo=10, routed)          0.257    -0.100    Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/areset
    SLICE_X21Y50         LUT1 (Prop_lut1_I0_O)        0.048    -0.052 r  Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d[0]_i_1_n_4
    SLICE_X21Y50         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.828    -0.735    Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/aclk
    SLICE_X21Y50         FDRE                                         r  Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]/C
                         clock pessimism              0.503    -0.232    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.107    -0.125    Atelier2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Atelier2_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y22     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y23     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_c800_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y12     Atelier2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y4      Atelier2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y6      Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y6      Atelier2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y7      Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y7      Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y8      Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y8      Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0   Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_14_14/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_15_15/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X28Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X30Y35     Atelier2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_c800_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1   Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y74    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y73    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y92    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y91    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y98    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y97    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y96    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y95    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2   Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y74    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y73    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y92    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y91    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y98    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y97    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y96    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y95    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X0Y0  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Atelier2_bd_clk_wiz_0_0
  To Clock:  clkfbout_Atelier2_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Atelier2_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Atelier2_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Atelier2_bd_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       58.483ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.483ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.279ns  (logic 0.478ns (37.371%)  route 0.801ns (62.629%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44                                      0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/C
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]/Q
                         net (fo=1, routed)           0.801     1.279    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[50]
    SLICE_X5Y47          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)       -0.238    59.762    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]
  -------------------------------------------------------------------
                         required time                         59.762    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 58.483    

Slack (MET) :             58.487ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.455ns  (logic 0.518ns (35.612%)  route 0.937ns (64.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44                                      0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.937     1.455    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X5Y47          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)       -0.058    59.942    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         59.942    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 58.487    

Slack (MET) :             58.643ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.135ns  (logic 0.419ns (36.931%)  route 0.716ns (63.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.716     1.135    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[28]
    SLICE_X5Y38          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.222    59.778    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         59.778    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 58.643    

Slack (MET) :             58.661ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.651%)  route 0.617ns (56.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/C
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]/Q
                         net (fo=1, routed)           0.617     1.095    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[36]
    SLICE_X9Y40          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.244    59.756    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]
  -------------------------------------------------------------------
                         required time                         59.756    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 58.661    

Slack (MET) :             58.664ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.293ns  (logic 0.456ns (35.266%)  route 0.837ns (64.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.837     1.293    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X7Y39          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.043    59.957    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         required time                         59.957    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 58.664    

Slack (MET) :             58.669ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.116ns  (logic 0.419ns (37.535%)  route 0.697ns (62.465%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.697     1.116    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X7Y39          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.215    59.785    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         59.785    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 58.669    

Slack (MET) :             58.672ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.918%)  route 0.586ns (55.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.586     1.064    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[30]
    SLICE_X7Y39          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.264    59.736    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         59.736    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 58.672    

Slack (MET) :             58.673ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.127ns  (logic 0.478ns (42.412%)  route 0.649ns (57.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44                                      0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.649     1.127    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X6Y44          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)       -0.200    59.800    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         59.800    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                 58.673    

Slack (MET) :             58.678ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.088ns  (logic 0.419ns (38.497%)  route 0.669ns (61.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.669     1.088    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X7Y39          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)       -0.234    59.766    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         59.766    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 58.678    

Slack (MET) :             58.683ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.323%)  route 0.766ns (62.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.766     1.222    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[21]
    SLICE_X5Y38          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.095    59.905    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         59.905    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 58.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Atelier2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.004ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.004ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.242ns  (logic 0.478ns (38.495%)  route 0.764ns (61.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[104]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[104]/Q
                         net (fo=1, routed)           0.764     1.242    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[104]
    SLICE_X12Y47         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)       -0.222    13.246    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[104]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 12.004    

Slack (MET) :             12.094ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.144ns  (logic 0.478ns (41.788%)  route 0.666ns (58.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[99]/C
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[99]/Q
                         net (fo=1, routed)           0.666     1.144    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[99]
    SLICE_X9Y44          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.230    13.238    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[99]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                 12.094    

Slack (MET) :             12.127ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.177%)  route 0.840ns (64.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/Q
                         net (fo=1, routed)           0.840     1.296    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[113]
    SLICE_X12Y51         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)       -0.045    13.423    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                 12.127    

Slack (MET) :             12.138ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.554%)  route 0.619ns (56.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.619     1.097    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[110]
    SLICE_X9Y43          FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.233    13.235    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 12.138    

Slack (MET) :             12.138ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.139ns  (logic 0.419ns (36.792%)  route 0.720ns (63.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[106]/Q
                         net (fo=1, routed)           0.720     1.139    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[106]
    SLICE_X12Y47         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)       -0.191    13.277    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[106]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 12.138    

Slack (MET) :             12.145ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.133ns  (logic 0.478ns (42.200%)  route 0.655ns (57.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[98]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[98]/Q
                         net (fo=1, routed)           0.655     1.133    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[98]
    SLICE_X10Y47         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.190    13.278    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[98]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                 12.145    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.118ns  (logic 0.478ns (42.748%)  route 0.640ns (57.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           0.640     1.118    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[108]
    SLICE_X10Y43         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)       -0.201    13.267    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.132%)  route 0.630ns (56.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[97]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[97]/Q
                         net (fo=1, routed)           0.630     1.108    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[97]
    SLICE_X10Y47         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.200    13.268    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[97]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.166ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.076%)  route 0.606ns (55.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/Q
                         net (fo=1, routed)           0.606     1.084    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[100]
    SLICE_X10Y47         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.218    13.250    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 12.166    

Slack (MET) :             12.174ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Atelier2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.092ns  (logic 0.419ns (38.383%)  route 0.673ns (61.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49                                       0.000     0.000 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[107]/C
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[107]/Q
                         net (fo=1, routed)           0.673     1.092    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[107]
    SLICE_X12Y47         FDRE                                         r  Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)       -0.202    13.266    Atelier2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[107]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 12.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Atelier2_bd_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 0.419ns (5.545%)  route 7.137ns (94.455%))
  Logic Levels:           0  
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.137     6.918    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.985ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.419ns (5.796%)  route 6.811ns (94.205%))
  Logic Levels:           0  
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.811     6.592    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  7.985    

Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.419ns (5.917%)  route 6.662ns (94.083%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.662     6.443    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  8.132    

Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 0.419ns (6.043%)  route 6.514ns (93.957%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.514     6.295    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 0.419ns (6.199%)  route 6.341ns (93.801%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.341     6.121    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.419ns (6.309%)  route 6.223ns (93.691%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.223     6.004    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 0.419ns (6.337%)  route 6.193ns (93.663%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.193     5.974    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    Atelier2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 0.419ns (6.453%)  route 6.074ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.720    -0.638    Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  Atelier2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.074     5.855    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.875ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.456ns (6.781%)  route 6.269ns (93.219%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.732    -0.626    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y83         FDSE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDSE (Prop_fdse_C_Q)         0.456    -0.170 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           6.269     6.098    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    14.973    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  8.875    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.419ns (7.441%)  route 5.212ns (92.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.740    -0.618    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDSE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDSE (Prop_fdse_C_Q)         0.419    -0.199 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           5.212     5.012    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.512    12.149    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.800    14.799    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                  9.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.367ns (8.703%)  route 3.850ns (91.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.553    -1.279    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y81         FDRE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.367    -0.912 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           3.850     2.938    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.705    -0.653    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     3.053    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.580    
                         clock uncertainty            0.336     2.916    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.853    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.141ns (6.458%)  route 2.042ns (93.542%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.588    -0.472    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.042     1.711    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.594    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.141ns (6.258%)  route 2.112ns (93.742%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.112     1.779    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.594    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.141ns (6.249%)  route 2.116ns (93.751%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.588    -0.472    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y94         FDSE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.331 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.116     1.784    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X0Y95         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.594    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 0.367ns (8.485%)  route 3.958ns (91.515%))
  Logic Levels:           0  
  Clock Path Skew:        3.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    -1.277ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.555    -1.277    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y82         FDRE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.367    -0.910 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.958     3.048    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.705    -0.653    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     3.053    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.580    
                         clock uncertainty            0.336     2.916    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.853    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.128ns (5.776%)  route 2.088ns (94.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.088     1.742    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.541    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.141ns (6.190%)  route 2.137ns (93.810%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.589    -0.471    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDSE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.137     1.806    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X0Y97         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.595    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.141ns (6.170%)  route 2.144ns (93.830%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDSE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDSE (Prop_fdse_C_Q)         0.141    -0.333 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.144     1.811    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y97         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.595    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.141ns (6.161%)  route 2.148ns (93.839%))
  Logic Levels:           0  
  Clock Path Skew:        1.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.588    -0.472    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDSE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDSE (Prop_fdse_C_Q)         0.141    -0.331 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.148     1.816    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y98         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.595    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.128ns (5.730%)  route 2.106ns (94.270%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.589    -0.471    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y97         FDRE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.106     1.763    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.819    -0.744    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.541    Atelier2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Atelier2_bd_clk_wiz_0_0
  To Clock:  clk_out1_Atelier2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.668ns (12.628%)  route 4.622ns (87.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 12.183 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.737    -0.621    Atelier2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y61         FDRE                                         r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          4.120     4.016    Atelier2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.150     4.166 f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.502     4.669    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X3Y32          FDCE                                         f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.546    12.183    Atelier2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X3Y32          FDCE                                         r  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.473    12.656    
                         clock uncertainty           -0.127    12.529    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.609    11.920    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.252ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.668ns (12.628%)  route 4.622ns (87.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 12.183 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.737    -0.621    Atelier2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y61         FDRE                                         r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          4.120     4.016    Atelier2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.150     4.166 f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.502     4.669    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X3Y32          FDCE                                         f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.546    12.183    Atelier2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X3Y32          FDCE                                         r  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.473    12.656    
                         clock uncertainty           -0.127    12.529    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.609    11.920    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  7.252    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.668ns (12.628%)  route 4.622ns (87.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 12.183 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.737    -0.621    Atelier2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y61         FDRE                                         r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.103 r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          4.120     4.016    Atelier2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.150     4.166 f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.502     4.669    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X3Y32          FDPE                                         f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.546    12.183    Atelier2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X3Y32          FDPE                                         r  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.473    12.656    
                         clock uncertainty           -0.127    12.529    
    SLICE_X3Y32          FDPE (Recov_fdpe_C_PRE)     -0.563    11.966    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.966    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             11.646ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.419ns (38.147%)  route 0.679ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 12.199 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.738    -0.620    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.419    -0.201 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.679     0.478    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDPE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.563    12.199    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588    12.787    
                         clock uncertainty           -0.127    12.660    
    SLICE_X42Y53         FDPE (Recov_fdpe_C_PRE)     -0.536    12.124    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                 11.646    

Slack (MET) :             11.646ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.419ns (38.147%)  route 0.679ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 12.199 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.738    -0.620    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.419    -0.201 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.679     0.478    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDCE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.563    12.199    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDCE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588    12.787    
                         clock uncertainty           -0.127    12.660    
    SLICE_X42Y53         FDCE (Recov_fdce_C_CLR)     -0.536    12.124    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                 11.646    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.419ns (38.147%)  route 0.679ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 12.199 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.738    -0.620    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.419    -0.201 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.679     0.478    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDCE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.563    12.199    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDCE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588    12.787    
                         clock uncertainty           -0.127    12.660    
    SLICE_X42Y53         FDCE (Recov_fdce_C_CLR)     -0.494    12.166    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                 11.688    

Slack (MET) :             11.688ns  (required time - arrival time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.419ns (38.147%)  route 0.679ns (61.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 12.199 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.738    -0.620    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.419    -0.201 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.679     0.478    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDCE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        1.563    12.199    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDCE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588    12.787    
                         clock uncertainty           -0.127    12.660    
    SLICE_X42Y53         FDCE (Recov_fdce_C_CLR)     -0.494    12.166    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                 11.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.386%)  route 0.255ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.346 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.255    -0.091    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDCE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.858    -0.705    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDCE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.268    -0.436    
    SLICE_X42Y53         FDCE (Remov_fdce_C_CLR)     -0.121    -0.557    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.386%)  route 0.255ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.346 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.255    -0.091    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDCE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.858    -0.705    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDCE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.268    -0.436    
    SLICE_X42Y53         FDCE (Remov_fdce_C_CLR)     -0.121    -0.557    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.386%)  route 0.255ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.346 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.255    -0.091    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDCE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.858    -0.705    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDCE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.268    -0.436    
    SLICE_X42Y53         FDCE (Remov_fdce_C_CLR)     -0.121    -0.557    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.386%)  route 0.255ns (66.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X39Y55         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDPE (Prop_fdpe_C_Q)         0.128    -0.346 f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.255    -0.091    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y53         FDPE                                         f  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.858    -0.705    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y53         FDPE                                         r  Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.268    -0.436    
    SLICE_X42Y53         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.561    Atelier2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.210ns (9.072%)  route 2.105ns (90.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y61         FDRE                                         r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.940     1.629    Atelier2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.046     1.675 f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.165     1.840    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X3Y32          FDCE                                         f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.847    -0.716    Atelier2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X3Y32          FDCE                                         r  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.503    -0.213    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.158    -0.371    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.210ns (9.072%)  route 2.105ns (90.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y61         FDRE                                         r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.940     1.629    Atelier2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.046     1.675 f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.165     1.840    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X3Y32          FDCE                                         f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.847    -0.716    Atelier2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X3Y32          FDCE                                         r  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.503    -0.213    
    SLICE_X3Y32          FDCE (Remov_fdce_C_CLR)     -0.158    -0.371    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.214ns  (arrival time - required time)
  Source:                 Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Atelier2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Atelier2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.210ns (9.072%)  route 2.105ns (90.928%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.586    -0.474    Atelier2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y61         FDRE                                         r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  Atelier2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.940     1.629    Atelier2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X4Y32          LUT1 (Prop_lut1_I0_O)        0.046     1.675 f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.165     1.840    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X3Y32          FDPE                                         f  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Atelier2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Atelier2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Atelier2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Atelier2_bd_i/clk_wiz_0/inst/clk_in1_Atelier2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Atelier2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Atelier2_bd_i/clk_wiz_0/inst/clk_out1_Atelier2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Atelier2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6124, routed)        0.847    -0.716    Atelier2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X3Y32          FDPE                                         r  Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.503    -0.213    
    SLICE_X3Y32          FDPE (Remov_fdpe_C_PRE)     -0.161    -0.374    Atelier2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  2.214    





