<?xml version="1.0"?>
<Checkpoint Version="19" Minor="0">
	<BUILD_NUMBER Name="3788238"/>
	<FULL_BUILD Name="SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023"/>
	<PRODUCT Name="Vivado v2022.2.2 (64-bit)"/>
	<Part Name="xczu7ev-ffvc1156-2-e"/>
	<BoardPart Name="xilinx.com:zcu106:part0:2.6"/>
	<Top Name="design_1_wrapper"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="design_1_wrapper_stub.v" ModTime="1688982982"/>
	<File Type="VHDL_STUB" Name="design_1_wrapper_stub.vhdl" ModTime="1688982982"/>
	<File Type="SHAPE" Name="design_1_wrapper.shape" ModTime="1688982982"/>
	<File Type="EDIF" Name="design_1_wrapper.edf" ModTime="1688982982"/>
	<File Type="XN" Name="design_1_wrapper.xn" ModTime="1688982982"/>
	<File Type="INCR" Name="design_1_wrapper.incr" ModTime="1688982982"/>
	<File Type="RDA" Name="design_1_wrapper.rda" ModTime="1688982982"/>
	<File Type="JSON_RDA" Name="design_1_wrapper_rda.json" ModTime="1688982982"/>
	<File Type="WDF" Name="design_1_wrapper.wdf" ModTime="1688982982"/>
	<File Type="SYNTH" Name="design_1_wrapper.synth" ModTime="1688982982"/>
	<File Type="HWDEF" Name="design_1_wrapper.hwdef" ModTime="1688982982"/>
	<File Type="HWDEF" Name="design_1_wrapper.hwdef" ModTime="1688982982"/>
</Checkpoint>

