ARM GAS  /tmp/cc3qIj4W.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB68:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/cc3qIj4W.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** UART_HandleTypeDef huart3;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /tmp/cc3qIj4W.s 			page 3


  91:Core/Src/main.c ****   MX_USART3_UART_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c ****   /* 無其他初始化 */
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* LED 閃爍 */
 101:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);   // LED ON
 102:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);   // LED ON
 103:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);   // LED ON
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****       // 發送字串到 UART1
 106:Core/Src/main.c ****     char *msg_on = "LED ON\r\n";
 107:Core/Src/main.c ****     HAL_UART_Transmit(&huart3, (uint8_t*)msg_on, 8, 100);
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     HAL_Delay(500);                                        // 延遲 500 ms
 110:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
 111:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);   // LED ON
 112:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);   // LED ON
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****     char *msg_off = "LED OFF\r\n";
 115:Core/Src/main.c ****     HAL_UART_Transmit(&huart3, (uint8_t*)msg_off, 9, 100);
 116:Core/Src/main.c ****     
 117:Core/Src/main.c ****     HAL_Delay(500);                                        // 延遲 500 ms
 118:Core/Src/main.c ****   }
 119:Core/Src/main.c ****     /* USER CODE END WHILE */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 122:Core/Src/main.c ****   /* 不會到這裡 */
 123:Core/Src/main.c ****   /* USER CODE END 3 */
 124:Core/Src/main.c **** }
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief System Clock Configuration
 128:Core/Src/main.c ****   * @retval None
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c **** void SystemClock_Config(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 133:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 144:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     Error_Handler();
 147:Core/Src/main.c ****   }
ARM GAS  /tmp/cc3qIj4W.s 			page 4


 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 150:Core/Src/main.c ****   */
 151:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 152:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 156:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c ****     Error_Handler();
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c **** }
 163:Core/Src/main.c **** 
 164:Core/Src/main.c **** /**
 165:Core/Src/main.c ****   * @brief USART3 Initialization Function
 166:Core/Src/main.c ****   * @param None
 167:Core/Src/main.c ****   * @retval None
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 170:Core/Src/main.c **** {
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 179:Core/Src/main.c ****   huart3.Instance = USART3;
 180:Core/Src/main.c ****   huart3.Init.BaudRate = 9600;
 181:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 182:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 183:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 184:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 185:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 186:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 187:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c **** }
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** /**
 198:Core/Src/main.c ****   * @brief GPIO Initialization Function
 199:Core/Src/main.c ****   * @param None
 200:Core/Src/main.c ****   * @retval None
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c **** static void MX_GPIO_Init(void)
 203:Core/Src/main.c **** {
  26              		.loc 1 203 1 view -0
ARM GAS  /tmp/cc3qIj4W.s 			page 5


  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
 204:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 204 3 view .LVU1
  41              		.loc 1 204 20 is_stmt 0 view .LVU2
  42 0004 02AD     		add	r5, sp, #8
  43 0006 0024     		movs	r4, #0
  44 0008 0294     		str	r4, [sp, #8]
  45 000a 0394     		str	r4, [sp, #12]
  46 000c 0494     		str	r4, [sp, #16]
  47 000e 0594     		str	r4, [sp, #20]
 205:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 210:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  48              		.loc 1 210 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 210 3 view .LVU4
  51              		.loc 1 210 3 view .LVU5
  52 0010 134B     		ldr	r3, .L3
  53 0012 9A69     		ldr	r2, [r3, #24]
  54 0014 42F00402 		orr	r2, r2, #4
  55 0018 9A61     		str	r2, [r3, #24]
  56              		.loc 1 210 3 view .LVU6
  57 001a 9A69     		ldr	r2, [r3, #24]
  58 001c 02F00402 		and	r2, r2, #4
  59 0020 0092     		str	r2, [sp]
  60              		.loc 1 210 3 view .LVU7
  61 0022 009A     		ldr	r2, [sp]
  62              	.LBE4:
  63              		.loc 1 210 3 view .LVU8
 211:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  64              		.loc 1 211 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 211 3 view .LVU10
  67              		.loc 1 211 3 view .LVU11
  68 0024 9A69     		ldr	r2, [r3, #24]
  69 0026 42F00802 		orr	r2, r2, #8
  70 002a 9A61     		str	r2, [r3, #24]
  71              		.loc 1 211 3 view .LVU12
  72 002c 9B69     		ldr	r3, [r3, #24]
  73 002e 03F00803 		and	r3, r3, #8
  74 0032 0193     		str	r3, [sp, #4]
  75              		.loc 1 211 3 view .LVU13
ARM GAS  /tmp/cc3qIj4W.s 			page 6


  76 0034 019B     		ldr	r3, [sp, #4]
  77              	.LBE5:
  78              		.loc 1 211 3 view .LVU14
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 214:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_SET);
  79              		.loc 1 214 3 view .LVU15
  80 0036 0B4E     		ldr	r6, .L3+4
  81 0038 0122     		movs	r2, #1
  82 003a 4FF4F071 		mov	r1, #480
  83 003e 3046     		mov	r0, r6
  84 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
  85              	.LVL0:
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /*Configure GPIO pins : PA5 PA6 PA7 PA8 */
 217:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  86              		.loc 1 217 3 view .LVU16
  87              		.loc 1 217 23 is_stmt 0 view .LVU17
  88 0044 4FF4F073 		mov	r3, #480
  89 0048 0293     		str	r3, [sp, #8]
 218:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  90              		.loc 1 218 3 is_stmt 1 view .LVU18
  91              		.loc 1 218 24 is_stmt 0 view .LVU19
  92 004a 0123     		movs	r3, #1
  93 004c 0393     		str	r3, [sp, #12]
 219:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 219 3 is_stmt 1 view .LVU20
  95              		.loc 1 219 24 is_stmt 0 view .LVU21
  96 004e 0494     		str	r4, [sp, #16]
 220:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  97              		.loc 1 220 3 is_stmt 1 view .LVU22
  98              		.loc 1 220 25 is_stmt 0 view .LVU23
  99 0050 0223     		movs	r3, #2
 100 0052 0593     		str	r3, [sp, #20]
 221:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 101              		.loc 1 221 3 is_stmt 1 view .LVU24
 102 0054 2946     		mov	r1, r5
 103 0056 3046     		mov	r0, r6
 104 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 105              	.LVL1:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 226:Core/Src/main.c **** }
 106              		.loc 1 226 1 is_stmt 0 view .LVU25
 107 005c 06B0     		add	sp, sp, #24
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 16
 110              		@ sp needed
 111 005e 70BD     		pop	{r4, r5, r6, pc}
 112              	.L4:
 113              		.align	2
 114              	.L3:
 115 0060 00100240 		.word	1073876992
 116 0064 00080140 		.word	1073809408
 117              		.cfi_endproc
ARM GAS  /tmp/cc3qIj4W.s 			page 7


 118              	.LFE68:
 120              		.section	.text.Error_Handler,"ax",%progbits
 121              		.align	1
 122              		.global	Error_Handler
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	Error_Handler:
 128              	.LFB69:
 227:Core/Src/main.c **** 
 228:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** /* USER CODE END 4 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** /**
 233:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 234:Core/Src/main.c ****   * @retval None
 235:Core/Src/main.c ****   */
 236:Core/Src/main.c **** void Error_Handler(void)
 237:Core/Src/main.c **** {
 129              		.loc 1 237 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ Volatile: function does not return.
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 238:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 239:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 240:Core/Src/main.c ****   __disable_irq();
 135              		.loc 1 240 3 view .LVU27
 136              	.LBB6:
 137              	.LBI6:
 138              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc3qIj4W.s 			page 8


  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /tmp/cc3qIj4W.s 			page 9


  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/cc3qIj4W.s 			page 10


 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 139              		.loc 2 140 27 view .LVU28
 140              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 141              		.loc 2 142 3 view .LVU29
 142              		.syntax unified
 143              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 144 0000 72B6     		cpsid i
 145              	@ 0 "" 2
 146              		.thumb
 147              		.syntax unified
 148              	.L6:
 149              	.LBE7:
 150              	.LBE6:
 241:Core/Src/main.c ****   while (1)
 151              		.loc 1 241 3 view .LVU30
 242:Core/Src/main.c ****   {
 243:Core/Src/main.c ****   }
 152              		.loc 1 243 3 view .LVU31
 241:Core/Src/main.c ****   while (1)
 153              		.loc 1 241 9 view .LVU32
 154 0002 FEE7     		b	.L6
 155              		.cfi_endproc
 156              	.LFE69:
 158              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 159              		.align	1
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	MX_USART3_UART_Init:
 165              	.LFB67:
 170:Core/Src/main.c **** 
 166              		.loc 1 170 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170 0000 08B5     		push	{r3, lr}
 171              	.LCFI3:
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 3, -8
 174              		.cfi_offset 14, -4
 179:Core/Src/main.c ****   huart3.Init.BaudRate = 9600;
 175              		.loc 1 179 3 view .LVU34
 179:Core/Src/main.c ****   huart3.Init.BaudRate = 9600;
 176              		.loc 1 179 19 is_stmt 0 view .LVU35
 177 0002 0A48     		ldr	r0, .L11
 178 0004 0A4B     		ldr	r3, .L11+4
 179 0006 0360     		str	r3, [r0]
 180:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 180              		.loc 1 180 3 is_stmt 1 view .LVU36
 180:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 181              		.loc 1 180 24 is_stmt 0 view .LVU37
 182 0008 4FF41653 		mov	r3, #9600
 183 000c 4360     		str	r3, [r0, #4]
 181:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
ARM GAS  /tmp/cc3qIj4W.s 			page 11


 184              		.loc 1 181 3 is_stmt 1 view .LVU38
 181:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 185              		.loc 1 181 26 is_stmt 0 view .LVU39
 186 000e 0023     		movs	r3, #0
 187 0010 8360     		str	r3, [r0, #8]
 182:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 188              		.loc 1 182 3 is_stmt 1 view .LVU40
 182:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 189              		.loc 1 182 24 is_stmt 0 view .LVU41
 190 0012 C360     		str	r3, [r0, #12]
 183:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 191              		.loc 1 183 3 is_stmt 1 view .LVU42
 183:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 192              		.loc 1 183 22 is_stmt 0 view .LVU43
 193 0014 0361     		str	r3, [r0, #16]
 184:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 194              		.loc 1 184 3 is_stmt 1 view .LVU44
 184:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 195              		.loc 1 184 20 is_stmt 0 view .LVU45
 196 0016 0C22     		movs	r2, #12
 197 0018 4261     		str	r2, [r0, #20]
 185:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 198              		.loc 1 185 3 is_stmt 1 view .LVU46
 185:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 199              		.loc 1 185 25 is_stmt 0 view .LVU47
 200 001a 8361     		str	r3, [r0, #24]
 186:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 201              		.loc 1 186 3 is_stmt 1 view .LVU48
 186:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 202              		.loc 1 186 28 is_stmt 0 view .LVU49
 203 001c C361     		str	r3, [r0, #28]
 187:Core/Src/main.c ****   {
 204              		.loc 1 187 3 is_stmt 1 view .LVU50
 187:Core/Src/main.c ****   {
 205              		.loc 1 187 7 is_stmt 0 view .LVU51
 206 001e FFF7FEFF 		bl	HAL_UART_Init
 207              	.LVL2:
 187:Core/Src/main.c ****   {
 208              		.loc 1 187 6 discriminator 1 view .LVU52
 209 0022 00B9     		cbnz	r0, .L10
 195:Core/Src/main.c **** 
 210              		.loc 1 195 1 view .LVU53
 211 0024 08BD     		pop	{r3, pc}
 212              	.L10:
 189:Core/Src/main.c ****   }
 213              		.loc 1 189 5 is_stmt 1 view .LVU54
 214 0026 FFF7FEFF 		bl	Error_Handler
 215              	.LVL3:
 216              	.L12:
 217 002a 00BF     		.align	2
 218              	.L11:
 219 002c 00000000 		.word	huart3
 220 0030 00480040 		.word	1073760256
 221              		.cfi_endproc
 222              	.LFE67:
 224              		.section	.text.SystemClock_Config,"ax",%progbits
 225              		.align	1
ARM GAS  /tmp/cc3qIj4W.s 			page 12


 226              		.global	SystemClock_Config
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 231              	SystemClock_Config:
 232              	.LFB66:
 131:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 233              		.loc 1 131 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 64
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237 0000 10B5     		push	{r4, lr}
 238              	.LCFI4:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 4, -8
 241              		.cfi_offset 14, -4
 242 0002 90B0     		sub	sp, sp, #64
 243              	.LCFI5:
 244              		.cfi_def_cfa_offset 72
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 245              		.loc 1 132 3 view .LVU56
 132:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 246              		.loc 1 132 22 is_stmt 0 view .LVU57
 247 0004 06AC     		add	r4, sp, #24
 248 0006 2822     		movs	r2, #40
 249 0008 0021     		movs	r1, #0
 250 000a 2046     		mov	r0, r4
 251 000c FFF7FEFF 		bl	memset
 252              	.LVL4:
 133:Core/Src/main.c **** 
 253              		.loc 1 133 3 is_stmt 1 view .LVU58
 133:Core/Src/main.c **** 
 254              		.loc 1 133 22 is_stmt 0 view .LVU59
 255 0010 0023     		movs	r3, #0
 256 0012 0193     		str	r3, [sp, #4]
 257 0014 0293     		str	r3, [sp, #8]
 258 0016 0393     		str	r3, [sp, #12]
 259 0018 0493     		str	r3, [sp, #16]
 260 001a 0593     		str	r3, [sp, #20]
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 261              		.loc 1 138 3 is_stmt 1 view .LVU60
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 262              		.loc 1 138 36 is_stmt 0 view .LVU61
 263 001c 0223     		movs	r3, #2
 264 001e 0693     		str	r3, [sp, #24]
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 265              		.loc 1 139 3 is_stmt 1 view .LVU62
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 266              		.loc 1 139 30 is_stmt 0 view .LVU63
 267 0020 0122     		movs	r2, #1
 268 0022 0A92     		str	r2, [sp, #40]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 269              		.loc 1 140 3 is_stmt 1 view .LVU64
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 270              		.loc 1 140 41 is_stmt 0 view .LVU65
 271 0024 1022     		movs	r2, #16
 272 0026 0B92     		str	r2, [sp, #44]
ARM GAS  /tmp/cc3qIj4W.s 			page 13


 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 273              		.loc 1 141 3 is_stmt 1 view .LVU66
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 274              		.loc 1 141 34 is_stmt 0 view .LVU67
 275 0028 0D93     		str	r3, [sp, #52]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 276              		.loc 1 142 3 is_stmt 1 view .LVU68
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 277              		.loc 1 143 3 view .LVU69
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 278              		.loc 1 143 32 is_stmt 0 view .LVU70
 279 002a 4FF40023 		mov	r3, #524288
 280 002e 0F93     		str	r3, [sp, #60]
 144:Core/Src/main.c ****   {
 281              		.loc 1 144 3 is_stmt 1 view .LVU71
 144:Core/Src/main.c ****   {
 282              		.loc 1 144 7 is_stmt 0 view .LVU72
 283 0030 2046     		mov	r0, r4
 284 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 285              	.LVL5:
 144:Core/Src/main.c ****   {
 286              		.loc 1 144 6 discriminator 1 view .LVU73
 287 0036 68B9     		cbnz	r0, .L17
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 288              		.loc 1 151 3 is_stmt 1 view .LVU74
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 289              		.loc 1 151 31 is_stmt 0 view .LVU75
 290 0038 0F23     		movs	r3, #15
 291 003a 0193     		str	r3, [sp, #4]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 292              		.loc 1 153 3 is_stmt 1 view .LVU76
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 293              		.loc 1 153 34 is_stmt 0 view .LVU77
 294 003c 0223     		movs	r3, #2
 295 003e 0293     		str	r3, [sp, #8]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 296              		.loc 1 154 3 is_stmt 1 view .LVU78
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 297              		.loc 1 154 35 is_stmt 0 view .LVU79
 298 0040 0021     		movs	r1, #0
 299 0042 0391     		str	r1, [sp, #12]
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 300              		.loc 1 155 3 is_stmt 1 view .LVU80
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 301              		.loc 1 155 36 is_stmt 0 view .LVU81
 302 0044 0491     		str	r1, [sp, #16]
 156:Core/Src/main.c **** 
 303              		.loc 1 156 3 is_stmt 1 view .LVU82
 156:Core/Src/main.c **** 
 304              		.loc 1 156 36 is_stmt 0 view .LVU83
 305 0046 0591     		str	r1, [sp, #20]
 158:Core/Src/main.c ****   {
 306              		.loc 1 158 3 is_stmt 1 view .LVU84
 158:Core/Src/main.c ****   {
 307              		.loc 1 158 7 is_stmt 0 view .LVU85
 308 0048 01A8     		add	r0, sp, #4
 309 004a FFF7FEFF 		bl	HAL_RCC_ClockConfig
ARM GAS  /tmp/cc3qIj4W.s 			page 14


 310              	.LVL6:
 158:Core/Src/main.c ****   {
 311              		.loc 1 158 6 discriminator 1 view .LVU86
 312 004e 18B9     		cbnz	r0, .L18
 162:Core/Src/main.c **** 
 313              		.loc 1 162 1 view .LVU87
 314 0050 10B0     		add	sp, sp, #64
 315              	.LCFI6:
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 8
 318              		@ sp needed
 319 0052 10BD     		pop	{r4, pc}
 320              	.L17:
 321              	.LCFI7:
 322              		.cfi_restore_state
 146:Core/Src/main.c ****   }
 323              		.loc 1 146 5 is_stmt 1 view .LVU88
 324 0054 FFF7FEFF 		bl	Error_Handler
 325              	.LVL7:
 326              	.L18:
 160:Core/Src/main.c ****   }
 327              		.loc 1 160 5 view .LVU89
 328 0058 FFF7FEFF 		bl	Error_Handler
 329              	.LVL8:
 330              		.cfi_endproc
 331              	.LFE66:
 333              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 334              		.align	2
 335              	.LC0:
 336 0000 4C454420 		.ascii	"LED ON\015\012\000"
 336      4F4E0D0A 
 336      00
 337 0009 000000   		.align	2
 338              	.LC1:
 339 000c 4C454420 		.ascii	"LED OFF\015\012\000"
 339      4F46460D 
 339      0A00
 340              		.section	.text.main,"ax",%progbits
 341              		.align	1
 342              		.global	main
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 347              	main:
 348              	.LFB65:
  67:Core/Src/main.c **** 
 349              		.loc 1 67 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353 0000 38B5     		push	{r3, r4, r5, lr}
 354              	.LCFI8:
 355              		.cfi_def_cfa_offset 16
 356              		.cfi_offset 3, -16
 357              		.cfi_offset 4, -12
 358              		.cfi_offset 5, -8
 359              		.cfi_offset 14, -4
ARM GAS  /tmp/cc3qIj4W.s 			page 15


  76:Core/Src/main.c **** 
 360              		.loc 1 76 3 view .LVU91
 361 0002 FFF7FEFF 		bl	HAL_Init
 362              	.LVL9:
  83:Core/Src/main.c **** 
 363              		.loc 1 83 3 view .LVU92
 364 0006 FFF7FEFF 		bl	SystemClock_Config
 365              	.LVL10:
  90:Core/Src/main.c ****   MX_USART3_UART_Init();
 366              		.loc 1 90 3 view .LVU93
 367 000a FFF7FEFF 		bl	MX_GPIO_Init
 368              	.LVL11:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 369              		.loc 1 91 3 view .LVU94
 370 000e FFF7FEFF 		bl	MX_USART3_UART_Init
 371              	.LVL12:
 372              	.L20:
  98:Core/Src/main.c ****   {
 373              		.loc 1 98 3 view .LVU95
 374              	.LBB8:
 101:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);   // LED ON
 375              		.loc 1 101 5 view .LVU96
 376 0012 1A4C     		ldr	r4, .L22
 377 0014 0122     		movs	r2, #1
 378 0016 2021     		movs	r1, #32
 379 0018 2046     		mov	r0, r4
 380 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 381              	.LVL13:
 102:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);   // LED ON
 382              		.loc 1 102 5 view .LVU97
 383 001e 0122     		movs	r2, #1
 384 0020 4021     		movs	r1, #64
 385 0022 2046     		mov	r0, r4
 386 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 387              	.LVL14:
 103:Core/Src/main.c **** 
 388              		.loc 1 103 5 view .LVU98
 389 0028 0022     		movs	r2, #0
 390 002a 8021     		movs	r1, #128
 391 002c 2046     		mov	r0, r4
 392 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 393              	.LVL15:
 106:Core/Src/main.c ****     HAL_UART_Transmit(&huart3, (uint8_t*)msg_on, 8, 100);
 394              		.loc 1 106 5 view .LVU99
 107:Core/Src/main.c **** 
 395              		.loc 1 107 5 view .LVU100
 396 0032 134D     		ldr	r5, .L22+4
 397 0034 6423     		movs	r3, #100
 398 0036 0822     		movs	r2, #8
 399 0038 1249     		ldr	r1, .L22+8
 400 003a 2846     		mov	r0, r5
 401 003c FFF7FEFF 		bl	HAL_UART_Transmit
 402              	.LVL16:
 109:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
 403              		.loc 1 109 5 view .LVU101
 404 0040 4FF4FA70 		mov	r0, #500
 405 0044 FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/cc3qIj4W.s 			page 16


 406              	.LVL17:
 110:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);   // LED ON
 407              		.loc 1 110 5 view .LVU102
 408 0048 0022     		movs	r2, #0
 409 004a 2021     		movs	r1, #32
 410 004c 2046     		mov	r0, r4
 411 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 412              	.LVL18:
 111:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);   // LED ON
 413              		.loc 1 111 5 view .LVU103
 414 0052 0022     		movs	r2, #0
 415 0054 4021     		movs	r1, #64
 416 0056 2046     		mov	r0, r4
 417 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 418              	.LVL19:
 112:Core/Src/main.c **** 
 419              		.loc 1 112 5 view .LVU104
 420 005c 0122     		movs	r2, #1
 421 005e 8021     		movs	r1, #128
 422 0060 2046     		mov	r0, r4
 423 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 424              	.LVL20:
 114:Core/Src/main.c ****     HAL_UART_Transmit(&huart3, (uint8_t*)msg_off, 9, 100);
 425              		.loc 1 114 5 view .LVU105
 115:Core/Src/main.c ****     
 426              		.loc 1 115 5 view .LVU106
 427 0066 6423     		movs	r3, #100
 428 0068 0922     		movs	r2, #9
 429 006a 0749     		ldr	r1, .L22+12
 430 006c 2846     		mov	r0, r5
 431 006e FFF7FEFF 		bl	HAL_UART_Transmit
 432              	.LVL21:
 117:Core/Src/main.c ****   }
 433              		.loc 1 117 5 discriminator 1 view .LVU107
 434 0072 4FF4FA70 		mov	r0, #500
 435 0076 FFF7FEFF 		bl	HAL_Delay
 436              	.LVL22:
 437              	.LBE8:
  98:Core/Src/main.c ****   {
 438              		.loc 1 98 9 view .LVU108
 439 007a CAE7     		b	.L20
 440              	.L23:
 441              		.align	2
 442              	.L22:
 443 007c 00080140 		.word	1073809408
 444 0080 00000000 		.word	huart3
 445 0084 00000000 		.word	.LC0
 446 0088 0C000000 		.word	.LC1
 447              		.cfi_endproc
 448              	.LFE65:
 450              		.global	huart3
 451              		.section	.bss.huart3,"aw",%nobits
 452              		.align	2
 455              	huart3:
 456 0000 00000000 		.space	72
 456      00000000 
 456      00000000 
ARM GAS  /tmp/cc3qIj4W.s 			page 17


 456      00000000 
 456      00000000 
 457              		.text
 458              	.Letext0:
 459              		.file 3 "/home/rissun57/Desktop/DSA/STM32/IDE/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/inc
 460              		.file 4 "/home/rissun57/Desktop/DSA/STM32/IDE/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/inc
 461              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 462              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 463              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 464              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 465              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 466              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 467              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 468              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 469              		.file 13 "<built-in>"
ARM GAS  /tmp/cc3qIj4W.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc3qIj4W.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/cc3qIj4W.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/cc3qIj4W.s:115    .text.MX_GPIO_Init:00000060 $d
     /tmp/cc3qIj4W.s:121    .text.Error_Handler:00000000 $t
     /tmp/cc3qIj4W.s:127    .text.Error_Handler:00000000 Error_Handler
     /tmp/cc3qIj4W.s:159    .text.MX_USART3_UART_Init:00000000 $t
     /tmp/cc3qIj4W.s:164    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
     /tmp/cc3qIj4W.s:219    .text.MX_USART3_UART_Init:0000002c $d
     /tmp/cc3qIj4W.s:455    .bss.huart3:00000000 huart3
     /tmp/cc3qIj4W.s:225    .text.SystemClock_Config:00000000 $t
     /tmp/cc3qIj4W.s:231    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc3qIj4W.s:334    .rodata.main.str1.4:00000000 $d
     /tmp/cc3qIj4W.s:341    .text.main:00000000 $t
     /tmp/cc3qIj4W.s:347    .text.main:00000000 main
     /tmp/cc3qIj4W.s:443    .text.main:0000007c $d
     /tmp/cc3qIj4W.s:452    .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_UART_Transmit
HAL_Delay
