 
****************************************
Report : power
        -analysis_effort low
Design : Tetris
Version: K-2015.06-SP5-6
Date   : Mon Dec  2 01:28:53 2019
****************************************


Library(s) Used:

    sclib_tsmc180_ss (File: /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.db)


Operating Conditions: PVT_1P8V_25C   Library: sclib_tsmc180_ss
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   1.1575 mW   (97%)
  Net Switching Power  =  36.8285 uW    (3%)
                         ---------
Total Dynamic Power    =   1.1944 mW  (100%)

Cell Leakage Power     = 315.6505 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.1357        5.4473e-03          157.3783            1.1413  (  95.53%)
sequential     1.2432e-04            0.0000        6.9253e-02        1.2439e-04  (   0.01%)
combinational  2.1718e-02        3.1381e-02          158.2030        5.3258e-02  (   4.46%)
--------------------------------------------------------------------------------------------------
Total              1.1575 mW     3.6829e-02 mW       315.6506 nW         1.1947 mW
1
