// Seed: 1441235226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_10;
  uwire id_13 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire [id_2 : id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1
  );
endmodule
