#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17493f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1750bc0 .scope module, "tb" "tb" 3 27;
 .timescale -12 -12;
L_0x1747000 .functor NOT 1, L_0x17789a0, C4<0>, C4<0>, C4<0>;
L_0x1778700 .functor XOR 1, L_0x17785c0, L_0x1778660, C4<0>, C4<0>;
L_0x1778890 .functor XOR 1, L_0x1778700, L_0x17787c0, C4<0>, C4<0>;
v0x1776b00_0 .net *"_ivl_10", 0 0, L_0x17787c0;  1 drivers
v0x1776c00_0 .net *"_ivl_12", 0 0, L_0x1778890;  1 drivers
v0x1776ce0_0 .net *"_ivl_2", 0 0, L_0x1778520;  1 drivers
v0x1776da0_0 .net *"_ivl_4", 0 0, L_0x17785c0;  1 drivers
v0x1776e80_0 .net *"_ivl_6", 0 0, L_0x1778660;  1 drivers
v0x1776fb0_0 .net *"_ivl_8", 0 0, L_0x1778700;  1 drivers
v0x1777090_0 .var "clk", 0 0;
v0x1777130_0 .net "in", 7 0, v0x1775780_0;  1 drivers
v0x17771d0_0 .net "parity_dut", 0 0, L_0x17783c0;  1 drivers
v0x1777300_0 .net "parity_ref", 0 0, L_0x17776d0;  1 drivers
v0x17773a0_0 .var/2u "stats1", 159 0;
v0x1777440_0 .var/2u "strobe", 0 0;
v0x1777500_0 .net "tb_match", 0 0, L_0x17789a0;  1 drivers
v0x17775c0_0 .net "tb_mismatch", 0 0, L_0x1747000;  1 drivers
L_0x1778520 .concat [ 1 0 0 0], L_0x17776d0;
L_0x17785c0 .concat [ 1 0 0 0], L_0x17776d0;
L_0x1778660 .concat [ 1 0 0 0], L_0x17783c0;
L_0x17787c0 .concat [ 1 0 0 0], L_0x17776d0;
L_0x17789a0 .cmp/eeq 1, L_0x1778520, L_0x1778890;
S_0x1750d50 .scope module, "good1" "reference_module" 3 66, 3 4 0, S_0x1750bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0x1747270_0 .net "in", 7 0, v0x1775780_0;  alias, 1 drivers
v0x1747310_0 .net "parity", 0 0, L_0x17776d0;  alias, 1 drivers
L_0x17776d0 .reduce/xor v0x1775780_0;
S_0x1775430 .scope module, "stim1" "stimulus_gen" 3 62, 3 14 0, S_0x1750bc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0x17756a0_0 .net "clk", 0 0, v0x1777090_0;  1 drivers
v0x1775780_0 .var "in", 7 0;
E_0x174f4b0/0 .event negedge, v0x17756a0_0;
E_0x174f4b0/1 .event posedge, v0x17756a0_0;
E_0x174f4b0 .event/or E_0x174f4b0/0, E_0x174f4b0/1;
S_0x1775880 .scope module, "top_module1" "top_module" 3 70, 4 1 0, S_0x1750bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0x17516a0 .functor XOR 1, L_0x1777800, L_0x17778a0, C4<0>, C4<0>;
L_0x1747070 .functor XOR 1, L_0x17516a0, L_0x17779f0, C4<0>, C4<0>;
L_0x1777c00 .functor XOR 1, L_0x1747070, L_0x1777b30, C4<0>, C4<0>;
L_0x1777db0 .functor XOR 1, L_0x1777c00, L_0x1777d10, C4<0>, C4<0>;
L_0x1777fd0 .functor XOR 1, L_0x1777db0, L_0x1777ef0, C4<0>, C4<0>;
L_0x1778180 .functor XOR 1, L_0x1777fd0, L_0x17780e0, C4<0>, C4<0>;
L_0x17783c0 .functor XOR 1, L_0x1778180, L_0x17782d0, C4<0>, C4<0>;
v0x1775ab0_0 .net *"_ivl_1", 0 0, L_0x1777800;  1 drivers
v0x1775b90_0 .net *"_ivl_11", 0 0, L_0x1777b30;  1 drivers
v0x1775c70_0 .net *"_ivl_12", 0 0, L_0x1777c00;  1 drivers
v0x1775d30_0 .net *"_ivl_15", 0 0, L_0x1777d10;  1 drivers
v0x1775e10_0 .net *"_ivl_16", 0 0, L_0x1777db0;  1 drivers
v0x1775f40_0 .net *"_ivl_19", 0 0, L_0x1777ef0;  1 drivers
v0x1776020_0 .net *"_ivl_20", 0 0, L_0x1777fd0;  1 drivers
v0x1776100_0 .net *"_ivl_23", 0 0, L_0x17780e0;  1 drivers
v0x17761e0_0 .net *"_ivl_24", 0 0, L_0x1778180;  1 drivers
v0x17762c0_0 .net *"_ivl_27", 0 0, L_0x17782d0;  1 drivers
v0x17763a0_0 .net *"_ivl_3", 0 0, L_0x17778a0;  1 drivers
v0x1776480_0 .net *"_ivl_4", 0 0, L_0x17516a0;  1 drivers
v0x1776560_0 .net *"_ivl_7", 0 0, L_0x17779f0;  1 drivers
v0x1776640_0 .net *"_ivl_8", 0 0, L_0x1747070;  1 drivers
v0x1776720_0 .net "in", 7 0, v0x1775780_0;  alias, 1 drivers
v0x17767e0_0 .net "parity", 0 0, L_0x17783c0;  alias, 1 drivers
L_0x1777800 .part v0x1775780_0, 0, 1;
L_0x17778a0 .part v0x1775780_0, 1, 1;
L_0x17779f0 .part v0x1775780_0, 2, 1;
L_0x1777b30 .part v0x1775780_0, 3, 1;
L_0x1777d10 .part v0x1775780_0, 4, 1;
L_0x1777ef0 .part v0x1775780_0, 5, 1;
L_0x17780e0 .part v0x1775780_0, 6, 1;
L_0x17782d0 .part v0x1775780_0, 7, 1;
S_0x1776900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 76, 3 76 0, S_0x1750bc0;
 .timescale -12 -12;
E_0x174f2e0 .event anyedge, v0x1777440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1777440_0;
    %nor/r;
    %assign/vec4 v0x1777440_0, 0;
    %wait E_0x174f2e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1775430;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174f4b0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1775780_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 22 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1750bc0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1777090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1777440_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1750bc0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1777090_0;
    %inv;
    %store/vec4 v0x1777090_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1750bc0;
T_4 ;
    %vpi_call/w 3 54 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 55 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17756a0_0, v0x17775c0_0, v0x1777130_0, v0x1777300_0, v0x17771d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1750bc0;
T_5 ;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 86 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 88 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 89 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 90 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1750bc0;
T_6 ;
    %wait E_0x174f4b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17773a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17773a0_0, 4, 32;
    %load/vec4 v0x1777500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 101 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17773a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17773a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17773a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1777300_0;
    %load/vec4 v0x1777300_0;
    %load/vec4 v0x17771d0_0;
    %xor;
    %load/vec4 v0x1777300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17773a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x17773a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17773a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/reduction/reduction_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/reduction/iter0/response20/top_module.sv";
