Analysis & Synthesis report for acu_stack
Wed May  8 17:27:00 2019
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |acu_stack|edac_protected_stack:L_USER_LOGIC|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |acu_stack
 18. Parameter Settings for User Entity Instance: edac_protected_stack:L_USER_LOGIC
 19. Parameter Settings for User Entity Instance: edac_protected_ram:MEM
 20. Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY
 21. Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER
 22. Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER
 23. Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|edac_encoder:L_ENCODER
 24. Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|scrubber:L_SCRUBBER
 25. Parameter Settings for Inferred Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|edac_encoder:L_ENCODER"
 28. Port Connectivity Checks: "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY"
 29. Port Connectivity Checks: "edac_protected_ram:MEM"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May  8 17:27:00 2019       ;
; Quartus II 32-bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; acu_stack                                   ;
; Top-level Entity Name              ; acu_stack                                   ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 383                                         ;
;     Total combinational functions  ; 236                                         ;
;     Dedicated logic registers      ; 227                                         ;
; Total registers                    ; 227                                         ;
; Total pins                         ; 56                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 672                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; acu_stack          ; acu_stack          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; edacram/scrubber.vhd               ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/edacram/scrubber.vhd                          ;         ;
; edacram/edac_protected_ram_pkg.vhd ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/edacram/edac_protected_ram_pkg.vhd            ;         ;
; edacram/edac_protected_ram.vhd     ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/edacram/edac_protected_ram.vhd                ;         ;
; edacram/edac_memory_core.vhd       ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/edacram/edac_memory_core.vhd                  ;         ;
; edacram/edac_encoder.vhd           ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/edacram/edac_encoder.vhd                      ;         ;
; edacram/edac_decoder.vhd           ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/edacram/edac_decoder.vhd                      ;         ;
; stack_logic.vhd                    ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/stack_logic.vhd                               ;         ;
; adapter_logic.vhd                  ; yes             ; User VHDL File               ; /home/labor/acu_stack/rtl/adapter_logic.vhd                             ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; /soft/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_bfi1.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/labor/acu_stack/rtl/db/altsyncram_bfi1.tdf                        ;         ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 56               ;
; Total memory bits        ; 672              ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 248              ;
; Total fan-out            ; 1937             ;
; Average fan-out          ; 3.25             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |acu_stack                                       ; 236 (10)          ; 227 (4)      ; 672         ; 0            ; 0       ; 0         ; 0         ; 56   ; 0            ; |acu_stack                                                                                                                                ;              ;
;    |edac_protected_ram:MEM|                      ; 87 (11)           ; 157 (8)      ; 672         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |acu_stack|edac_protected_ram:MEM                                                                                                         ;              ;
;       |edac_memory_core:L_EDAC_PROTECTED_MEMORY| ; 76 (27)           ; 149 (75)     ; 672         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY                                                                ;              ;
;          |altsyncram:memory_content_rtl_0|       ; 0 (0)             ; 0 (0)        ; 672         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0                                ;              ;
;             |altsyncram_bfi1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 672         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated ;              ;
;          |edac_decoder:L_DECODER|                ; 38 (38)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER                                         ;              ;
;          |edac_encoder:L_ENCODER|                ; 11 (11)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER                                         ;              ;
;    |edac_protected_stack:L_USER_LOGIC|           ; 139 (139)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |acu_stack|edac_protected_stack:L_USER_LOGIC                                                                                              ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 21           ; 32           ; 21           ; 672  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |acu_stack|edac_protected_stack:L_USER_LOGIC|state                                                                                                                                                                                                                                                                   ;
+-----------------------+---------------+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+----------------------+-----------------------+----------------------+------------+
; Name                  ; state.invalid ; state.top_after_mem2 ; state.top_after_mem ; state.top_before_mem ; state.top_calc_addr ; state.pop_after_mem2 ; state.pop_after_mem ; state.pop_before_mem ; state.pop_calc_addr ; state.push_after_mem2 ; state.push_after_mem ; state.push_before_mem ; state.push_calc_addr ; state.idle ;
+-----------------------+---------------+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+----------------------+-----------------------+----------------------+------------+
; state.idle            ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 0          ;
; state.push_calc_addr  ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 1                    ; 1          ;
; state.push_before_mem ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                     ; 0                    ; 1          ;
; state.push_after_mem  ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 1                    ; 0                     ; 0                    ; 1          ;
; state.push_after_mem2 ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 1                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.pop_calc_addr   ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 1                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.pop_before_mem  ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.pop_after_mem   ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 1                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.pop_after_mem2  ; 0             ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.top_calc_addr   ; 0             ; 0                    ; 0                   ; 0                    ; 1                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.top_before_mem  ; 0             ; 0                    ; 0                   ; 1                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.top_after_mem   ; 0             ; 0                    ; 1                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.top_after_mem2  ; 0             ; 1                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
; state.invalid         ; 1             ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                     ; 0                    ; 1          ;
+-----------------------+---------------+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+----------------------+-----------------------+----------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                              ; Reason for Removal                          ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[5..21]                     ; Stuck at GND due to stuck port clock_enable ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[5] ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[4]                         ; Stuck at GND due to stuck port clock_enable ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[4] ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[3]                         ; Stuck at GND due to stuck port clock_enable ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[3] ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[2]                         ; Stuck at GND due to stuck port clock_enable ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[2] ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[1]                         ; Stuck at GND due to stuck port clock_enable ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[1] ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[0]                         ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[0] ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[0]        ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[0]                            ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|ff_scrubbing_in_prog                       ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_shadow_buffer[0..15]              ; Stuck at GND due to stuck port clock_enable ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[0]         ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[0]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[1]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[2]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[3]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[4]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[5]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[6]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[7]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[8]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[9]~en                                                       ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[10]~en                                                      ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[11]~en                                                      ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[12]~en                                                      ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[13]~en                                                      ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[14]~en                                                      ; Lost fanout                                 ;
; edac_protected_stack:L_USER_LOGIC|mem_data_out[15]~en                                                      ; Lost fanout                                 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_selector                          ; Stuck at VCC due to stuck port data_in      ;
; Total Number of Removed Registers = 65                                                                     ;                                             ;
+------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                      ;
+-------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[21] ; Stuck at GND                   ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[0],                         ;
;                                                                                     ; due to stuck port clock_enable ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[0], ;
;                                                                                     ;                                ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|data_in_d[0],        ;
;                                                                                     ;                                ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[0],                            ;
;                                                                                     ;                                ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER|result_d[0]          ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[5]  ; Stuck at GND                   ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[5]  ;
;                                                                                     ; due to stuck port clock_enable ;                                                                                                             ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[4]  ; Stuck at GND                   ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[4]  ;
;                                                                                     ; due to stuck port clock_enable ;                                                                                                             ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[3]  ; Stuck at GND                   ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[3]  ;
;                                                                                     ; due to stuck port clock_enable ;                                                                                                             ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[2]  ; Stuck at GND                   ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[2]  ;
;                                                                                     ; due to stuck port clock_enable ;                                                                                                             ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|block_out_dec_d[1]  ; Stuck at GND                   ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|corrected_code_d[1]  ;
;                                                                                     ; due to stuck port clock_enable ;                                                                                                             ;
+-------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 227   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 142   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 85    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; edac_protected_stack:L_USER_LOGIC|adapt_re_ack           ; 2       ;
; edac_protected_stack:L_USER_LOGIC|adapt_we_ack           ; 2       ;
; edac_protected_stack:L_USER_LOGIC|recover_fsm_n_filtered ; 1       ;
; edac_protected_stack:L_USER_LOGIC|stack_is_empty         ; 15      ;
; edac_protected_stack:L_USER_LOGIC|ff_recover_fsm_n       ; 1       ;
; Total number of inverted registers = 5                   ;         ;
+----------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register Name                                                                                   ; RAM Name                                                                             ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[0]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[1]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[2]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[3]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[4]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[5]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[6]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[7]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[8]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[9]  ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[10] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[11] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[12] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[13] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[14] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[15] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[16] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[17] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[18] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[19] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[20] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[21] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[22] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[23] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[24] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[25] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[26] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[27] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[28] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[29] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[30] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0_bypass[31] ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0 ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |acu_stack|edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|data_out_mem[21] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |acu_stack|edac_protected_ram:MEM|we_hold_counter[0]                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |acu_stack|edac_protected_ram:MEM|re_hold_counter[2]                                        ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |acu_stack|edac_protected_stack:L_USER_LOGIC|stack_pointer[2]                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |acu_stack|edac_protected_stack:L_USER_LOGIC|adapt_data_out[7]                              ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; No         ; |acu_stack|edac_protected_stack:L_USER_LOGIC|mem_addr                                       ;
; 29:1               ; 3 bits    ; 57 LEs        ; 24 LEs               ; 33 LEs                 ; No         ; |acu_stack|edac_protected_stack:L_USER_LOGIC|Selector6                                      ;
; 31:1               ; 2 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |acu_stack|edac_protected_stack:L_USER_LOGIC|Selector14                                     ;
; 31:1               ; 2 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |acu_stack|edac_protected_stack:L_USER_LOGIC|Selector13                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0|altsyncram_bfi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |acu_stack ;
+----------------------------------------------+-------+--------------------+
; Parameter Name                               ; Value ; Type               ;
+----------------------------------------------+-------+--------------------+
; metastable_filter_bypass_reset_error_flags_n ; false ; Enumerated         ;
; metastable_filter_bypass_acu                 ; false ; Enumerated         ;
; data_width                                   ; 16    ; Signed Integer     ;
; address_pop                                  ; 2     ; Signed Integer     ;
; address_top                                  ; 3     ; Signed Integer     ;
; address_push                                 ; 1     ; Signed Integer     ;
; stack_size_log2                              ; 5     ; Signed Integer     ;
+----------------------------------------------+-------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edac_protected_stack:L_USER_LOGIC ;
+----------------------------------------+-------+-------------------------------+
; Parameter Name                         ; Value ; Type                          ;
+----------------------------------------+-------+-------------------------------+
; metastable_filter_bypass_recover_fsm_n ; false ; Enumerated                    ;
; data_width                             ; 16    ; Signed Integer                ;
; stack_size_log2                        ; 5     ; Signed Integer                ;
+----------------------------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edac_protected_ram:MEM ;
+--------------------------------+-------+----------------------------+
; Parameter Name                 ; Value ; Type                       ;
+--------------------------------+-------+----------------------------+
; address_width                  ; 5     ; Signed Integer             ;
; data_width                     ; 16    ; Signed Integer             ;
; edac_latency                   ; 4     ; Signed Integer             ;
; prot_bram_registered_in        ; true  ; Enumerated                 ;
; prot_bram_registered_out       ; true  ; Enumerated                 ;
; prot_bram_scrubber_present     ; false ; Enumerated                 ;
; prot_bram_scrb_prescaler_width ; 1     ; Signed Integer             ;
; prot_bram_scrb_timer_width     ; 1     ; Signed Integer             ;
; init_from_file                 ; false ; Enumerated                 ;
; initfile_path                  ;       ; String                     ;
; initfile_format                ;       ; String                     ;
+--------------------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY ;
+----------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------+
; address_width        ; 5     ; Signed Integer                                                                ;
; data_width           ; 16    ; Signed Integer                                                                ;
; registered_input     ; true  ; Enumerated                                                                    ;
; registered_output    ; true  ; Enumerated                                                                    ;
; scrubber_present     ; false ; Enumerated                                                                    ;
; scrb_prescaler_width ; 1     ; Signed Integer                                                                ;
; scrb_timer_width     ; 1     ; Signed Integer                                                                ;
; init_from_file       ; false ; Enumerated                                                                    ;
; initfile_path        ;       ; String                                                                        ;
; initfile_format      ;       ; String                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------+
; data_width        ; 16    ; Signed Integer                                                                                          ;
; registered_input  ; true  ; Enumerated                                                                                              ;
; registered_output ; true  ; Enumerated                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------+
; data_width        ; 16    ; Signed Integer                                                                                          ;
; registered_input  ; true  ; Enumerated                                                                                              ;
; registered_output ; true  ; Enumerated                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|edac_encoder:L_ENCODER ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; data_width        ; 16    ; Signed Integer                                                                                                                 ;
; registered_input  ; false ; Enumerated                                                                                                                     ;
; registered_output ; false ; Enumerated                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|scrubber:L_SCRUBBER ;
+-------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                           ;
+-------------------------+-------+------------------------------------------------------------------------------------------------+
; address_width           ; 5     ; Signed Integer                                                                                 ;
; registered_input        ; true  ; Enumerated                                                                                     ;
; registered_output       ; true  ; Enumerated                                                                                     ;
; scrubber_present        ; false ; Enumerated                                                                                     ;
; prescaler_counter_width ; 1     ; Signed Integer                                                                                 ;
; timer_counter_width     ; 1     ; Signed Integer                                                                                 ;
+-------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 21                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 21                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_bfi1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                               ;
; Entity Instance                           ; edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 21                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 21                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|edac_encoder:L_ENCODER" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; data_out[21..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY" ;
+------------------------+-------+----------+-------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                         ;
+------------------------+-------+----------+-------------------------------------------------+
; error_injection[15..2] ; Input ; Info     ; Stuck at GND                                    ;
+------------------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "edac_protected_ram:MEM"                                                                                                   ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uncorrectable_error                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; correctable_error                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error_injection                            ; Input  ; Info     ; Stuck at GND                                                                        ;
; force_scrubbing                            ; Input  ; Info     ; Stuck at GND                                                                        ;
; scrubber_invalid_state_error               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scrubber_recover_fsm_n                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dbg_scrubber_invalid_state_error_injection ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed May  8 17:26:55 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off acu_stack -c acu_stack
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file edacram/scrubber.vhd
    Info (12022): Found design unit 1: scrubber-rtl
    Info (12023): Found entity 1: scrubber
Info (12021): Found 2 design units, including 0 entities, in source file edacram/edac_protected_ram_pkg.vhd
    Info (12022): Found design unit 1: edac_protected_ram_pkg
    Info (12022): Found design unit 2: edac_protected_ram_pkg-body
Info (12021): Found 4 design units, including 1 entities, in source file edacram/edac_protected_ram.vhd
    Info (12022): Found design unit 1: edac_protected_ram-unprotected_bram
    Info (12022): Found design unit 2: edac_protected_ram-unprotected_reg
    Info (12022): Found design unit 3: edac_protected_ram-protected_bram
    Info (12023): Found entity 1: edac_protected_ram
Info (12021): Found 2 design units, including 1 entities, in source file edacram/edac_memory_core.vhd
    Info (12022): Found design unit 1: edac_memory_core-rtl
    Info (12023): Found entity 1: edac_memory_core
Info (12021): Found 2 design units, including 1 entities, in source file edacram/edac_encoder.vhd
    Info (12022): Found design unit 1: edac_encoder-arithmetic
    Info (12023): Found entity 1: edac_encoder
Info (12021): Found 2 design units, including 1 entities, in source file edacram/edac_decoder.vhd
    Info (12022): Found design unit 1: edac_decoder-arithmetic
    Info (12023): Found entity 1: edac_decoder
Info (12021): Found 2 design units, including 1 entities, in source file stack_logic.vhd
    Info (12022): Found design unit 1: edac_protected_stack-rtl
    Info (12023): Found entity 1: edac_protected_stack
Info (12021): Found 2 design units, including 1 entities, in source file adapter_logic.vhd
    Info (12022): Found design unit 1: acu_stack-rtl
    Info (12023): Found entity 1: acu_stack
Info (12127): Elaborating entity "acu_stack" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at adapter_logic.vhd(69): object "mem_uncorrectable_error" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adapter_logic.vhd(70): object "mem_correctable_error" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adapter_logic.vhd(71): object "mem_scrubber_invalid_state_error" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at adapter_logic.vhd(73): used explicit default value for signal "mem_error_injection" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at adapter_logic.vhd(74): used explicit default value for signal "mem_force_scrubbing" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at adapter_logic.vhd(75): used explicit default value for signal "mem_scrubber_recover_fsm_n" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at adapter_logic.vhd(76): used explicit default value for signal "mem_dbg_scrubber_invalid_state_error_injection" because signal was never assigned a value
Warning (10445): VHDL Subtype or Type Declaration warning at adapter_logic.vhd(133): subtype or type has null range
Warning (10296): VHDL warning at adapter_logic.vhd(133): ignored assignment of value to null range
Warning (10296): VHDL warning at adapter_logic.vhd(180): ignored assignment of value to null range
Warning (10296): VHDL warning at adapter_logic.vhd(181): ignored assignment of value to null range
Info (12129): Elaborating entity "edac_protected_stack" using architecture "A:rtl" for hierarchy "edac_protected_stack:L_USER_LOGIC"
Info (12129): Elaborating entity "edac_protected_ram" using architecture "A:protected_bram" for hierarchy "edac_protected_ram:MEM"
Warning (10296): VHDL warning at edac_protected_ram.vhd(29): ignored assignment of value to null range
Warning (10296): VHDL warning at edac_protected_ram.vhd(30): ignored assignment of value to null range
Warning (10296): VHDL warning at edac_protected_ram.vhd(459): ignored assignment of value to null range
Warning (10296): VHDL warning at edac_protected_ram.vhd(460): ignored assignment of value to null range
Info (12129): Elaborating entity "edac_memory_core" using architecture "A:rtl" for hierarchy "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY"
Warning (10296): VHDL warning at edac_memory_core.vhd(29): ignored assignment of value to null range
Warning (10296): VHDL warning at edac_memory_core.vhd(30): ignored assignment of value to null range
Info (12129): Elaborating entity "edac_encoder" using architecture "A:arithmetic" for hierarchy "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_encoder:L_ENCODER"
Info (12129): Elaborating entity "edac_decoder" using architecture "A:arithmetic" for hierarchy "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER"
Info (12129): Elaborating entity "edac_encoder" using architecture "A:arithmetic" for hierarchy "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|edac_decoder:L_DECODER|edac_encoder:L_ENCODER"
Info (12129): Elaborating entity "scrubber" using architecture "A:rtl" for hierarchy "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|scrubber:L_SCRUBBER"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "edac_protected_stack:L_USER_LOGIC|mem_data_out[15]" feeding internal logic into a wire
Warning (276020): Inferred RAM node "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|memory_content_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0"
Info (12133): Instantiated megafunction "edac_protected_ram:MEM|edac_memory_core:L_EDAC_PROTECTED_MEMORY|altsyncram:memory_content_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfi1.tdf
    Info (12023): Found entity 1: altsyncram_bfi1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 467 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 390 logic cells
    Info (21064): Implemented 21 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Wed May  8 17:27:00 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


