# Synchronize-FIFO
This project implements a parameterized synchronous FIFO (First-In First-Out) buffer in Verilog. The FIFO is designed using a single clock domain for both read and write operations and supports full and empty status flags.
