{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1479947066976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1479947066977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 18:24:26 2016 " "Processing started: Wed Nov 23 18:24:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1479947066977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1479947066977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1479947066977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1479947067267 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nois.qsys " "Elaborating Qsys system entity \"nois.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479947075455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:39 Progress: Loading DE2_CCD-test/nois.qsys " "2016.11.23.18:24:39 Progress: Loading DE2_CCD-test/nois.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947079042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:39 Progress: Reading input file " "2016.11.23.18:24:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947079425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:39 Progress: Adding altpll_0 \[altpll 15.0\] " "2016.11.23.18:24:39 Progress: Adding altpll_0 \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947079495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:40 Progress: Parameterizing module altpll_0 " "2016.11.23.18:24:40 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947080745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:40 Progress: Adding clk_0 \[clock_source 15.0\] " "2016.11.23.18:24:40 Progress: Adding clk_0 \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947080750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:40 Progress: Parameterizing module clk_0 " "2016.11.23.18:24:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947080875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:40 Progress: Adding video_chroma_resampler_0 \[altera_up_avalon_video_chroma_resampler 15.0\] " "2016.11.23.18:24:40 Progress: Adding video_chroma_resampler_0 \[altera_up_avalon_video_chroma_resampler 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947080875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:41 Progress: Parameterizing module video_chroma_resampler_0 " "2016.11.23.18:24:41 Progress: Parameterizing module video_chroma_resampler_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:41 Progress: Building connections " "2016.11.23.18:24:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:41 Progress: Parameterizing connections " "2016.11.23.18:24:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:41 Progress: Validating " "2016.11.23.18:24:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.23.18:24:41 Progress: Done reading input file " "2016.11.23.18:24:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois.video_chroma_resampler_0: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes) " "Nois.video_chroma_resampler_0: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Nois.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Nois.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Nois.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nois.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Nois.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1479947081665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois: Generating nois \"nois\" for QUARTUS_SYNTH " "Nois: Generating nois \"nois\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947083126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"nois\" instantiated altpll \"altpll_0\" " "Altpll_0: \"nois\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947085969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_chroma_resampler_0: Starting Generation of Chroma Resampler " "Video_chroma_resampler_0: Starting Generation of Chroma Resampler" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947085979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_chroma_resampler_0: \"nois\" instantiated altera_up_avalon_video_chroma_resampler \"video_chroma_resampler_0\" " "Video_chroma_resampler_0: \"nois\" instantiated altera_up_avalon_video_chroma_resampler \"video_chroma_resampler_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947086099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nois\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nois\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947086105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nois: Done \"nois\" with 4 modules, 6 files " "Nois: Done \"nois\" with 4 modules, 6 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1479947086119 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nois.qsys " "Finished elaborating Qsys system entity \"nois.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479947087987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_4x_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_4x_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_4X_RAM " "Found entity 1: Stack_4X_RAM" {  } { { "Stack_4X_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Stack_4X_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb_4x.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb_4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_4X " "Found entity 1: RAW2RGB_4X" {  } { { "RAW2RGB_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/RAW2RGB_4X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col_4x.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col_4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col_4X " "Found entity 1: Mirror_Col_4X" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Stack_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088025 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1479947088027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088036 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Mirror_Col Mirror_Col.v(16) " "Verilog Module Declaration warning at Mirror_Col.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Mirror_Col\"" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479947088037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_out " "Found entity 1: color_out" {  } { { "color_out.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/color_out.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Line_Buffer " "Found entity 1: my_Line_Buffer" {  } { { "my_Line_Buffer.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Line_Buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Stack_RAM " "Found entity 1: my_Stack_RAM" {  } { { "my_Stack_RAM.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Stack_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_RD_FIFO " "Found entity 1: my_Sdram_RD_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_RD_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_WR_FIFO " "Found entity 1: my_Sdram_WR_FIFO" {  } { { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/my_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_Sdram_PLL " "Found entity 1: my_Sdram_PLL" {  } { { "Sdram_Control_4Port/my_Sdram_PLL.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_clip.sv 1 1 " "Found 1 design units, including 1 entities, in source file sample_clip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sample_clip " "Found entity 1: sample_clip" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bw_pixl.v 1 1 " "Found 1 design units, including 1 entities, in source file bw_pixl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bw_Pixl " "Found entity 1: Bw_Pixl" {  } { { "Bw_Pixl.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Bw_Pixl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/nois.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois/nois.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois " "Found entity 1: nois" {  } { { "db/ip/nois/nois.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nois/submodules/altera_reset_controller.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nois/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/submodules/nois_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/nois/submodules/nois_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_altpll_0_dffpipe_l2c " "Found entity 1: nois_altpll_0_dffpipe_l2c" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/submodules/nois_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088058 ""} { "Info" "ISGN_ENTITY_NAME" "2 nois_altpll_0_stdsync_sv6 " "Found entity 2: nois_altpll_0_stdsync_sv6" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/submodules/nois_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088058 ""} { "Info" "ISGN_ENTITY_NAME" "3 nois_altpll_0_altpll_1742 " "Found entity 3: nois_altpll_0_altpll_1742" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/submodules/nois_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088058 ""} { "Info" "ISGN_ENTITY_NAME" "4 nois_altpll_0 " "Found entity 4: nois_altpll_0" {  } { { "db/ip/nois/submodules/nois_altpll_0.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/submodules/nois_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nois/submodules/nois_video_chroma_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nois/submodules/nois_video_chroma_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nois_video_chroma_resampler_0 " "Found entity 1: nois_video_chroma_resampler_0" {  } { { "db/ip/nois/submodules/nois_video_chroma_resampler_0.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/submodules/nois_video_chroma_resampler_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1479947088059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1479947088059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sample_area sample_clip.sv(28) " "Verilog HDL Implicit Net warning at sample_clip.sv(28): created implicit net for \"sample_area\"" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479947088059 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(56) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(56): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479947088060 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(63) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(63): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479947088060 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col_4X.v(70) " "Verilog HDL Instantiation warning at Mirror_Col_4X.v(70): instance has no name" {  } { { "Mirror_Col_4X.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col_4X.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479947088060 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(74) " "Verilog HDL Instantiation warning at Mirror_Col.v(74): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479947088069 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(82) " "Verilog HDL Instantiation warning at Mirror_Col.v(82): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479947088069 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(90) " "Verilog HDL Instantiation warning at Mirror_Col.v(90): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1479947088069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sample_clip " "Elaborating entity \"sample_clip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1479947088174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sample_clip.sv(28) " "Verilog HDL assignment warning at sample_clip.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479947088174 "|sample_clip"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sample_clip.sv(49) " "Verilog HDL assignment warning at sample_clip.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479947088175 "|sample_clip"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sample_clip.sv(60) " "Verilog HDL assignment warning at sample_clip.sv(60): truncated value with size 10 to match size of target (9)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479947088175 "|sample_clip"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sample_clip.sv(66) " "Verilog HDL assignment warning at sample_clip.sv(66): truncated value with size 32 to match size of target (9)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479947088175 "|sample_clip"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sample_clip.sv(77) " "Verilog HDL assignment warning at sample_clip.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479947088175 "|sample_clip"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sample_clip.sv(91) " "Verilog HDL assignment warning at sample_clip.sv(91): truncated value with size 32 to match size of target (5)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479947088175 "|sample_clip"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sample_clip.sv(110) " "Verilog HDL assignment warning at sample_clip.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1479947088176 "|sample_clip"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d_irow_cont\[9\] GND " "Pin \"d_irow_cont\[9\]\" is stuck at GND" {  } { { "sample_clip.sv" "" { Text "C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1479947088948 "|sample_clip|d_irow_cont[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1479947088948 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088998 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088998 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088998 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1479947088998 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois " "Ignored assignments for entity \"nois\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE SYSTEM -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME nois HAS_SOPCINFO 1 GENERATION_ID 1479947081\" -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME nois HAS_SOPCINFO 1 GENERATION_ID 1479947081\" -entity nois -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1479947088999 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nois_altpll_0 " "Ignored assignments for entity \"nois_altpll_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altpll -entity nois_altpll_0 -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity nois_altpll_0 -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity nois_altpll_0 -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity nois_altpll_0 -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity nois_altpll_0 -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity nois_altpll_0 -qip \"C:/Users/ychu26/ece385-final/DE2_CCD-test/db/ip/nois/nois.qip\" -library nois was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1479947088999 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1479947088999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1479947089194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1479947089194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1479947089263 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1479947089263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1479947089263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1479947089263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1479947089348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 18:24:49 2016 " "Processing ended: Wed Nov 23 18:24:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1479947089348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1479947089348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1479947089348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1479947089348 ""}
