$date
	Sun Nov 12 17:09:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 1 ! pc_nxt $end
$var wire 1 " pc $end
$var reg 1 # clk $end
$var reg 1 $ in_alu $end
$var reg 1 % reset $end
$var reg 1 & sel_pc $end
$scope module c0 $end
$var wire 1 # clk $end
$var wire 32 ' in_alu [31:0] $end
$var wire 32 ( in_pc [31:0] $end
$var wire 1 % rst $end
$var wire 1 & sel_pc $end
$var wire 32 ) pc_nxt [31:0] $end
$var wire 32 * pc [31:0] $end
$var reg 32 + w_pc [31:0] $end
$var reg 32 , w_pc_nxt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
b0x (
b0 '
0&
0%
0$
0#
x"
x!
$end
#5
b0x *
b0x +
1#
#10
b0 (
0!
0"
b0 )
b0 ,
b0 *
b0 +
0#
1%
#15
1#
#20
0#
#22
0%
#25
b100 )
b100 ,
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#72
1&
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
#205
1#
#210
0#
#215
1#
#220
0#
#225
1#
#230
0#
#235
1#
#240
0#
#245
1#
#250
0#
#255
1#
#260
0#
#265
1#
#270
0#
#272
