
---------- Begin Simulation Statistics ----------
final_tick                               223249398000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119251                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858832                       # Number of bytes of host memory used
host_op_rate                                   124280                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   838.57                       # Real time elapsed on the host
host_tick_rate                              266226908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223249                       # Number of seconds simulated
sim_ticks                                223249398000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.480492                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8068883                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9223637                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          13149498                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          21174091                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             105762                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1891                       # Number of indirect misses.
system.cpu.branchPred.lookups                31556670                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8340421                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20112                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.464988                       # CPI: cycles per instruction
system.cpu.discardedOps                      21270888                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           75633488                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12663798                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12236376                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              17025                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        70083615                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.223965                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        446498796                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       376415181                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16585992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9561038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          662                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19123356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            662                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275465                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1147                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38545                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19137                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533321408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533321408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309380                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53540060000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308402000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1246486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16617905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1203007                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17398                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64126                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1203263                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43223                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3609533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25076141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28685674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    154001280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540786496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              694787776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277272                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529629760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17839590                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006096                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17838927    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    663      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17839590                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19107125000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4286880991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1804894500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1201470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51460                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1252930                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1201470                       # number of overall hits
system.l2.overall_hits::.cpu.data               51460                       # number of overall hits
system.l2.overall_hits::total                 1252930                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55889                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57682                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1793                       # number of overall misses
system.l2.overall_misses::.cpu.data             55889                       # number of overall misses
system.l2.overall_misses::total                 57682                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4672461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4824989500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152528500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4672461000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4824989500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1203263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1310612                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1203263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1310612                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.520629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044011                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.520629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044011                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85068.878974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83602.515701                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83648.096460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85068.878974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83602.515701                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83648.096460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275465                       # number of writebacks
system.l2.writebacks::total                   8275465                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57682                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57682                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134598500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4113571000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4248169500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    134598500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4113571000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4248169500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.520629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.044011                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.520629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.044011                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75068.878974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73602.515701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73648.096460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75068.878974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73602.515701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73648.096460                       # average overall mshr miss latency
system.l2.replacements                        8277272                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342440                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342440                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342440                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1203007                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1203007                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1203007                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1203007                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25581                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38545                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38545                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3114449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3114449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.601082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.601082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80800.337268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80800.337268                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38545                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2728999000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2728999000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.601082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.601082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70800.337268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70800.337268                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1201470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1201470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1793                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152528500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152528500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1203263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1203263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85068.878974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85068.878974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134598500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134598500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75068.878974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75068.878974                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1558012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1558012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43223                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89830.027675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89830.027675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17344                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1384572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1384572000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79830.027675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79830.027675                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 156922750000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 156922750000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19017.025344                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19017.025344                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32626.949058                       # Cycle average of tags in use
system.l2.tags.total_refs                    10871655                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310048                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.308254                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   20222.875755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       284.002543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12120.070760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.617153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.369875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30839                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 161296888                       # Number of tag accesses
system.l2.tags.data_accesses                161296888                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         114752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3576896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3691648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529629760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529629760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275465                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275465                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            514008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16021974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16535982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       514008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           514008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2372368144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2372368144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2372368144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           514008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16021974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2388904126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002865851750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       282751                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       282751                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5044784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8180055                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57682                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275465                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57682                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275465                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517181                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    797502250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1879039750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13825.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32575.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36021                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7724291                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57682                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 280219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 351924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 485161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 518078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 489797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 664457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 560750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 550009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 423280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 584839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 371033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 492456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 415316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 504446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 362425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 384860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 317327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  27583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  25259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  22631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       572804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.067912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   814.367914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.061598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36021      6.29%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6726      1.17%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5031      0.88%      8.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6318      1.10%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5510      0.96%     10.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4975      0.87%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2672      0.47%     11.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6693      1.17%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498858     87.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       572804                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       282751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.203946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.467249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        282750    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        282751                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       282751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.267568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.439716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.839476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2511      0.89%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           967      0.34%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            62      0.02%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         81354     28.77%     30.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          3690      1.31%     31.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         39062     13.81%     45.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29         10980      3.88%     49.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31          1083      0.38%     49.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        126732     44.82%     94.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           548      0.19%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           217      0.08%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          2667      0.94%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1120      0.40%     95.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43           805      0.28%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45           691      0.24%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47           620      0.22%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           643      0.23%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           278      0.10%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           131      0.05%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           392      0.14%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          2327      0.82%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           511      0.18%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61          1790      0.63%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           257      0.09%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           258      0.09%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67          1063      0.38%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69            10      0.00%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71          1112      0.39%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73           640      0.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             4      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77           219      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        282751                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3691648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529627776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3691648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529629760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2372.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2372.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   18.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223225922000                       # Total gap between requests
system.mem_ctrls.avgGap                      26787.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       114752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3576896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529627776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 514008.104962504760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16021973.774818422273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2372359257.156877040863                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275465                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60998000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1818041750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5656253002750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34020.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32529.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    683496.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2043203820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1085988585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207188520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599284680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17622958080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51131427060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42669725280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       136359776025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        610.795717                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 109533757500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7454720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 106260920500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2046616740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1087802595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204660960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598480800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17622958080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      51323371710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42508087680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       136391978565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.939961                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 109100983500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7454720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 106693694500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     56545098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         56545098                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     56545098                       # number of overall hits
system.cpu.icache.overall_hits::total        56545098                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1203263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1203263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1203263                       # number of overall misses
system.cpu.icache.overall_misses::total       1203263                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15776842500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15776842500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15776842500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15776842500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57748361                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57748361                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57748361                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57748361                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020836                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020836                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020836                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020836                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13111.715809                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13111.715809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13111.715809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13111.715809                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1203007                       # number of writebacks
system.cpu.icache.writebacks::total           1203007                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1203263                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1203263                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1203263                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1203263                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14573579500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14573579500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14573579500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14573579500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020836                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020836                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020836                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020836                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12111.715809                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12111.715809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12111.715809                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12111.715809                       # average overall mshr miss latency
system.cpu.icache.replacements                1203007                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     56545098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        56545098                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1203263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1203263                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15776842500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15776842500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57748361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57748361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020836                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020836                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13111.715809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13111.715809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1203263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1203263                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14573579500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14573579500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020836                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12111.715809                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12111.715809                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.567073                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57748361                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1203263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.993133                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.567073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         116699985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        116699985                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18194378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18194378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18194395                       # number of overall hits
system.cpu.dcache.overall_hits::total        18194395                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8413874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8413874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8413877                       # number of overall misses
system.cpu.dcache.overall_misses::total       8413877                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 270526997500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 270526997500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 270526997500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 270526997500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26608252                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26608252                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26608272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26608272                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.316213                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.316213                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.316213                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.316213                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32152.489745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32152.489745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32152.478281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32152.478281                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342440                       # number of writebacks
system.cpu.dcache.writebacks::total           8342440                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54823                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54823                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8359051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8359051                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8359054                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8359054                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 259097179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 259097179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 259097449000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 259097449000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.314153                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.314153                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.314152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.314152                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30996.004152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30996.004152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30996.025268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30996.025268                       # average overall mshr miss latency
system.cpu.dcache.replacements                8358031                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12924809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12924809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        43315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         43315                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1940965000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1940965000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12968124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12968124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44810.458271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44810.458271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1895047500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1895047500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43847.555473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43847.555473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5269562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5269562                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       118853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       118853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6611820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6611820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55630.232304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55630.232304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54727                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3479625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3479625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54262.319496                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54262.319496                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       269500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       269500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 261974212500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 261974212500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31747.884922                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31747.884922                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 253722506500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 253722506500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30747.884922                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30747.884922                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.517034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26554045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8359055                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.176680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.517034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61576791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61576791                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 223249398000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
