/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [4:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [5:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  reg [12:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_2z);
  assign celloutsig_0_28z = ~(celloutsig_0_22z[10] & celloutsig_0_1z);
  assign celloutsig_0_48z = ~(celloutsig_0_19z | celloutsig_0_35z);
  assign celloutsig_0_76z = ~(celloutsig_0_53z | celloutsig_0_5z);
  assign celloutsig_1_2z = ~(in_data[160] | celloutsig_1_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_4z | celloutsig_1_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_4z[0] | celloutsig_0_6z[3]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_2z) & celloutsig_1_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_0_22z = in_data[66:45] & { in_data[56:36], celloutsig_0_8z };
  assign celloutsig_0_38z = { celloutsig_0_33z[7:1], celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_16z } <= { celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_1z };
  assign celloutsig_1_19z = { celloutsig_1_7z[9:5], celloutsig_1_2z, celloutsig_1_9z } <= { celloutsig_1_11z[2], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_17z } <= { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[191:185] && in_data[121:115];
  assign celloutsig_1_13z = { celloutsig_1_7z[8:3], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z } && { celloutsig_1_7z[9:2], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_4z[3:2], celloutsig_0_14z, celloutsig_0_11z } && { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_39z = ! { celloutsig_0_1z, celloutsig_0_38z, celloutsig_0_8z };
  assign celloutsig_1_1z = ! { in_data[105:104], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_30z = ! celloutsig_0_4z[4:0];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_7z } < { celloutsig_1_7z[10:2], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[34:6] != in_data[70:42];
  assign celloutsig_0_78z = celloutsig_0_6z[2:0] != celloutsig_0_55z[5:3];
  assign celloutsig_0_79z = celloutsig_0_42z[11:5] != { celloutsig_0_24z[2:0], celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_76z, celloutsig_0_34z };
  assign celloutsig_1_14z = { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z } != { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_16z = { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_4z } != { in_data[159:155], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_17z } != { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_0_23z = in_data[37:31] != { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_3z = & in_data[62:59];
  assign celloutsig_0_45z = & { celloutsig_0_33z[3:1], celloutsig_0_5z };
  assign celloutsig_1_18z = & { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_10z = & { celloutsig_0_6z, celloutsig_0_4z[5:2], in_data[51:46], celloutsig_0_0z };
  assign celloutsig_0_13z = & { celloutsig_0_6z[6:3], celloutsig_0_1z };
  assign celloutsig_0_15z = & in_data[75:71];
  assign celloutsig_0_18z = & in_data[65:62];
  assign celloutsig_0_26z = & { celloutsig_0_24z, celloutsig_0_5z, in_data[12:2], celloutsig_0_0z };
  assign celloutsig_0_2z = & in_data[51:46];
  assign celloutsig_0_7z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[58:46], celloutsig_0_0z };
  assign celloutsig_1_5z = | { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = | { celloutsig_0_1z, in_data[2:1] };
  assign celloutsig_1_17z = | { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_12z = | { celloutsig_0_6z[9:7], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_17z = | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, in_data[58:46], in_data[11:10], in_data[2:1], celloutsig_0_0z };
  assign celloutsig_0_20z = | { celloutsig_0_2z, celloutsig_0_1z, in_data[30:26] };
  assign celloutsig_0_25z = | celloutsig_0_22z[20:15];
  assign celloutsig_0_27z = | { celloutsig_0_22z[20:15], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[57:47], in_data[30:26], in_data[2:1] };
  assign celloutsig_0_32z = | { celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_22z[20:15], celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z[9:7], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[58:46], in_data[30:26], in_data[2:1], celloutsig_0_0z };
  assign celloutsig_0_34z = | { celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_35z = | { celloutsig_0_33z[9:3], celloutsig_0_0z };
  assign celloutsig_0_42z = { celloutsig_0_6z[12:2], celloutsig_0_26z } <<< { celloutsig_0_6z[10:2], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_4z = in_data[20:15] <<< { in_data[88], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_55z = { celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_45z, celloutsig_0_16z } <<< { celloutsig_0_22z[18:15], celloutsig_0_39z, celloutsig_0_26z };
  assign celloutsig_0_33z = { celloutsig_0_22z[17:9], celloutsig_0_18z } <<< { celloutsig_0_4z[4], celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_32z, celloutsig_0_20z };
  assign celloutsig_0_37z = ~((celloutsig_0_14z & celloutsig_0_3z) | celloutsig_0_22z[14]);
  assign celloutsig_0_53z = ~((celloutsig_0_18z & celloutsig_0_3z) | celloutsig_0_48z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_2z) | celloutsig_0_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_6z[5] & celloutsig_0_2z) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[128]) celloutsig_0_6z = 13'h0000;
    else if (celloutsig_1_18z) celloutsig_0_6z = { in_data[56:53], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (clkin_data[160]) celloutsig_1_7z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_7z = in_data[121:111];
  always_latch
    if (!clkin_data[160]) celloutsig_1_11z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_1z };
  always_latch
    if (clkin_data[128]) celloutsig_0_24z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_24z = celloutsig_0_22z[14:11];
  always_latch
    if (clkin_data[128]) celloutsig_0_29z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_29z = { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[131]) | (in_data[186] & celloutsig_1_2z));
  assign celloutsig_1_6z = ~((celloutsig_1_1z & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_1z));
  assign celloutsig_1_12z = ~((celloutsig_1_0z & celloutsig_1_7z[3]) | (celloutsig_1_7z[0] & celloutsig_1_8z));
  assign celloutsig_1_15z = ~((celloutsig_1_13z & celloutsig_1_7z[3]) | (celloutsig_1_8z & celloutsig_1_12z));
  assign celloutsig_0_1z = ~((in_data[29] & in_data[29]) | (in_data[64] & celloutsig_0_0z));
  assign celloutsig_0_31z = ~((celloutsig_0_2z & celloutsig_0_17z) | (celloutsig_0_30z & celloutsig_0_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
