INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carlo/git/CoE113/mp01_project_files/mp01_project_files.srcs/sources_1/imports/memory_model/mem_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carlo/git/CoE113/mp01_project_files/mp01_project_files.srcs/sources_1/imports/memory_model/mem_prog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_prog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carlo/git/CoE113/mp01_project_files/mp01_project_files.srcs/sources_1/new/proc_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carlo/git/CoE113/mp01_project_files/mp01_project_files.srcs/sources_1/new/proc_rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc_rf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carlo/git/CoE113/mp01_project_files/mp01_project_files.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carlo/git/CoE113/mp01_project_files/mp01_project_files.srcs/sim_1/new/tb_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/carlo/git/CoE113/mp01_project_files/mp01_project_files.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
