// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_0_address0,
        C_0_ce0,
        C_0_we0,
        C_0_d0,
        C_0_address1,
        C_0_ce1,
        C_0_q1,
        weights_val,
        p_read8,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        grp_fu_552_p_din0,
        grp_fu_552_p_din1,
        grp_fu_552_p_opcode,
        grp_fu_552_p_dout0,
        grp_fu_552_p_ce,
        grp_fu_556_p_din0,
        grp_fu_556_p_din1,
        grp_fu_556_p_opcode,
        grp_fu_556_p_dout0,
        grp_fu_556_p_ce,
        grp_fu_560_p_din0,
        grp_fu_560_p_din1,
        grp_fu_560_p_opcode,
        grp_fu_560_p_dout0,
        grp_fu_560_p_ce,
        grp_fu_564_p_din0,
        grp_fu_564_p_din1,
        grp_fu_564_p_opcode,
        grp_fu_564_p_dout0,
        grp_fu_564_p_ce,
        grp_fu_568_p_din0,
        grp_fu_568_p_din1,
        grp_fu_568_p_opcode,
        grp_fu_568_p_dout0,
        grp_fu_568_p_ce,
        grp_fu_572_p_din0,
        grp_fu_572_p_din1,
        grp_fu_572_p_opcode,
        grp_fu_572_p_dout0,
        grp_fu_572_p_ce,
        grp_fu_576_p_din0,
        grp_fu_576_p_din1,
        grp_fu_576_p_opcode,
        grp_fu_576_p_dout0,
        grp_fu_576_p_ce,
        grp_fu_580_p_din0,
        grp_fu_580_p_din1,
        grp_fu_580_p_opcode,
        grp_fu_580_p_dout0,
        grp_fu_580_p_ce,
        grp_fu_584_p_din0,
        grp_fu_584_p_din1,
        grp_fu_584_p_dout0,
        grp_fu_584_p_ce,
        grp_fu_588_p_din0,
        grp_fu_588_p_din1,
        grp_fu_588_p_dout0,
        grp_fu_588_p_ce,
        grp_fu_592_p_din0,
        grp_fu_592_p_din1,
        grp_fu_592_p_dout0,
        grp_fu_592_p_ce,
        grp_fu_596_p_din0,
        grp_fu_596_p_din1,
        grp_fu_596_p_dout0,
        grp_fu_596_p_ce,
        grp_fu_600_p_din0,
        grp_fu_600_p_din1,
        grp_fu_600_p_dout0,
        grp_fu_600_p_ce,
        grp_fu_604_p_din0,
        grp_fu_604_p_din1,
        grp_fu_604_p_dout0,
        grp_fu_604_p_ce,
        grp_fu_608_p_din0,
        grp_fu_608_p_din1,
        grp_fu_608_p_dout0,
        grp_fu_608_p_ce,
        grp_fu_612_p_din0,
        grp_fu_612_p_din1,
        grp_fu_612_p_dout0,
        grp_fu_612_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] C_0_address0;
output   C_0_ce0;
output   C_0_we0;
output  [63:0] C_0_d0;
output  [2:0] C_0_address1;
output   C_0_ce1;
input  [63:0] C_0_q1;
input  [4095:0] weights_val;
input  [63:0] p_read8;
input  [63:0] p_read23;
input  [63:0] p_read24;
input  [63:0] p_read25;
input  [63:0] p_read26;
input  [63:0] p_read27;
input  [63:0] p_read28;
input  [63:0] p_read29;
output  [63:0] grp_fu_552_p_din0;
output  [63:0] grp_fu_552_p_din1;
output  [0:0] grp_fu_552_p_opcode;
input  [63:0] grp_fu_552_p_dout0;
output   grp_fu_552_p_ce;
output  [63:0] grp_fu_556_p_din0;
output  [63:0] grp_fu_556_p_din1;
output  [0:0] grp_fu_556_p_opcode;
input  [63:0] grp_fu_556_p_dout0;
output   grp_fu_556_p_ce;
output  [63:0] grp_fu_560_p_din0;
output  [63:0] grp_fu_560_p_din1;
output  [0:0] grp_fu_560_p_opcode;
input  [63:0] grp_fu_560_p_dout0;
output   grp_fu_560_p_ce;
output  [63:0] grp_fu_564_p_din0;
output  [63:0] grp_fu_564_p_din1;
output  [0:0] grp_fu_564_p_opcode;
input  [63:0] grp_fu_564_p_dout0;
output   grp_fu_564_p_ce;
output  [63:0] grp_fu_568_p_din0;
output  [63:0] grp_fu_568_p_din1;
output  [0:0] grp_fu_568_p_opcode;
input  [63:0] grp_fu_568_p_dout0;
output   grp_fu_568_p_ce;
output  [63:0] grp_fu_572_p_din0;
output  [63:0] grp_fu_572_p_din1;
output  [0:0] grp_fu_572_p_opcode;
input  [63:0] grp_fu_572_p_dout0;
output   grp_fu_572_p_ce;
output  [63:0] grp_fu_576_p_din0;
output  [63:0] grp_fu_576_p_din1;
output  [0:0] grp_fu_576_p_opcode;
input  [63:0] grp_fu_576_p_dout0;
output   grp_fu_576_p_ce;
output  [63:0] grp_fu_580_p_din0;
output  [63:0] grp_fu_580_p_din1;
output  [0:0] grp_fu_580_p_opcode;
input  [63:0] grp_fu_580_p_dout0;
output   grp_fu_580_p_ce;
output  [63:0] grp_fu_584_p_din0;
output  [63:0] grp_fu_584_p_din1;
input  [63:0] grp_fu_584_p_dout0;
output   grp_fu_584_p_ce;
output  [63:0] grp_fu_588_p_din0;
output  [63:0] grp_fu_588_p_din1;
input  [63:0] grp_fu_588_p_dout0;
output   grp_fu_588_p_ce;
output  [63:0] grp_fu_592_p_din0;
output  [63:0] grp_fu_592_p_din1;
input  [63:0] grp_fu_592_p_dout0;
output   grp_fu_592_p_ce;
output  [63:0] grp_fu_596_p_din0;
output  [63:0] grp_fu_596_p_din1;
input  [63:0] grp_fu_596_p_dout0;
output   grp_fu_596_p_ce;
output  [63:0] grp_fu_600_p_din0;
output  [63:0] grp_fu_600_p_din1;
input  [63:0] grp_fu_600_p_dout0;
output   grp_fu_600_p_ce;
output  [63:0] grp_fu_604_p_din0;
output  [63:0] grp_fu_604_p_din1;
input  [63:0] grp_fu_604_p_dout0;
output   grp_fu_604_p_ce;
output  [63:0] grp_fu_608_p_din0;
output  [63:0] grp_fu_608_p_din1;
input  [63:0] grp_fu_608_p_dout0;
output   grp_fu_608_p_ce;
output  [63:0] grp_fu_612_p_din0;
output  [63:0] grp_fu_612_p_din1;
input  [63:0] grp_fu_612_p_dout0;
output   grp_fu_612_p_ce;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln81_fu_216_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [2:0] C_0_addr_reg_498;
reg   [2:0] C_0_addr_reg_498_pp0_iter1_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter2_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter3_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter4_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter5_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter6_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter7_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter8_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter9_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter10_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter11_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter12_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter13_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter14_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter15_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter16_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter17_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter18_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter19_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter20_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter21_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter22_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter23_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter24_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter25_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter26_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter27_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter28_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter29_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter30_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter31_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter32_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter33_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter34_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter35_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter36_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter37_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter38_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter39_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter40_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter41_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter42_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter43_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter44_reg;
reg   [2:0] C_0_addr_reg_498_pp0_iter45_reg;
wire   [2:0] empty_fu_233_p1;
reg   [2:0] empty_reg_504;
reg   [2:0] empty_reg_504_pp0_iter1_reg;
reg   [2:0] empty_reg_504_pp0_iter2_reg;
reg   [2:0] empty_reg_504_pp0_iter3_reg;
reg   [2:0] empty_reg_504_pp0_iter4_reg;
reg   [2:0] empty_reg_504_pp0_iter5_reg;
reg   [2:0] empty_reg_504_pp0_iter6_reg;
reg   [2:0] empty_reg_504_pp0_iter7_reg;
reg   [2:0] empty_reg_504_pp0_iter8_reg;
reg   [2:0] empty_reg_504_pp0_iter9_reg;
reg   [2:0] empty_reg_504_pp0_iter10_reg;
reg   [2:0] empty_reg_504_pp0_iter11_reg;
reg   [2:0] empty_reg_504_pp0_iter12_reg;
reg   [2:0] empty_reg_504_pp0_iter13_reg;
reg   [2:0] empty_reg_504_pp0_iter14_reg;
reg   [2:0] empty_reg_504_pp0_iter15_reg;
reg   [2:0] empty_reg_504_pp0_iter16_reg;
reg   [2:0] empty_reg_504_pp0_iter17_reg;
reg   [2:0] empty_reg_504_pp0_iter18_reg;
reg   [2:0] empty_reg_504_pp0_iter19_reg;
reg   [2:0] empty_reg_504_pp0_iter20_reg;
reg   [2:0] empty_reg_504_pp0_iter21_reg;
reg   [2:0] empty_reg_504_pp0_iter22_reg;
reg   [2:0] empty_reg_504_pp0_iter23_reg;
reg   [2:0] empty_reg_504_pp0_iter24_reg;
reg   [2:0] empty_reg_504_pp0_iter25_reg;
reg   [2:0] empty_reg_504_pp0_iter26_reg;
reg   [2:0] empty_reg_504_pp0_iter27_reg;
reg   [2:0] empty_reg_504_pp0_iter28_reg;
reg   [2:0] empty_reg_504_pp0_iter29_reg;
wire   [63:0] trunc_ln84_fu_255_p1;
reg   [63:0] trunc_ln84_reg_515;
wire   [63:0] bitcast_ln84_fu_264_p1;
wire   [63:0] trunc_ln84_1_fu_284_p1;
reg   [63:0] trunc_ln84_1_reg_525;
reg   [63:0] mul_i_reg_530;
wire   [63:0] bitcast_ln84_64_fu_288_p1;
wire   [63:0] trunc_ln84_2_fu_308_p1;
reg   [63:0] trunc_ln84_2_reg_545;
reg   [63:0] add_i_reg_550;
reg   [63:0] mul_i_1_reg_555;
wire   [63:0] bitcast_ln84_65_fu_312_p1;
wire   [63:0] trunc_ln84_3_fu_332_p1;
reg   [63:0] trunc_ln84_3_reg_565;
reg   [63:0] add_i_1_reg_570;
reg   [63:0] mul_i_2_reg_575;
wire   [63:0] bitcast_ln84_66_fu_336_p1;
wire   [63:0] trunc_ln84_4_fu_356_p1;
reg   [63:0] trunc_ln84_4_reg_585;
reg   [63:0] add_i_2_reg_590;
reg   [63:0] mul_i_3_reg_595;
wire   [63:0] bitcast_ln84_67_fu_360_p1;
wire   [63:0] trunc_ln84_5_fu_380_p1;
reg   [63:0] trunc_ln84_5_reg_605;
reg   [63:0] add_i_3_reg_610;
reg   [63:0] mul_i_4_reg_615;
wire   [63:0] bitcast_ln84_68_fu_384_p1;
wire   [63:0] trunc_ln84_6_fu_404_p1;
reg   [63:0] trunc_ln84_6_reg_625;
wire   [63:0] trunc_ln84_7_fu_424_p1;
reg   [63:0] trunc_ln84_7_reg_630;
reg   [63:0] add_i_4_reg_635;
reg   [63:0] mul_i_5_reg_640;
wire   [63:0] bitcast_ln84_69_fu_428_p1;
wire   [63:0] bitcast_ln84_70_fu_432_p1;
reg   [63:0] add_i_5_reg_655;
reg   [63:0] mul_i_6_reg_660;
reg   [63:0] mul_i_7_reg_665;
reg   [63:0] mul_i_7_reg_665_pp0_iter37_reg;
reg   [63:0] mul_i_7_reg_665_pp0_iter38_reg;
reg   [63:0] mul_i_7_reg_665_pp0_iter39_reg;
reg   [63:0] mul_i_7_reg_665_pp0_iter40_reg;
reg   [63:0] mul_i_7_reg_665_pp0_iter41_reg;
reg   [63:0] add_i_6_reg_670;
wire   [63:0] zext_ln81_fu_228_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] i_fu_68;
wire   [3:0] i_8_fu_222_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_7;
reg    C_0_ce1_local;
reg    C_0_we0_local;
reg    C_0_ce0_local;
wire   [11:0] tmp_3_fu_237_p3;
wire   [4095:0] zext_ln84_fu_245_p1;
wire   [4095:0] lshr_ln84_fu_249_p2;
wire   [11:0] or_ln_fu_268_p3;
wire   [4095:0] zext_ln84_1_fu_275_p1;
wire   [4095:0] lshr_ln84_1_fu_279_p2;
wire   [11:0] or_ln56_1_fu_292_p3;
wire   [4095:0] zext_ln84_2_fu_299_p1;
wire   [4095:0] lshr_ln84_2_fu_303_p2;
wire   [11:0] or_ln56_2_fu_316_p3;
wire   [4095:0] zext_ln84_3_fu_323_p1;
wire   [4095:0] lshr_ln84_3_fu_327_p2;
wire   [11:0] or_ln56_3_fu_340_p3;
wire   [4095:0] zext_ln84_4_fu_347_p1;
wire   [4095:0] lshr_ln84_4_fu_351_p2;
wire   [11:0] or_ln56_4_fu_364_p3;
wire   [4095:0] zext_ln84_5_fu_371_p1;
wire   [4095:0] lshr_ln84_5_fu_375_p2;
wire   [11:0] or_ln56_5_fu_388_p3;
wire   [4095:0] zext_ln84_6_fu_395_p1;
wire   [4095:0] lshr_ln84_6_fu_399_p2;
wire   [11:0] or_ln56_6_fu_408_p3;
wire   [4095:0] zext_ln84_7_fu_415_p1;
wire   [4095:0] lshr_ln84_7_fu_419_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 i_fu_68 = 4'd0;
#0 ap_done_reg = 1'b0;
end

accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter45_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln81_fu_216_p2 == 1'd0))) begin
            i_fu_68 <= i_8_fu_222_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_68 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_addr_reg_498 <= zext_ln81_fu_228_p1;
        C_0_addr_reg_498_pp0_iter1_reg <= C_0_addr_reg_498;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_reg_504 <= empty_fu_233_p1;
        empty_reg_504_pp0_iter1_reg <= empty_reg_504;
        trunc_ln84_reg_515 <= trunc_ln84_fu_255_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        C_0_addr_reg_498_pp0_iter10_reg <= C_0_addr_reg_498_pp0_iter9_reg;
        C_0_addr_reg_498_pp0_iter11_reg <= C_0_addr_reg_498_pp0_iter10_reg;
        C_0_addr_reg_498_pp0_iter12_reg <= C_0_addr_reg_498_pp0_iter11_reg;
        C_0_addr_reg_498_pp0_iter13_reg <= C_0_addr_reg_498_pp0_iter12_reg;
        C_0_addr_reg_498_pp0_iter14_reg <= C_0_addr_reg_498_pp0_iter13_reg;
        C_0_addr_reg_498_pp0_iter15_reg <= C_0_addr_reg_498_pp0_iter14_reg;
        C_0_addr_reg_498_pp0_iter16_reg <= C_0_addr_reg_498_pp0_iter15_reg;
        C_0_addr_reg_498_pp0_iter17_reg <= C_0_addr_reg_498_pp0_iter16_reg;
        C_0_addr_reg_498_pp0_iter18_reg <= C_0_addr_reg_498_pp0_iter17_reg;
        C_0_addr_reg_498_pp0_iter19_reg <= C_0_addr_reg_498_pp0_iter18_reg;
        C_0_addr_reg_498_pp0_iter20_reg <= C_0_addr_reg_498_pp0_iter19_reg;
        C_0_addr_reg_498_pp0_iter21_reg <= C_0_addr_reg_498_pp0_iter20_reg;
        C_0_addr_reg_498_pp0_iter22_reg <= C_0_addr_reg_498_pp0_iter21_reg;
        C_0_addr_reg_498_pp0_iter23_reg <= C_0_addr_reg_498_pp0_iter22_reg;
        C_0_addr_reg_498_pp0_iter24_reg <= C_0_addr_reg_498_pp0_iter23_reg;
        C_0_addr_reg_498_pp0_iter25_reg <= C_0_addr_reg_498_pp0_iter24_reg;
        C_0_addr_reg_498_pp0_iter26_reg <= C_0_addr_reg_498_pp0_iter25_reg;
        C_0_addr_reg_498_pp0_iter27_reg <= C_0_addr_reg_498_pp0_iter26_reg;
        C_0_addr_reg_498_pp0_iter28_reg <= C_0_addr_reg_498_pp0_iter27_reg;
        C_0_addr_reg_498_pp0_iter29_reg <= C_0_addr_reg_498_pp0_iter28_reg;
        C_0_addr_reg_498_pp0_iter2_reg <= C_0_addr_reg_498_pp0_iter1_reg;
        C_0_addr_reg_498_pp0_iter30_reg <= C_0_addr_reg_498_pp0_iter29_reg;
        C_0_addr_reg_498_pp0_iter31_reg <= C_0_addr_reg_498_pp0_iter30_reg;
        C_0_addr_reg_498_pp0_iter32_reg <= C_0_addr_reg_498_pp0_iter31_reg;
        C_0_addr_reg_498_pp0_iter33_reg <= C_0_addr_reg_498_pp0_iter32_reg;
        C_0_addr_reg_498_pp0_iter34_reg <= C_0_addr_reg_498_pp0_iter33_reg;
        C_0_addr_reg_498_pp0_iter35_reg <= C_0_addr_reg_498_pp0_iter34_reg;
        C_0_addr_reg_498_pp0_iter36_reg <= C_0_addr_reg_498_pp0_iter35_reg;
        C_0_addr_reg_498_pp0_iter37_reg <= C_0_addr_reg_498_pp0_iter36_reg;
        C_0_addr_reg_498_pp0_iter38_reg <= C_0_addr_reg_498_pp0_iter37_reg;
        C_0_addr_reg_498_pp0_iter39_reg <= C_0_addr_reg_498_pp0_iter38_reg;
        C_0_addr_reg_498_pp0_iter3_reg <= C_0_addr_reg_498_pp0_iter2_reg;
        C_0_addr_reg_498_pp0_iter40_reg <= C_0_addr_reg_498_pp0_iter39_reg;
        C_0_addr_reg_498_pp0_iter41_reg <= C_0_addr_reg_498_pp0_iter40_reg;
        C_0_addr_reg_498_pp0_iter42_reg <= C_0_addr_reg_498_pp0_iter41_reg;
        C_0_addr_reg_498_pp0_iter43_reg <= C_0_addr_reg_498_pp0_iter42_reg;
        C_0_addr_reg_498_pp0_iter44_reg <= C_0_addr_reg_498_pp0_iter43_reg;
        C_0_addr_reg_498_pp0_iter45_reg <= C_0_addr_reg_498_pp0_iter44_reg;
        C_0_addr_reg_498_pp0_iter4_reg <= C_0_addr_reg_498_pp0_iter3_reg;
        C_0_addr_reg_498_pp0_iter5_reg <= C_0_addr_reg_498_pp0_iter4_reg;
        C_0_addr_reg_498_pp0_iter6_reg <= C_0_addr_reg_498_pp0_iter5_reg;
        C_0_addr_reg_498_pp0_iter7_reg <= C_0_addr_reg_498_pp0_iter6_reg;
        C_0_addr_reg_498_pp0_iter8_reg <= C_0_addr_reg_498_pp0_iter7_reg;
        C_0_addr_reg_498_pp0_iter9_reg <= C_0_addr_reg_498_pp0_iter8_reg;
        add_i_1_reg_570 <= grp_fu_556_p_dout0;
        add_i_2_reg_590 <= grp_fu_560_p_dout0;
        add_i_3_reg_610 <= grp_fu_564_p_dout0;
        add_i_4_reg_635 <= grp_fu_568_p_dout0;
        add_i_5_reg_655 <= grp_fu_572_p_dout0;
        add_i_6_reg_670 <= grp_fu_576_p_dout0;
        add_i_reg_550 <= grp_fu_552_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        empty_reg_504_pp0_iter10_reg <= empty_reg_504_pp0_iter9_reg;
        empty_reg_504_pp0_iter11_reg <= empty_reg_504_pp0_iter10_reg;
        empty_reg_504_pp0_iter12_reg <= empty_reg_504_pp0_iter11_reg;
        empty_reg_504_pp0_iter13_reg <= empty_reg_504_pp0_iter12_reg;
        empty_reg_504_pp0_iter14_reg <= empty_reg_504_pp0_iter13_reg;
        empty_reg_504_pp0_iter15_reg <= empty_reg_504_pp0_iter14_reg;
        empty_reg_504_pp0_iter16_reg <= empty_reg_504_pp0_iter15_reg;
        empty_reg_504_pp0_iter17_reg <= empty_reg_504_pp0_iter16_reg;
        empty_reg_504_pp0_iter18_reg <= empty_reg_504_pp0_iter17_reg;
        empty_reg_504_pp0_iter19_reg <= empty_reg_504_pp0_iter18_reg;
        empty_reg_504_pp0_iter20_reg <= empty_reg_504_pp0_iter19_reg;
        empty_reg_504_pp0_iter21_reg <= empty_reg_504_pp0_iter20_reg;
        empty_reg_504_pp0_iter22_reg <= empty_reg_504_pp0_iter21_reg;
        empty_reg_504_pp0_iter23_reg <= empty_reg_504_pp0_iter22_reg;
        empty_reg_504_pp0_iter24_reg <= empty_reg_504_pp0_iter23_reg;
        empty_reg_504_pp0_iter25_reg <= empty_reg_504_pp0_iter24_reg;
        empty_reg_504_pp0_iter26_reg <= empty_reg_504_pp0_iter25_reg;
        empty_reg_504_pp0_iter27_reg <= empty_reg_504_pp0_iter26_reg;
        empty_reg_504_pp0_iter28_reg <= empty_reg_504_pp0_iter27_reg;
        empty_reg_504_pp0_iter29_reg <= empty_reg_504_pp0_iter28_reg;
        empty_reg_504_pp0_iter2_reg <= empty_reg_504_pp0_iter1_reg;
        empty_reg_504_pp0_iter3_reg <= empty_reg_504_pp0_iter2_reg;
        empty_reg_504_pp0_iter4_reg <= empty_reg_504_pp0_iter3_reg;
        empty_reg_504_pp0_iter5_reg <= empty_reg_504_pp0_iter4_reg;
        empty_reg_504_pp0_iter6_reg <= empty_reg_504_pp0_iter5_reg;
        empty_reg_504_pp0_iter7_reg <= empty_reg_504_pp0_iter6_reg;
        empty_reg_504_pp0_iter8_reg <= empty_reg_504_pp0_iter7_reg;
        empty_reg_504_pp0_iter9_reg <= empty_reg_504_pp0_iter8_reg;
        mul_i_1_reg_555 <= grp_fu_588_p_dout0;
        mul_i_2_reg_575 <= grp_fu_592_p_dout0;
        mul_i_3_reg_595 <= grp_fu_596_p_dout0;
        mul_i_4_reg_615 <= grp_fu_600_p_dout0;
        mul_i_5_reg_640 <= grp_fu_604_p_dout0;
        mul_i_6_reg_660 <= grp_fu_608_p_dout0;
        mul_i_7_reg_665 <= grp_fu_612_p_dout0;
        mul_i_7_reg_665_pp0_iter37_reg <= mul_i_7_reg_665;
        mul_i_7_reg_665_pp0_iter38_reg <= mul_i_7_reg_665_pp0_iter37_reg;
        mul_i_7_reg_665_pp0_iter39_reg <= mul_i_7_reg_665_pp0_iter38_reg;
        mul_i_7_reg_665_pp0_iter40_reg <= mul_i_7_reg_665_pp0_iter39_reg;
        mul_i_7_reg_665_pp0_iter41_reg <= mul_i_7_reg_665_pp0_iter40_reg;
        mul_i_reg_530 <= grp_fu_584_p_dout0;
        trunc_ln84_1_reg_525 <= trunc_ln84_1_fu_284_p1;
        trunc_ln84_2_reg_545 <= trunc_ln84_2_fu_308_p1;
        trunc_ln84_3_reg_565 <= trunc_ln84_3_fu_332_p1;
        trunc_ln84_4_reg_585 <= trunc_ln84_4_fu_356_p1;
        trunc_ln84_5_reg_605 <= trunc_ln84_5_fu_380_p1;
        trunc_ln84_6_reg_625 <= trunc_ln84_6_fu_404_p1;
        trunc_ln84_7_reg_630 <= trunc_ln84_7_fu_424_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        C_0_ce0_local = 1'b1;
    end else begin
        C_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        C_0_ce1_local = 1'b1;
    end else begin
        C_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter46 == 1'b1))) begin
        C_0_we0_local = 1'b1;
    end else begin
        C_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln81_fu_216_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter45_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) 
    & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_7 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_7 = i_fu_68;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_0_address0 = C_0_addr_reg_498_pp0_iter45_reg;

assign C_0_address1 = C_0_addr_reg_498_pp0_iter5_reg;

assign C_0_ce0 = C_0_ce0_local;

assign C_0_ce1 = C_0_ce1_local;

assign C_0_d0 = grp_fu_580_p_dout0;

assign C_0_we0 = C_0_we0_local;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln84_64_fu_288_p1 = trunc_ln84_1_reg_525;

assign bitcast_ln84_65_fu_312_p1 = trunc_ln84_2_reg_545;

assign bitcast_ln84_66_fu_336_p1 = trunc_ln84_3_reg_565;

assign bitcast_ln84_67_fu_360_p1 = trunc_ln84_4_reg_585;

assign bitcast_ln84_68_fu_384_p1 = trunc_ln84_5_reg_605;

assign bitcast_ln84_69_fu_428_p1 = trunc_ln84_6_reg_625;

assign bitcast_ln84_70_fu_432_p1 = trunc_ln84_7_reg_630;

assign bitcast_ln84_fu_264_p1 = trunc_ln84_reg_515;

assign empty_fu_233_p1 = ap_sig_allocacmp_i_7[2:0];

assign grp_fu_552_p_ce = 1'b1;

assign grp_fu_552_p_din0 = C_0_q1;

assign grp_fu_552_p_din1 = mul_i_reg_530;

assign grp_fu_552_p_opcode = 2'd0;

assign grp_fu_556_p_ce = 1'b1;

assign grp_fu_556_p_din0 = add_i_reg_550;

assign grp_fu_556_p_din1 = mul_i_1_reg_555;

assign grp_fu_556_p_opcode = 2'd0;

assign grp_fu_560_p_ce = 1'b1;

assign grp_fu_560_p_din0 = add_i_1_reg_570;

assign grp_fu_560_p_din1 = mul_i_2_reg_575;

assign grp_fu_560_p_opcode = 2'd0;

assign grp_fu_564_p_ce = 1'b1;

assign grp_fu_564_p_din0 = add_i_2_reg_590;

assign grp_fu_564_p_din1 = mul_i_3_reg_595;

assign grp_fu_564_p_opcode = 2'd0;

assign grp_fu_568_p_ce = 1'b1;

assign grp_fu_568_p_din0 = add_i_3_reg_610;

assign grp_fu_568_p_din1 = mul_i_4_reg_615;

assign grp_fu_568_p_opcode = 2'd0;

assign grp_fu_572_p_ce = 1'b1;

assign grp_fu_572_p_din0 = add_i_4_reg_635;

assign grp_fu_572_p_din1 = mul_i_5_reg_640;

assign grp_fu_572_p_opcode = 2'd0;

assign grp_fu_576_p_ce = 1'b1;

assign grp_fu_576_p_din0 = add_i_5_reg_655;

assign grp_fu_576_p_din1 = mul_i_6_reg_660;

assign grp_fu_576_p_opcode = 2'd0;

assign grp_fu_580_p_ce = 1'b1;

assign grp_fu_580_p_din0 = add_i_6_reg_670;

assign grp_fu_580_p_din1 = mul_i_7_reg_665_pp0_iter41_reg;

assign grp_fu_580_p_opcode = 2'd0;

assign grp_fu_584_p_ce = 1'b1;

assign grp_fu_584_p_din0 = bitcast_ln84_fu_264_p1;

assign grp_fu_584_p_din1 = p_read8;

assign grp_fu_588_p_ce = 1'b1;

assign grp_fu_588_p_din0 = bitcast_ln84_64_fu_288_p1;

assign grp_fu_588_p_din1 = p_read23;

assign grp_fu_592_p_ce = 1'b1;

assign grp_fu_592_p_din0 = bitcast_ln84_65_fu_312_p1;

assign grp_fu_592_p_din1 = p_read24;

assign grp_fu_596_p_ce = 1'b1;

assign grp_fu_596_p_din0 = bitcast_ln84_66_fu_336_p1;

assign grp_fu_596_p_din1 = p_read25;

assign grp_fu_600_p_ce = 1'b1;

assign grp_fu_600_p_din0 = bitcast_ln84_67_fu_360_p1;

assign grp_fu_600_p_din1 = p_read26;

assign grp_fu_604_p_ce = 1'b1;

assign grp_fu_604_p_din0 = bitcast_ln84_68_fu_384_p1;

assign grp_fu_604_p_din1 = p_read27;

assign grp_fu_608_p_ce = 1'b1;

assign grp_fu_608_p_din0 = bitcast_ln84_69_fu_428_p1;

assign grp_fu_608_p_din1 = p_read28;

assign grp_fu_612_p_ce = 1'b1;

assign grp_fu_612_p_din0 = bitcast_ln84_70_fu_432_p1;

assign grp_fu_612_p_din1 = p_read29;

assign i_8_fu_222_p2 = (ap_sig_allocacmp_i_7 + 4'd1);

assign icmp_ln81_fu_216_p2 = ((ap_sig_allocacmp_i_7 == 4'd8) ? 1'b1 : 1'b0);

assign lshr_ln84_1_fu_279_p2 = weights_val >> zext_ln84_1_fu_275_p1;

assign lshr_ln84_2_fu_303_p2 = weights_val >> zext_ln84_2_fu_299_p1;

assign lshr_ln84_3_fu_327_p2 = weights_val >> zext_ln84_3_fu_323_p1;

assign lshr_ln84_4_fu_351_p2 = weights_val >> zext_ln84_4_fu_347_p1;

assign lshr_ln84_5_fu_375_p2 = weights_val >> zext_ln84_5_fu_371_p1;

assign lshr_ln84_6_fu_399_p2 = weights_val >> zext_ln84_6_fu_395_p1;

assign lshr_ln84_7_fu_419_p2 = weights_val >> zext_ln84_7_fu_415_p1;

assign lshr_ln84_fu_249_p2 = weights_val >> zext_ln84_fu_245_p1;

assign or_ln56_1_fu_292_p3 = {{empty_reg_504_pp0_iter9_reg}, {9'd128}};

assign or_ln56_2_fu_316_p3 = {{empty_reg_504_pp0_iter14_reg}, {9'd192}};

assign or_ln56_3_fu_340_p3 = {{empty_reg_504_pp0_iter19_reg}, {9'd256}};

assign or_ln56_4_fu_364_p3 = {{empty_reg_504_pp0_iter24_reg}, {9'd320}};

assign or_ln56_5_fu_388_p3 = {{empty_reg_504_pp0_iter29_reg}, {9'd384}};

assign or_ln56_6_fu_408_p3 = {{empty_reg_504_pp0_iter29_reg}, {9'd448}};

assign or_ln_fu_268_p3 = {{empty_reg_504_pp0_iter4_reg}, {9'd64}};

assign tmp_3_fu_237_p3 = {{empty_fu_233_p1}, {9'd0}};

assign trunc_ln84_1_fu_284_p1 = lshr_ln84_1_fu_279_p2[63:0];

assign trunc_ln84_2_fu_308_p1 = lshr_ln84_2_fu_303_p2[63:0];

assign trunc_ln84_3_fu_332_p1 = lshr_ln84_3_fu_327_p2[63:0];

assign trunc_ln84_4_fu_356_p1 = lshr_ln84_4_fu_351_p2[63:0];

assign trunc_ln84_5_fu_380_p1 = lshr_ln84_5_fu_375_p2[63:0];

assign trunc_ln84_6_fu_404_p1 = lshr_ln84_6_fu_399_p2[63:0];

assign trunc_ln84_7_fu_424_p1 = lshr_ln84_7_fu_419_p2[63:0];

assign trunc_ln84_fu_255_p1 = lshr_ln84_fu_249_p2[63:0];

assign zext_ln81_fu_228_p1 = ap_sig_allocacmp_i_7;

assign zext_ln84_1_fu_275_p1 = or_ln_fu_268_p3;

assign zext_ln84_2_fu_299_p1 = or_ln56_1_fu_292_p3;

assign zext_ln84_3_fu_323_p1 = or_ln56_2_fu_316_p3;

assign zext_ln84_4_fu_347_p1 = or_ln56_3_fu_340_p3;

assign zext_ln84_5_fu_371_p1 = or_ln56_4_fu_364_p3;

assign zext_ln84_6_fu_395_p1 = or_ln56_5_fu_388_p3;

assign zext_ln84_7_fu_415_p1 = or_ln56_6_fu_408_p3;

assign zext_ln84_fu_245_p1 = tmp_3_fu_237_p3;

endmodule //accelerator_forwardPropagation_8_8_Pipeline_VITIS_LOOP_81_1
