{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683489159719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683489159720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  7 13:52:39 2023 " "Processing started: Sun May  7 13:52:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683489159720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489159720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica5 -c Practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica5 -c Practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489159720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683489161164 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683489161164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register3-Behavioral " "Found design unit 1: register3-Behavioral" {  } { { "register3.vhd" "" { Text "C:/Arquitectura/Practica_5/register3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177644 ""} { "Info" "ISGN_ENTITY_NAME" "1 register3 " "Found entity 1: register3" {  } { { "register3.vhd" "" { Text "C:/Arquitectura/Practica_5/register3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Arquitectura/Practica_5/incrementador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177649 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Arquitectura/Practica_5/incrementador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1x2x1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1x2x1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1X2X1_3-Behavioral " "Found design unit 1: mux1X2X1_3-Behavioral" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177653 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1X2X1_3 " "Found entity 1: mux1X2X1_3" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica5 " "Found entity 1: Practica5" {  } { { "Practica5.bdf" "" { Schematic "C:/Arquitectura/Practica_5/Practica5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/Arquitectura/Practica_5/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1x2x1_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1x2x1_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1X2X1_4-Behavioral " "Found design unit 1: mux1X2X1_4-Behavioral" {  } { { "mux1X2X1_4.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177665 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1X2X1_4 " "Found entity 1: mux1X2X1_4" {  } { { "mux1X2X1_4.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica5 " "Elaborating entity \"Practica5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683489177737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst " "Elaborating entity \"contador\" for hierarchy \"contador:inst\"" {  } { { "Practica5.bdf" "inst" { Schematic "C:/Arquitectura/Practica_5/Practica5.bdf" { { 176 248 432 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3 contador:inst\|register3:inst " "Elaborating entity \"register3\" for hierarchy \"contador:inst\|register3:inst\"" {  } { { "contador.bdf" "inst" { Schematic "C:/Arquitectura/Practica_5/contador.bdf" { { 280 712 952 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1X2X1_3 contador:inst\|mux1X2X1_3:inst2 " "Elaborating entity \"mux1X2X1_3\" for hierarchy \"contador:inst\|mux1X2X1_3:inst2\"" {  } { { "contador.bdf" "inst2" { Schematic "C:/Arquitectura/Practica_5/contador.bdf" { { 312 392 568 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177769 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux1X2X1_3.vhd(12) " "VHDL Process Statement warning at mux1X2X1_3.vhd(12): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_3.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683489177770 "|Practica5|mux1X2X1_3:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux1X2X1_3.vhd(12) " "Inferred latch for \"salida\[0\]\" at mux1X2X1_3.vhd(12)" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177770 "|Practica5|mux1X2X1_3:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux1X2X1_3.vhd(12) " "Inferred latch for \"salida\[1\]\" at mux1X2X1_3.vhd(12)" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177770 "|Practica5|mux1X2X1_3:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux1X2X1_3.vhd(12) " "Inferred latch for \"salida\[2\]\" at mux1X2X1_3.vhd(12)" {  } { { "mux1X2X1_3.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_3.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177770 "|Practica5|mux1X2X1_3:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador contador:inst\|incrementador:inst3 " "Elaborating entity \"incrementador\" for hierarchy \"contador:inst\|incrementador:inst3\"" {  } { { "contador.bdf" "inst3" { Schematic "C:/Arquitectura/Practica_5/contador.bdf" { { 96 552 744 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177771 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_entradas.vhd 2 1 " "Using design file mux_entradas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_entradas-Behavioral " "Found design unit 1: mux_entradas-Behavioral" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_5/mux_entradas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177802 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_entradas " "Found entity 1: mux_entradas" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_5/mux_entradas.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177802 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683489177802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_entradas mux_entradas:inst13 " "Elaborating entity \"mux_entradas\" for hierarchy \"mux_entradas:inst13\"" {  } { { "Practica5.bdf" "inst13" { Schematic "C:/Arquitectura/Practica_5/Practica5.bdf" { { 160 1176 1344 304 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177802 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux_entradas.vhd(16) " "VHDL Process Statement warning at mux_entradas.vhd(16): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_5/mux_entradas.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683489177804 "|Practica5|mux_entradas:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida mux_entradas.vhd(16) " "Inferred latch for \"salida\" at mux_entradas.vhd(16)" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_5/mux_entradas.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177804 "|Practica5|mux_entradas:inst13"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor_datos.vhd 2 1 " "Using design file divisor_datos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/Arquitectura/Practica_5/divisor_datos.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177828 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/Arquitectura/Practica_5/divisor_datos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683489177828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:inst11 " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:inst11\"" {  } { { "Practica5.bdf" "inst11" { Schematic "C:/Arquitectura/Practica_5/Practica5.bdf" { { 176 744 952 320 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memory.vhd 2 1 " "Using design file memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/Arquitectura/Practica_5/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177853 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Arquitectura/Practica_5/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489177853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1683489177853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst16 " "Elaborating entity \"memory\" for hierarchy \"memory:inst16\"" {  } { { "Practica5.bdf" "inst16" { Schematic "C:/Arquitectura/Practica_5/Practica5.bdf" { { 176 520 696 256 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177855 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(27) " "VHDL Process Statement warning at memory.vhd(27): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Arquitectura/Practica_5/memory.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683489177856 "|Practica5|memory:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1X2X1_4 mux1X2X1_4:inst8 " "Elaborating entity \"mux1X2X1_4\" for hierarchy \"mux1X2X1_4:inst8\"" {  } { { "Practica5.bdf" "inst8" { Schematic "C:/Arquitectura/Practica_5/Practica5.bdf" { { 376 1560 1736 488 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489177858 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux1X2X1_4.vhd(13) " "VHDL Process Statement warning at mux1X2X1_4.vhd(13): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux1X2X1_4.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_4.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683489177860 "|Practica5|mux1X2X1_4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux1X2X1_4.vhd(13) " "Inferred latch for \"salida\[0\]\" at mux1X2X1_4.vhd(13)" {  } { { "mux1X2X1_4.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177860 "|Practica5|mux1X2X1_4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux1X2X1_4.vhd(13) " "Inferred latch for \"salida\[1\]\" at mux1X2X1_4.vhd(13)" {  } { { "mux1X2X1_4.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177860 "|Practica5|mux1X2X1_4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux1X2X1_4.vhd(13) " "Inferred latch for \"salida\[2\]\" at mux1X2X1_4.vhd(13)" {  } { { "mux1X2X1_4.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177860 "|Practica5|mux1X2X1_4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] mux1X2X1_4.vhd(13) " "Inferred latch for \"salida\[3\]\" at mux1X2X1_4.vhd(13)" {  } { { "mux1X2X1_4.vhd" "" { Text "C:/Arquitectura/Practica_5/mux1X2X1_4.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489177860 "|Practica5|mux1X2X1_4:inst8"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_entradas:inst13\|salida " "Latch mux_entradas:inst13\|salida has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador:inst\|register3:inst\|internal_value\[0\] " "Ports D and ENA on the latch are fed by the same signal contador:inst\|register3:inst\|internal_value\[0\]" {  } { { "register3.vhd" "" { Text "C:/Arquitectura/Practica_5/register3.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683489178736 ""}  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_5/mux_entradas.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683489178736 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_entradas:inst13\|salida " "LATCH primitive \"mux_entradas:inst13\|salida\" is permanently enabled" {  } { { "mux_entradas.vhd" "" { Text "C:/Arquitectura/Practica_5/mux_entradas.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683489178754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683489178880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683489179882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683489179882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683489180014 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683489180014 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683489180014 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683489180014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683489180050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  7 13:53:00 2023 " "Processing ended: Sun May  7 13:53:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683489180050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683489180050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683489180050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489180050 ""}
