INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROJECT/XILINX/CDD_FINAL_LAB/Lab3.srcs/sim_1/new/uart_top_adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_top
