// Seed: 3117061279
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  wand id_2,
    output tri  id_3
);
  assign module_2.type_1 = 0;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri id_8
);
  tri1 id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_6
  );
  assign id_10 = 1;
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    input wor id_2,
    input wire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6
);
  wire id_8;
  and primCall (id_0, id_1, id_5, id_2, id_3, id_8, id_6);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0
  );
endmodule
