Analysis & Synthesis report for VHDL_VAR_SIG
Wed Jun 11 11:20:38 2008
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Source assignments for Top-level Entity: |VHDL_VAR_SIG
  8. Parameter Settings for Inferred Entity Instance: lpm_counter:\Prova_Variabili:num[0]_rtl_0
  9. Parameter Settings for Inferred Entity Instance: lpm_counter:num_tmp_rtl_1
 10. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0
 11. Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add3
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Jun 11 11:20:38 2008        ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Web Edition ;
; Revision Name               ; VHDL_VAR_SIG                                 ;
; Top-level Entity Name       ; VHDL_VAR_SIG                                 ;
; Family                      ; MAX7000AE                                    ;
; Total macrocells            ; 58                                           ;
; Total pins                  ; 34                                           ;
+-----------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------------+-------------------+---------------+
; Option                                                               ; Setting           ; Default Value ;
+----------------------------------------------------------------------+-------------------+---------------+
; Device                                                               ; EPM7512AEQC208-10 ;               ;
; Top-level entity name                                                ; VHDL_VAR_SIG      ; VHDL_VAR_SIG  ;
; Family name                                                          ; MAX7000AE         ; Stratix       ;
; Use smart compilation                                                ; Off               ; Off           ;
; Create Debugging Nodes for IP Cores                                  ; Off               ; Off           ;
; Preserve fewer node names                                            ; On                ; On            ;
; Disable OpenCore Plus hardware evaluation                            ; Off               ; Off           ;
; Verilog Version                                                      ; Verilog_2001      ; Verilog_2001  ;
; VHDL Version                                                         ; VHDL93            ; VHDL93        ;
; State Machine Processing                                             ; Auto              ; Auto          ;
; Extract Verilog State Machines                                       ; On                ; On            ;
; Extract VHDL State Machines                                          ; On                ; On            ;
; Add Pass-Through Logic to Inferred RAMs                              ; On                ; On            ;
; NOT Gate Push-Back                                                   ; On                ; On            ;
; Power-Up Don't Care                                                  ; On                ; On            ;
; Remove Redundant Logic Cells                                         ; Off               ; Off           ;
; Remove Duplicate Registers                                           ; On                ; On            ;
; Ignore CARRY Buffers                                                 ; Off               ; Off           ;
; Ignore CASCADE Buffers                                               ; Off               ; Off           ;
; Ignore GLOBAL Buffers                                                ; Off               ; Off           ;
; Ignore ROW GLOBAL Buffers                                            ; Off               ; Off           ;
; Ignore LCELL Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A           ; Auto              ; Auto          ;
; Ignore SOFT Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A            ; Off               ; Off           ;
; Limit AHDL Integers to 32 Bits                                       ; Off               ; Off           ;
; Optimization Technique -- MAX 7000B/7000AE/3000A/7000S/7000A         ; Speed             ; Speed         ;
; Allow XOR Gate Usage                                                 ; On                ; On            ;
; Auto Logic Cell Insertion                                            ; On                ; On            ;
; Parallel Expander Chain Length -- MAX 7000B/7000AE/3000A/7000S/7000A ; 4                 ; 4             ;
; Auto Parallel Expanders                                              ; On                ; On            ;
; Auto Open-Drain Pins                                                 ; On                ; On            ;
; Remove Duplicate Logic                                               ; On                ; On            ;
; Auto Resource Sharing                                                ; Off               ; Off           ;
; Maximum Fan-in Per Macrocell -- MAX 7000B/7000AE/3000A/7000S/7000A   ; 100               ; 100           ;
; Ignore translate_off and translate_on Synthesis Directives           ; Off               ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                   ; On                ; On            ;
; HDL message level                                                    ; Level2            ; Level2        ;
+----------------------------------------------------------------------+-------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+---------------+---------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type     ; File Name with Absolute Path                                                                ;
+----------------------------------+-----------------+---------------+---------------------------------------------------------------------------------------------+
; VHDL_VAR_SIG.vhd                 ; yes             ; Other         ; C:/Documents and Settings/administrator.LAB-DIDATTICO/Desktop/VHDL_VAR_SIG/VHDL_VAR_SIG.vhd ;
; lpm_counter.tdf                  ; yes             ; Megafunction  ; c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf                       ;
; lpm_constant.inc                 ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/lpm_constant.inc                      ;
; lpm_decode.inc                   ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/lpm_decode.inc                        ;
; lpm_add_sub.inc                  ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc                       ;
; cmpconst.inc                     ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/cmpconst.inc                          ;
; lpm_compare.inc                  ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/lpm_compare.inc                       ;
; lpm_counter.inc                  ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/lpm_counter.inc                       ;
; dffeea.inc                       ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/dffeea.inc                            ;
; alt_synch_counter.inc            ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/alt_synch_counter.inc                 ;
; alt_synch_counter_f.inc          ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/alt_synch_counter_f.inc               ;
; alt_counter_f10ke.inc            ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.inc                 ;
; alt_counter_stratix.inc          ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/alt_counter_stratix.inc               ;
; aglobal60.inc                    ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/aglobal60.inc                         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction  ; c:/programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf                       ;
; addcore.inc                      ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/addcore.inc                           ;
; look_add.inc                     ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/look_add.inc                          ;
; bypassff.inc                     ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/bypassff.inc                          ;
; altshift.inc                     ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/altshift.inc                          ;
; alt_stratix_add_sub.inc          ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/alt_stratix_add_sub.inc               ;
; alt_mercury_add_sub.inc          ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/alt_mercury_add_sub.inc               ;
; addcore.tdf                      ; yes             ; Megafunction  ; c:/programmi/altera/quartus60/libraries/megafunctions/addcore.tdf                           ;
; a_csnbuffer.inc                  ; yes             ; Other         ; c:/programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.inc                       ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction  ; c:/programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf                       ;
; look_add.tdf                     ; yes             ; Megafunction  ; c:/programmi/altera/quartus60/libraries/megafunctions/look_add.tdf                          ;
; altshift.tdf                     ; yes             ; Megafunction  ; c:/programmi/altera/quartus60/libraries/megafunctions/altshift.tdf                          ;
+----------------------------------+-----------------+---------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+----------------------+---------------------------------------------------+
; Resource             ; Usage                                             ;
+----------------------+---------------------------------------------------+
; Logic cells          ; 58                                                ;
; Total registers      ; 24                                                ;
; I/O pins             ; 34                                                ;
; Shareable expanders  ; 30                                                ;
; Parallel expanders   ; 19                                                ;
; Maximum fan-out node ; lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0] ;
; Maximum fan-out      ; 33                                                ;
; Total fan-out        ; 476                                               ;
; Average fan-out      ; 3.90                                              ;
+----------------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                          ;
+------------------------------------------------+------------+------+-------------------------------------------------------------------------+
; Compilation Hierarchy Node                     ; Macrocells ; Pins ; Full Hierarchy Name                                                     ;
+------------------------------------------------+------------+------+-------------------------------------------------------------------------+
; |VHDL_VAR_SIG                                  ; 58         ; 34   ; |VHDL_VAR_SIG                                                           ;
;    |lpm_add_sub:Add0|                          ; 12         ; 0    ; |VHDL_VAR_SIG|lpm_add_sub:Add0                                          ;
;       |addcore:adder[0]|                       ; 12         ; 0    ; |VHDL_VAR_SIG|lpm_add_sub:Add0|addcore:adder[0]                         ;
;          |a_csnbuffer:result_node|             ; 9          ; 0    ; |VHDL_VAR_SIG|lpm_add_sub:Add0|addcore:adder[0]|a_csnbuffer:result_node ;
;    |lpm_add_sub:Add3|                          ; 14         ; 0    ; |VHDL_VAR_SIG|lpm_add_sub:Add3                                          ;
;       |addcore:adder[0]|                       ; 14         ; 0    ; |VHDL_VAR_SIG|lpm_add_sub:Add3|addcore:adder[0]                         ;
;          |a_csnbuffer:result_node|             ; 11         ; 0    ; |VHDL_VAR_SIG|lpm_add_sub:Add3|addcore:adder[0]|a_csnbuffer:result_node ;
;    |lpm_counter:\Prova_Variabili:num[0]_rtl_0| ; 16         ; 0    ; |VHDL_VAR_SIG|lpm_counter:\Prova_Variabili:num[0]_rtl_0                 ;
+------------------------------------------------+------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for Top-level Entity: |VHDL_VAR_SIG ;
+----------------+-------+------+------------------------+
; Assignment     ; Value ; From ; To                     ;
+----------------+-------+------+------------------------+
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[0]             ;
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[1]             ;
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[2]             ;
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[3]             ;
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[4]             ;
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[5]             ;
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[6]             ;
; POWER_UP_LEVEL ; Low   ; -    ; sum_tmp[7]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[0]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[1]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[2]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[3]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[4]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[5]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[6]             ;
; POWER_UP_LEVEL ; Low   ; -    ; num_tmp[7]             ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[0] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[2] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[3] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[4] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[5] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[6] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:sum[7] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[0] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[1] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[2] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[3] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[4] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[5] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[6] ;
; POWER_UP_LEVEL ; Low   ; -    ; Prova_Variabili:num[7] ;
+----------------+-------+------+------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:\Prova_Variabili:num[0]_rtl_0 ;
+------------------------+-------------------+-----------------------------------------------+
; Parameter Name         ; Value             ; Type                                          ;
+------------------------+-------------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 8                 ; Untyped                                       ;
; LPM_DIRECTION          ; UP                ; Untyped                                       ;
; LPM_MODULUS            ; 0                 ; Untyped                                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                       ;
; DEVICE_FAMILY          ; MAX7000AE         ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                       ;
+------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:num_tmp_rtl_1 ;
+------------------------+-------------------+-------------------------------+
; Parameter Name         ; Value             ; Type                          ;
+------------------------+-------------------+-------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                ;
; LPM_WIDTH              ; 8                 ; Untyped                       ;
; LPM_DIRECTION          ; UP                ; Untyped                       ;
; LPM_MODULUS            ; 0                 ; Untyped                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                       ;
; DEVICE_FAMILY          ; MAX7000AE         ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                       ;
+------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 9           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000AE   ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_rmh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_add_sub:Add3 ;
+------------------------+-------------+----------------------------+
; Parameter Name         ; Value       ; Type                       ;
+------------------------+-------------+----------------------------+
; LPM_WIDTH              ; 8           ; Untyped                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                    ;
; LPM_PIPELINE           ; 0           ; Untyped                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                    ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH         ;
; DEVICE_FAMILY          ; MAX7000AE   ; Untyped                    ;
; USE_WYS                ; OFF         ; Untyped                    ;
; STYLE                  ; FAST        ; Untyped                    ;
; CBXI_PARAMETER         ; add_sub_qmh ; Untyped                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE             ;
+------------------------+-------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jun 11 11:20:30 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL_VAR_SIG -c VHDL_VAR_SIG
Warning: Using design file VHDL_VAR_SIG.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: VHDL_VAR_SIG-VHDL_VAR_SIG
    Info: Found entity 1: VHDL_VAR_SIG
Info: Elaborating entity "VHDL_VAR_SIG" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at VHDL_VAR_SIG.vhd(62): signal "num_tmp" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Warning (10492): VHDL Process Statement warning at VHDL_VAR_SIG.vhd(63): signal "sum_tmp" is read inside the Process Statement but isn't in the Process Statement's sensivitity list
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: "\Prova_Variabili:num[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: "num_tmp[0]~0"
Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborated megafunction instantiation "lpm_counter:\Prova_Variabili:num[0]_rtl_0"
Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0"
Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[1]|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|addcore:adder[0]", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/look_add.tdf
    Info: Found entity 1: look_add
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file ../../../../programmi/altera/quartus60/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add0"
Info: Instantiated megafunction "lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3|look_add:look_ahead_unit", which is child of megafunction instantiation "lpm_add_sub:Add3"
Info: Instantiated megafunction "lpm_add_sub:Add3" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "lpm_add_sub:Add3|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_add_sub:Add3"
Info: Instantiated megafunction "lpm_add_sub:Add3" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Ignored 16 buffer(s)
    Info: Ignored 16 SOFT buffer(s)
Info: Duplicate registers merged to single register
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[0]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[0]"
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[1]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[1]"
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[2]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[2]"
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[3]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[3]"
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[4]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[4]"
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[5]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[5]"
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[6]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[6]"
    Info: Duplicate register "lpm_counter:num_tmp_rtl_1|dffs[7]" merged to single register "lpm_counter:\Prova_Variabili:num[0]_rtl_0|dffs[7]"
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "clk" to global clock signal
Info: Implemented 122 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 32 output pins
    Info: Implemented 58 macrocells
    Info: Implemented 30 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Processing ended: Wed Jun 11 11:20:38 2008
    Info: Elapsed time: 00:00:09


