m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation
Elcd_driver
Z0 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
32
Z3 !s110 1713088004
!i10b 1
Z4 w1712933470
!i122 74
Z5 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation
Z6 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/lcd_driver.vhd
Z7 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/lcd_driver.vhd
l0
L7 1
VmBO:z3`A`h0ZaQoiI7Z9R3
!s100 ?3gg^z;L`YQcJFIYU?NS@1
Z8 OV;C;2020.1;71
Z9 !s108 1713088004.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/lcd_driver.vhd|
Z11 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/lcd_driver.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Alcd_driver_rtl
R0
R1
R2
Z14 DEx4 work 10 lcd_driver 0 22 mBO:z3`A`h0ZaQoiI7Z9R3
32
R3
!i10b 1
!i122 74
l27
L20 40
V`IOR3mejPi>PR?9g[MCTm3
!s100 K>B`7l8CTJM@g4:`1jbc81
R8
R9
R10
R11
!i113 1
R12
R13
Elcd_driver_tb
Z15 DPx4 work 7 pack_tb 0 22 VLRFnhV[1M^DV7T:zEL5d3
Z16 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R0
R1
R2
32
Z17 !s110 1713088005
!i10b 1
Z18 w1713000006
!i122 77
R5
Z19 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/lcd_driver_tb.vhd
Z20 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/lcd_driver_tb.vhd
l0
L9 1
VYXb^3^znKQREG6Lh43z@D3
!s100 M>AMZcm];[YBNL@X_IZK20
R8
Z21 !s108 1713088005.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/lcd_driver_tb.vhd|
Z23 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/lcd_driver_tb.vhd|
!i113 1
R12
R13
Alcd_driver_behav
R14
R15
R16
R0
R1
R2
DEx4 work 13 lcd_driver_tb 0 22 YXb^3^znKQREG6Lh43z@D3
32
R17
!i10b 1
!i122 77
l25
L12 110
V2k[A<kmY_b:bXCkUONUD[3
!s100 @l]3;WIFIc31b<RgY6ffS2
R8
R21
R22
R23
!i113 1
R12
R13
Ppack_tb
R0
R1
R2
32
b1
!s110 1713088006
!i10b 1
b1
!i122 80
w1711661093
R5
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_header.vhd
l0
L5 1
VVLRFnhV[1M^DV7T:zEL5d3
!s100 TEcfl97TH4X@@NC75C?Ko2
R8
b1
!s108 1713088006.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_header.vhd|
!i113 1
R12
R13
Bbody
R15
R0
R1
R2
32
R17
!i10b 1
!i122 80
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R8
R21
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/pack_tb_body.vhd|
!i113 1
R12
R13
Espi_lcd_main
R0
R1
R2
32
Z24 !s110 1713300230
!i10b 1
Z25 w1713278043
!i122 227
R5
Z26 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd
Z27 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd
l0
L11 1
VBNTX<_7d^@h5V0T1D011j0
!s100 g_g7i7OkWkSo[fYGcdK<Z1
R8
Z28 !s108 1713300230.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd|
Z30 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/spi_lcd_main.vhd|
!i113 1
R12
R13
Aspi_lcd_main_rtl
R14
Z31 DEx4 work 12 spi_receiver 0 22 IXGAkPg@5X5fXDkf2idX90
R0
R1
R2
Z32 DEx4 work 12 spi_lcd_main 0 22 BNTX<_7d^@h5V0T1D011j0
32
R24
!i10b 1
!i122 227
l32
L23 25
Veg7W>ZY0i86<PNXOTbY?93
!s100 CQ?gh?2K<[m;4TG0<kmY_2
R8
R28
R29
R30
!i113 1
R12
R13
Espi_lcd_main_tb
R15
R16
R0
R1
R2
32
Z33 !s110 1713133008
!i10b 1
Z34 w1713132991
!i122 225
R5
Z35 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_lcd_main_tb.vhd
Z36 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_lcd_main_tb.vhd
l0
L9 1
VMWKWNJ4]287og2PgPUaCH1
!s100 DFO4SmXhITbT0AR^Moiz^2
R8
Z37 !s108 1713133008.000000
Z38 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_lcd_main_tb.vhd|
Z39 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_lcd_main_tb.vhd|
!i113 1
R12
R13
Aspi_lcd_main_behav
R32
R15
R16
R0
R1
R2
DEx4 work 15 spi_lcd_main_tb 0 22 MWKWNJ4]287og2PgPUaCH1
32
R33
!i10b 1
!i122 225
l23
L12 124
VTz=kZFCnmLMN?_Y[aCm]P3
!s100 `7PIj`jE`7dICz3Rd=FWC1
R8
R37
R38
R39
!i113 1
R12
R13
Espi_receiver
Z40 w1713348957
R0
R1
R2
!i122 230
R5
Z41 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd
Z42 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd
l0
L10 1
VIXGAkPg@5X5fXDkf2idX90
!s100 LWhb;kX9[MkCddd[ffK3d1
R8
32
Z43 !s110 1713349284
!i10b 1
Z44 !s108 1713349284.000000
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd|
Z46 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/src/lib/spi_receiver.vhd|
!i113 1
R12
R13
Aspi_receiver_rtl
R0
R1
R2
R31
!i122 230
l35
L22 110
VOQ8@]G^dBgBbXV`A1zRn41
!s100 <clmVDB>hbD4[b4Qf3;cZ3
R8
32
R43
!i10b 1
R44
R45
R46
!i113 1
R12
R13
Espi_receiver_tb
R15
R16
R0
R1
R2
32
R17
!i10b 1
Z47 w1713087579
!i122 79
R5
Z48 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_receiver_tb.vhd
Z49 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_receiver_tb.vhd
l0
L9 1
VMP@VWM7a_[k<?[5:^zd;Q2
!s100 i3^dS;YJgm00;4o:>djNO2
R8
R21
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_receiver_tb.vhd|
Z51 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P8_SPI_LCD/simulation/testbench/spi_receiver_tb.vhd|
!i113 1
R12
R13
Aspi_receiver_behav
R31
R15
R16
R0
R1
R2
DEx4 work 15 spi_receiver_tb 0 22 MP@VWM7a_[k<?[5:^zd;Q2
32
R17
!i10b 1
!i122 79
l22
L12 127
VCE6mLno6JfX4`LknC?76h2
!s100 DLMCOM4aP8z]]DGN><XeT3
R8
R21
R50
R51
!i113 1
R12
R13
