{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 19:26:15 2018 " "Info: Processing started: Mon Dec 10 19:26:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRS -c IRS --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IRS -c IRS --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IRS.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IRS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRS-bhv " "Info: Found design unit 1: IRS-bhv" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IRS " "Info: Found entity 1: IRS" {  } { { "IRS.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRS " "Info: Elaborating entity \"IRS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2_3.vhd 2 1 " "Warning: Using design file decoder_2_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_3-main " "Info: Found design unit 1: decoder_2_3-main" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_3 " "Info: Found entity 1: decoder_2_3" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_3 decoder_2_3:dec0 " "Info: Elaborating entity \"decoder_2_3\" for hierarchy \"decoder_2_3:dec0\"" {  } { { "IRS.vhd" "dec0" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "IR.vhd 2 1 " "Warning: Using design file IR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-main " "Info: Found design unit 1: IR-main" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:reg0 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:reg0\"" {  } { { "IRS.vhd" "reg0" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld IR.vhd(26) " "Warning (10492): VHDL Process Statement warning at IR.vhd(26): signal \"ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx IR.vhd(27) " "Warning (10492): VHDL Process Statement warning at IR.vhd(27): signal \"tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x IR.vhd(24) " "Warning (10631): VHDL Process Statement warning at IR.vhd(24): inferring latch(es) for signal or variable \"x\", which holds its previous value in one or more paths through the process" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[0\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[1\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[2\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[3\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[4\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[5\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[6\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] IR.vhd(24) " "Info (10041): Inferred latch for \"x\[7\]\" at IR.vhd(24)" {  } { { "IR.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mydff.vhd 2 1 " "Warning: Using design file mydff.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydff-bhv " "Info: Found design unit 1: mydff-bhv" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Info: Found entity 1: mydff" {  } { { "mydff.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mydff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydff IR:reg0\|mydff:\\ge:7:gi " "Info: Elaborating entity \"mydff\" for hierarchy \"IR:reg0\|mydff:\\ge:7:gi\"" {  } { { "IR.vhd" "\\ge:7:gi" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IR.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_3.vhd 2 1 " "Warning: Using design file mux_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3-main " "Info: Found design unit 1: mux_3-main" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Info: Found entity 1: mux_3" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 mux_3:mux0 " "Info: Elaborating entity \"mux_3\" for hierarchy \"mux_3:mux0\"" {  } { { "IRS.vhd" "mux0" { Text "D:/CODES/Quartus/experiment/exp4/IRS/IRS.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk mux_3.vhd(26) " "Warning (10492): VHDL Process Statement warning at mux_3.vhd(26): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ld mux_3.vhd(26) " "Warning (10492): VHDL Process Statement warning at mux_3.vhd(26): signal \"ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "three_state_gate.vhd 2 1 " "Warning: Using design file three_state_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_state_gate-main " "Info: Found design unit 1: three_state_gate-main" {  } { { "three_state_gate.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/three_state_gate.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_state_gate " "Info: Found entity 1: three_state_gate" {  } { { "three_state_gate.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/three_state_gate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_state_gate mux_3:mux0\|three_state_gate:g0 " "Info: Elaborating entity \"three_state_gate\" for hierarchy \"mux_3:mux0\|three_state_gate:g0\"" {  } { { "mux_3.vhd" "g0" { Text "D:/CODES/Quartus/experiment/exp4/IRS/mux_3.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "decoder_2_3:dec1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decoder_2_3:dec1\|Mux0\"" {  } { { "decoder_2_3.vhd" "Mux0" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decoder_2_3:dec1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decoder_2_3:dec1\|Mux1\"" {  } { { "decoder_2_3.vhd" "Mux1" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decoder_2_3:dec1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decoder_2_3:dec1\|Mux2\"" {  } { { "decoder_2_3.vhd" "Mux2" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decoder_2_3:dec0\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decoder_2_3:dec0\|Mux0\"" {  } { { "decoder_2_3.vhd" "Mux0" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decoder_2_3:dec0\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decoder_2_3:dec0\|Mux1\"" {  } { { "decoder_2_3.vhd" "Mux1" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "decoder_2_3:dec0\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"decoder_2_3:dec0\|Mux2\"" {  } { { "decoder_2_3.vhd" "Mux2" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_2_3:dec1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"decoder_2_3:dec1\|lpm_mux:Mux0\"" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_2_3:dec1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"decoder_2_3:dec1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_2_3:dec1\|lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"decoder_2_3:dec1\|lpm_mux:Mux1\"" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_2_3:dec1\|lpm_mux:Mux1 " "Info: Instantiated megafunction \"decoder_2_3:dec1\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_2_3:dec1\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"decoder_2_3:dec1\|lpm_mux:Mux2\"" {  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_2_3:dec1\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"decoder_2_3:dec1\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "decoder_2_3.vhd" "" { Text "D:/CODES/Quartus/experiment/exp4/IRS/decoder_2_3.vhd" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 10 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 19:26:16 2018 " "Info: Processing ended: Mon Dec 10 19:26:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
