// Seed: 2853103522
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    output wire id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri id_11,
    input tri id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16,
    input uwire id_17,
    input tri1 id_18,
    output tri id_19,
    input tri0 id_20,
    output supply0 id_21,
    input wand id_22,
    input uwire id_23,
    output tri1 id_24,
    input wire id_25,
    input supply1 id_26,
    output tri id_27,
    output supply0 id_28,
    output tri0 id_29,
    input tri1 id_30
);
  supply1 id_32;
  assign id_32 = 1;
  assign id_27 = -1;
  logic id_33, id_34;
  wire id_35;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    output supply1 id_12,
    inout supply1 id_13,
    output uwire id_14,
    input wor id_15,
    input supply0 id_16,
    output uwire id_17
);
  parameter id_19 = 1 < 1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_9,
      id_17,
      id_2,
      id_4,
      id_14,
      id_15,
      id_3,
      id_9,
      id_17,
      id_13,
      id_6,
      id_4,
      id_10,
      id_16,
      id_16,
      id_11,
      id_14,
      id_9,
      id_12,
      id_10,
      id_15,
      id_2,
      id_9,
      id_13,
      id_2,
      id_12,
      id_13,
      id_16
  );
  assign modCall_1.id_20 = 0;
endmodule
