Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Lab User\Downloads\DE1_SoC_Computer_LB\Computer_System.qsys" --synthesis=VERILOG --output-directory="C:\Users\Lab User\Downloads\DE1_SoC_Computer_LB\Computer_System\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SoC_Computer_LB/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 15.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 15.0]
Progress: Parameterizing module AV_Config
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 15.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding pio_direction [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_direction
Progress: Adding pio_left_click [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_left_click
Progress: Adding pio_right_click [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_right_click
Progress: Adding pio_x_coord [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_x_coord
Progress: Adding pio_y_coord [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_y_coord
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: pio_direction: Starting RTL generation for module 'Computer_System_pio_direction'
Info: pio_direction:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_pio_direction --dir=C:/Users/LABUSE~1/AppData/Local/Temp/alt7665_1301383470916836580.dir/0001_pio_direction_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/LABUSE~1/AppData/Local/Temp/alt7665_1301383470916836580.dir/0001_pio_direction_gen//Computer_System_pio_direction_component_configuration.pl  --do_build_sim=0  ]
Info: pio_direction: Done RTL generation for module 'Computer_System_pio_direction'
Info: pio_direction: "Computer_System" instantiated altera_avalon_pio "pio_direction"
Info: pio_x_coord: Starting RTL generation for module 'Computer_System_pio_x_coord'
Info: pio_x_coord:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_pio_x_coord --dir=C:/Users/LABUSE~1/AppData/Local/Temp/alt7665_1301383470916836580.dir/0002_pio_x_coord_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/LABUSE~1/AppData/Local/Temp/alt7665_1301383470916836580.dir/0002_pio_x_coord_gen//Computer_System_pio_x_coord_component_configuration.pl  --do_build_sim=0  ]
Info: pio_x_coord: Done RTL generation for module 'Computer_System_pio_x_coord'
Info: pio_x_coord: "Computer_System" instantiated altera_avalon_pio "pio_x_coord"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: pio_x_coord_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_x_coord_s1_translator"
Info: ARM_A9_HPS_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_lw_axi_master_agent"
Info: pio_x_coord_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_x_coord_s1_agent"
Info: pio_x_coord_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_x_coord_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/Lab User/Downloads/DE1_SoC_Computer_LB/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: pio_x_coord_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_x_coord_s1_burst_adapter"
Info: Reusing file C:/Users/Lab User/Downloads/DE1_SoC_Computer_LB/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Lab User/Downloads/DE1_SoC_Computer_LB/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Lab User/Downloads/DE1_SoC_Computer_LB/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 27 modules, 85 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
