Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr  1 11:57:37 2023
| Host         : LAPTOP-BQSK3RO4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file f_meter_control_sets_placed.rpt
| Design       : f_meter
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | centenas      | RST_IBUF         |                2 |              4 |
|  CLK_IBUF_BUFG | unidades      | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | millares      | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | decenas       | RST_IBUF         |                1 |              4 |
|  CLK_IBUF_BUFG | ce_prescaler  |                  |                6 |             16 |
|  CLK_IBUF_BUFG | bcd_register0 |                  |                4 |             16 |
|  CLK_IBUF_BUFG |               | RST_IBUF         |                6 |             18 |
+----------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     4 |
| 16+    |                     3 |
+--------+-----------------------+


