[2025-09-18 01:34:53] START suite=qualcomm_srv trace=srv536_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv536_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2573541 heartbeat IPC: 3.886 cumulative IPC: 3.886 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4992123 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4992123 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4992124 heartbeat IPC: 4.135 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13241610 heartbeat IPC: 1.212 cumulative IPC: 1.212 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 21481605 heartbeat IPC: 1.214 cumulative IPC: 1.213 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 29837623 heartbeat IPC: 1.197 cumulative IPC: 1.207 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 38192407 heartbeat IPC: 1.197 cumulative IPC: 1.205 (Simulation time: 00 hr 05 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv536_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000015 cycles: 46557475 heartbeat IPC: 1.195 cumulative IPC: 1.203 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 54943429 heartbeat IPC: 1.192 cumulative IPC: 1.201 (Simulation time: 00 hr 08 min 11 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 63347583 heartbeat IPC: 1.19 cumulative IPC: 1.2 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 71752329 heartbeat IPC: 1.19 cumulative IPC: 1.198 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 80198187 heartbeat IPC: 1.184 cumulative IPC: 1.197 (Simulation time: 00 hr 11 min 36 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83698152 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 45 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83698152 cumulative IPC: 1.195 (Simulation time: 00 hr 12 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv536_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.195 instructions: 100000001 cycles: 83698152
CPU 0 Branch Prediction Accuracy: 92.51% MPKI: 13.29 Average ROB Occupancy at Mispredict: 29.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08531
BRANCH_INDIRECT: 0.3695
BRANCH_CONDITIONAL: 11.47
BRANCH_DIRECT_CALL: 0.4196
BRANCH_INDIRECT_CALL: 0.5432
BRANCH_RETURN: 0.4047


====Backend Stall Breakdown====
ROB_STALL: 1620
LQ_STALL: 0
SQ_STALL: 27253


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 1.394148

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1620

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1162

cpu0->cpu0_STLB TOTAL        ACCESS:    2110892 HIT:    2110142 MISS:        750 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2110892 HIT:    2110142 MISS:        750 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 123.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9607343 HIT:    8796459 MISS:     810884 MSHR_MERGE:      37926
cpu0->cpu0_L2C LOAD         ACCESS:    7714980 HIT:    7022337 MISS:     692643 MSHR_MERGE:        424
cpu0->cpu0_L2C RFO          ACCESS:     578948 HIT:     530639 MISS:      48309 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     164153 HIT:     104718 MISS:      59435 MSHR_MERGE:      37502
cpu0->cpu0_L2C WRITE        ACCESS:    1147922 HIT:    1138262 MISS:       9660 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1340 HIT:        503 MISS:        837 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     116616 ISSUED:     108626 USEFUL:       1684 USELESS:       6627
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15825974 HIT:    7762388 MISS:    8063586 MSHR_MERGE:    1975235
cpu0->cpu0_L1I LOAD         ACCESS:   15825974 HIT:    7762388 MISS:    8063586 MSHR_MERGE:    1975235
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30988751 HIT:   27042768 MISS:    3945983 MSHR_MERGE:    1683407
cpu0->cpu0_L1D LOAD         ACCESS:   16778125 HIT:   14670131 MISS:    2107994 MSHR_MERGE:     481363
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     340982 HIT:     246554 MISS:      94428 MSHR_MERGE:      38776
cpu0->cpu0_L1D WRITE        ACCESS:   13868130 HIT:   12125943 MISS:    1742187 MSHR_MERGE:    1163234
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1514 HIT:        140 MISS:       1374 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:     500446 ISSUED:     340982 USEFUL:      11840 USELESS:      35571
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12956657 HIT:   10667434 MISS:    2289223 MSHR_MERGE:    1161309
cpu0->cpu0_ITLB LOAD         ACCESS:   12956657 HIT:   10667434 MISS:    2289223 MSHR_MERGE:    1161309
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29161527 HIT:   27843080 MISS:    1318447 MSHR_MERGE:     335469
cpu0->cpu0_DTLB LOAD         ACCESS:   29161527 HIT:   27843080 MISS:    1318447 MSHR_MERGE:     335469
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.095 cycles
cpu0->LLC TOTAL        ACCESS:     859146 HIT:     849489 MISS:       9657 MSHR_MERGE:        254
cpu0->LLC LOAD         ACCESS:     692218 HIT:     685323 MISS:       6895 MSHR_MERGE:         34
cpu0->LLC RFO          ACCESS:      48309 HIT:      48308 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      21933 HIT:      19380 MISS:       2553 MSHR_MERGE:        220
cpu0->LLC WRITE        ACCESS:      95849 HIT:      95848 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        837 HIT:        630 MISS:        207 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:       9387
  AVG DBUS CONGESTED CYCLE: 2.989
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6974

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533811       516020        84051          527
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           76           43            8
  STLB miss resolved @ L2C                0           57          321          206           13
  STLB miss resolved @ LLC                0           32          236          381           41
  STLB miss resolved @ MEM                0            1           84          109          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200581        49249      1541149       132534            9
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           16            3            0
  STLB miss resolved @ L2C                0            5           12           13            0
  STLB miss resolved @ LLC                0           14           40           43            0
  STLB miss resolved @ MEM                0            0            3           12            6
[2025-09-18 01:47:39] END   suite=qualcomm_srv trace=srv536_ap (rc=0)
