$date
	Sun Oct 23 04:18:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#802447
b1001 !
1"
#802450
b1001 &
b1001 %
1$
#802451
0"
#802454
b11100 &
b11100 %
#802458
b1110 &
b1110 %
#802462
b111 &
b111 %
#802466
b10110 &
b10110 %
#802470
b1011 &
b1011 %
#802474
b100010 &
b100010 %
#802478
b10001 &
b10001 %
#802482
b110100 &
b110100 %
#802486
b11010 &
b11010 %
#802490
b1101 &
b1101 %
#802494
b101000 &
b101000 %
#802498
b10100 &
b10100 %
#802502
b1010 &
b1010 %
#802506
b101 &
b101 %
#802510
b10000 &
b10000 %
#802514
b1000 &
b1000 %
#802518
b100 &
b100 %
#802522
b10 &
b10 %
#802526
b1 &
1#
b1 %
#802530
b0 &
b0 %
0#
0$
#1873806
b11010 &
b11010 %
1$
b11010 !
1"
#1873807
0"
#1873810
b1101 &
b1101 %
#1873814
b101000 &
b101000 %
#1873818
b10100 &
b10100 %
#1873822
b1010 &
b1010 %
#1873826
b101 &
b101 %
#1873830
b10000 &
b10000 %
#1873834
b1000 &
b1000 %
#1873838
b100 &
b100 %
#1873842
b10 &
b10 %
#1873846
b1 &
1#
b1 %
#1873850
b0 &
b0 %
0#
0$
#2869347
b1000 !
1"
#2869350
b1000 &
b1000 %
1$
#2869351
0"
#2869354
b100 &
b100 %
#2869358
b10 &
b10 %
#2869362
b1 &
b1 %
1#
#2869366
b0 &
0#
b0 %
0$
#4500012
