name: RNG
description: RNG
groupName: RNG
source: STM32H723 SVD v2.1
registers:
  - name: CR
    displayName: CR
    description: RNG control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RNGEN
        description: "Random number generator\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: IE
        description: Interrupt enable
        bitOffset: 3
        bitWidth: 1
      - name: CED
        description: "Clock error detection Note: The clock\n              error detection can be used only when ck_rc48 or\n              ck_pll1_q (ck_pll1_q = 48MHz) source is selected\n              otherwise, CED bit must be equal to 1. The clock\n              error detection cannot be enabled nor disabled on the\n              fly when RNG peripheral is enabled, to enable or\n              disable CED the RNG must be disabled."
        bitOffset: 5
        bitWidth: 1
  - name: SR
    displayName: SR
    description: RNG status register
    addressOffset: 4
    size: 32
    resetValue: 0
    fields:
      - name: DRDY
        description: "Data ready Note: If IE=1 in RNG_CR, an\n              interrupt is generated when DRDY=1. It can rise when\n              the peripheral is disabled. When the output buffer\n              becomes empty (after reading RNG_DR), this bit\n              returns to 0 until a new random value is\n              generated."
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: CECS
        description: "Clock error current status Note: This\n              bit is meaningless if CED (Clock error detection) bit\n              in RNG_CR is equal to 1."
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: SECS
        description: "Seed error current status ** More than\n              64 consecutive bits at the same value (0 or 1) **\n              More than 32 consecutive alternances of 0 and 1\n              (0101010101...01)"
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: CEIS
        description: "Clock error interrupt status This bit is\n              set at the same time as CECS. It is cleared by\n              writing it to 0. An interrupt is pending if IE = 1 in\n              the RNG_CR register. Note: This bit is meaningless if\n              CED (Clock error detection) bit in RNG_CR is equal to\n              1."
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SEIS
        description: "Seed error interrupt status This bit is\n              set at the same time as SECS. It is cleared by\n              writing it to 0. ** More than 64 consecutive bits at\n              the same value (0 or 1) ** More than 32 consecutive\n              alternances of 0 and 1 (0101010101...01) An interrupt\n              is pending if IE = 1 in the RNG_CR\n              register."
        bitOffset: 6
        bitWidth: 1
        access: read-write
  - name: DR
    displayName: DR
    description: "The RNG_DR register is a read-only register\n          that delivers a 32-bit random value when read. The\n          content of this register is valid when DRDY= 1, even if\n          RNGEN=0."
    addressOffset: 8
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RNDATA
        description: "Random data 32-bit random data which are\n              valid when DRDY=1."
        bitOffset: 0
        bitWidth: 32
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
