{:input (genetic.representation/genetic-representation "examples/58115.31D8DA15.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\$0_5 , \\$1_6 );\n  wire _0_;\n  wire _1_;\n  wire _2_;\n  wire _3_;\n  wire _4_;\n  wire _5_;\n  input \\$0_5 ;\n  wire \\$0_5 ;\n  output \\$1_6 ;\n  wire \\$1_6 ;\n  wire \\:missing_edge ;\n  assign _5_ = 2'h1 >> _0_;\n  assign _2_ = 1'h0;\n  assign _3_ = 1'h1;\n  assign _4_ = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign _1_ = _5_;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/7FB5FB95.v:3.1-21.10\" *)\nmodule postsynth(\\$0_5 , \\$1_6 );\n  (* src = \"/tmp/fuzzmount745B5940/7FB5FB95.v:10.9-10.14\" *)\n  input \\$0_5 ;\n  wire \\$0_5 ;\n  (* src = \"/tmp/fuzzmount745B5940/7FB5FB95.v:12.10-12.15\" *)\n  output \\$1_6 ;\n  wire \\$1_6 ;\n  (* src = \"/tmp/fuzzmount745B5940/7FB5FB95.v:14.8-14.22\" *)\n  wire \\:missing_edge ;\n  assign \\$1_6  = 1'hx;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 16, :out "SBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_/src/top.v'.\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] Copy '/tmp/fuzzmount745B5940/7FB5FB95.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_/src/7FB5FB95.v'.\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] Copy '/tmp/fuzzmount745B5940/7FB5FB95.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_/src/7FB5FB95.post.v'.\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] engine_0: abc pdr\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] base: >      ^\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] base: finished (returncode=1)\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] base: task failed. ERROR.\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_'.\nSBY 23:09:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4zn1je_] DONE (ERROR, rc=16)\n", :err ""}}}