Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Apr  5 18:58:53 2020
| Host         : Aegis running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2cAddrSwitch_control_sets_placed.rpt
| Design       : i2cAddrSwitch
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   231 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              19 |           19 |
| No           | Yes                   | No                     |              12 |           12 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------+---------------------------------------+------------------+----------------+
|              Clock Signal              | Enable Signal |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------+---------------------------------------+------------------+----------------+
|  frameBitCounter_reg[0]_LDC_i_1_n_0    |               | frameBitCounter_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  commType_reg_LDC_i_1_n_0              |               | commType_reg_LDC_i_2_n_0              |                1 |              1 |
|  frameBitCounter_reg[1]_LDC_i_1_n_0    |               | frameBitCounter_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  frameBitCounter_reg[2]_LDC_i_1_n_0    |               | frameBitCounter_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | SDOMaster_tristate_oe_reg_LDC_i_2_n_0 |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | commType_reg_LDC_i_2_n_0              |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | frameBitCounter_reg[0]_LDC_i_1_n_0    |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | frameBitCounter_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | frameBitCounter_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | SDOSlave_reg_LDC_i_2_n_0              |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | commType_reg_LDC_i_1_n_0              |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | frameBitCounter_reg[1]_LDC_i_1_n_0    |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | frameBitCounter_reg[2]_LDC_i_1_n_0    |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | SDOMaster_tristate_oe_reg_LDC_i_1_n_0 |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | frameBitCounter_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | SDOSlave_reg_LDC_i_1_n_0              |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | state[1]_i_2_n_0                      |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | readwrite_reg_LDC_i_1_n_0             |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | state[3]_i_2_n_0                      |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | slaveAddr_reg[6]_LDC_i_1_n_0          |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | state[0]_i_2_n_0                      |                1 |              1 |
|  SCL_IBUF_BUFG                         |               | state[2]_i_2_n_0                      |                1 |              1 |
|  SDOMaster_tristate_oe_reg_LDC_i_1_n_0 |               | SDOMaster_tristate_oe_reg_LDC_i_2_n_0 |                1 |              1 |
|  SDOSlave_reg_LDC_i_1_n_0              |               | SDOSlave_reg_LDC_i_2_n_0              |                1 |              1 |
|  SDIMaster_IBUF_BUFG                   | start_i_1_n_0 |                                       |                1 |              1 |
| ~SDIMaster_IBUF_BUFG                   | start_i_1_n_0 |                                       |                1 |              1 |
|  state[1]_i_2_n_0                      |               | state[1]_i_1_n_0                      |                1 |              1 |
|  readwrite_reg_LDC_i_1_n_0             |               | readwrite_reg_LDC_i_2_n_0             |                1 |              1 |
|  state[3]_i_2_n_0                      |               | state[3]_i_1_n_0                      |                1 |              1 |
|  stop                                  |               | start                                 |                1 |              1 |
|  slaveAddr_reg[6]_LDC_i_1_n_0          |               | slaveAddr_reg[6]_LDC_i_2_n_0          |                1 |              1 |
|  state[0]_i_2_n_0                      |               | state[0]_i_1_n_0                      |                1 |              1 |
|  state[2]_i_2_n_0                      |               | state[2]_i_1_n_0                      |                1 |              1 |
+----------------------------------------+---------------+---------------------------------------+------------------+----------------+


