INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Documents/GitHub/FPGA_rtl_ip_library/Parameterized_counter_with_enable/Parameterized_counter_with_enable.srcs/sources_1/new/param_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module param_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lenovo/Documents/GitHub/FPGA_rtl_ip_library/Parameterized_counter_with_enable/Parameterized_counter_with_enable.srcs/sim_1/new/param_counter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module param_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lenovo/Documents/GitHub/FPGA_rtl_ip_library/Parameterized_counter_with_enable/Parameterized_counter_with_enable.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
