/* Generated by Yosys 0.52+63 (git sha1 7f7ad87b7, clang++ 18.1.3 -fPIC -O3) */

(* dynports =  1  *)
(* hdlname = "fir_mac_muladd_8ns_6ns_16ns_16_4_1" *)
(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:54.1-93.10" *)
module \$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1 (clk, reset, ce, din0, din1, din2, dout);
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:74.7-74.9" *)
  input ce;
  wire ce;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:72.7-72.10" *)
  input clk;
  wire clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:76.25-76.29" *)
  input [7:0] din0;
  wire [7:0] din0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:77.25-77.29" *)
  input [5:0] din1;
  wire [5:0] din1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:78.25-78.29" *)
  input [15:0] din2;
  wire [15:0] din2;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:79.26-79.30" *)
  output [15:0] dout;
  wire [15:0] dout;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:73.7-73.12" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:82.44-91.19" *)
  fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0 fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U (
    .ce(ce),
    .clk(clk),
    .dout(dout),
    .in0(din0),
    .in1(din1),
    .in2(din2),
    .rst(reset)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R" *)
(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:7.1-41.10" *)
module \$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R (address0, ce0, q0, reset, clk);
  wire [5:0] _0_;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:15.25-15.33" *)
  input [2:0] address0;
  wire [2:0] address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:16.7-16.10" *)
  input ce0;
  wire ce0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:20.7-20.10" *)
  input clk;
  wire clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:17.27-17.29" *)
  output [5:0] q0;
  wire [5:0] q0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:19.7-19.12" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h18)
  ) _1_ (
    .I0(address0[2]),
    .I1(address0[0]),
    .I2(address0[1]),
    .O(_0_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h42)
  ) _2_ (
    .I0(address0[2]),
    .I1(address0[1]),
    .I2(address0[0]),
    .O(_0_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h9)
  ) _3_ (
    .I0(address0[2]),
    .I1(address0[1]),
    .O(_0_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _4_ (
    .I0(address0[1]),
    .I1(address0[0]),
    .O(_0_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _5_ (
    .C(clk),
    .CE(ce0),
    .D(_0_[5]),
    .Q(q0[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _6_ (
    .C(clk),
    .CE(ce0),
    .D(_0_[2]),
    .Q(q0[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _7_ (
    .C(clk),
    .CE(ce0),
    .D(_0_[3]),
    .Q(q0[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _8_ (
    .C(clk),
    .CE(ce0),
    .D(_0_[4]),
    .Q(q0[4]),
    .R(1'h0)
  );
  assign _0_[1:0] = _0_[5:4];
  assign { q0[5], q0[0] } = { q0[1], q0[4] };
endmodule

(* dynports =  1  *)
(* hdlname = "fir_shift_reg_RAM_AUTO_1R1W" *)
(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:7.1-80.10" *)
module \$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W (address0, ce0, d0, we0, q0, address1, ce1, d1, we1, q1, reset, clk);
  wire [7:0] _000_;
  wire [7:0] _001_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _002_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _003_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _004_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _005_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _006_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _007_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _008_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _074_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _075_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _076_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _077_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _078_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _079_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _080_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _081_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _082_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _083_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _084_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _085_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _086_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _087_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _091_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _092_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _093_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _094_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _095_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _096_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _097_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _098_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _099_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _100_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _101_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _102_;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:23.25-23.33" *)
  input [2:0] address0;
  wire [2:0] address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:29.25-29.33" *)
  input [2:0] address1;
  wire [2:0] address1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:24.7-24.10" *)
  input ce0;
  wire ce0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:30.7-30.10" *)
  input ce1;
  wire ce1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:36.7-36.10" *)
  input clk;
  wire clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:25.22-25.24" *)
  input [7:0] d0;
  wire [7:0] d0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:31.22-31.24" *)
  input [7:0] d1;
  wire [7:0] d1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:27.27-27.29" *)
  output [7:0] q0;
  wire [7:0] q0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:33.27-33.29" *)
  output [7:0] q1;
  wire [7:0] q1;
  wire [7:0] \ram[0] ;
  wire [7:0] \ram[1] ;
  wire [7:0] \ram[2] ;
  wire [7:0] \ram[3] ;
  wire [7:0] \ram[4] ;
  wire [7:0] \ram[5] ;
  wire [7:0] \ram[6] ;
  wire [7:0] \ram[7] ;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:35.7-35.12" *)
  input reset;
  wire reset;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:26.7-26.10" *)
  input we0;
  wire we0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:32.7-32.10" *)
  input we1;
  wire we1;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _103_ (
    .I0(address0[0]),
    .I1(address0[1]),
    .I2(address0[2]),
    .I3(ce0),
    .I4(we0),
    .O(_096_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _104_ (
    .I0(address1[2]),
    .I1(address1[1]),
    .O(_101_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _105_ (
    .I0(address1[0]),
    .I1(ce1),
    .I2(we1),
    .O(_098_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _106_ (
    .I0(address1[1]),
    .I1(address1[2]),
    .O(_102_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _107_ (
    .I0(address0[0]),
    .I1(address0[1]),
    .I2(address0[2]),
    .I3(ce0),
    .I4(we0),
    .O(_074_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _108_ (
    .I0(address0[1]),
    .I1(address0[0]),
    .I2(address0[2]),
    .I3(ce0),
    .I4(we0),
    .O(_093_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _109_ (
    .I0(address1[0]),
    .I1(ce1),
    .I2(we1),
    .O(_099_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _110_ (
    .I0(address0[1]),
    .I1(address0[2]),
    .I2(address0[0]),
    .I3(ce0),
    .I4(we0),
    .O(_092_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _111_ (
    .I0(address1[2]),
    .I1(address1[1]),
    .O(_100_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _112_ (
    .I0(address0[0]),
    .I1(address0[1]),
    .I2(address0[2]),
    .I3(ce0),
    .I4(we0),
    .O(_076_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _113_ (
    .I0(address0[0]),
    .I1(address0[1]),
    .I2(address0[2]),
    .I3(ce0),
    .I4(we0),
    .O(_097_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _114_ (
    .I0(address0[2]),
    .I1(address0[1]),
    .I2(address0[0]),
    .I3(ce0),
    .I4(we0),
    .O(_094_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _115_ (
    .I0(address1[2]),
    .I1(address1[1]),
    .O(_098_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd268435456)
  ) _116_ (
    .I0(address0[0]),
    .I1(address0[2]),
    .I2(address0[1]),
    .I3(ce0),
    .I4(we0),
    .O(_077_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'ha0c0ffffffffffff)
  ) _117_ (
    .I0(\ram[3] [0]),
    .I1(\ram[2] [0]),
    .I2(_079_[2]),
    .I3(address0[0]),
    .I4(_091_[4]),
    .I5(_091_[5]),
    .O(_001_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _118_ (
    .I0(address0[2]),
    .I1(address0[1]),
    .O(_079_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff0fff55ff33ffff)
  ) _119_ (
    .I0(\ram[4] [0]),
    .I1(\ram[1] [0]),
    .I2(\ram[5] [0]),
    .I3(address0[1]),
    .I4(address0[0]),
    .I5(address0[2]),
    .O(_091_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h330fffffffffff55)
  ) _120_ (
    .I0(\ram[0] [0]),
    .I1(\ram[7] [0]),
    .I2(\ram[6] [0]),
    .I3(address0[0]),
    .I4(address0[2]),
    .I5(address0[1]),
    .O(_091_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000ffff10ff10ff)
  ) _121_ (
    .I0(address0[1]),
    .I1(address0[2]),
    .I2(\ram[0] [1]),
    .I3(_089_[3]),
    .I4(_089_[4]),
    .I5(address0[0]),
    .O(_001_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f333300ff5555)
  ) _122_ (
    .I0(\ram[1] [1]),
    .I1(\ram[5] [1]),
    .I2(\ram[7] [1]),
    .I3(\ram[3] [1]),
    .I4(address0[1]),
    .I5(address0[2]),
    .O(_089_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861212671)
  ) _123_ (
    .I0(\ram[4] [1]),
    .I1(\ram[6] [1]),
    .I2(\ram[2] [1]),
    .I3(address0[1]),
    .I4(address0[2]),
    .O(_089_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffa0c0ffffffff)
  ) _124_ (
    .I0(\ram[3] [2]),
    .I1(\ram[2] [2]),
    .I2(_079_[2]),
    .I3(address0[0]),
    .I4(_086_[4]),
    .I5(_086_[5]),
    .O(_001_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _125_ (
    .I0(\ram[4] [2]),
    .I1(\ram[5] [2]),
    .I2(address0[1]),
    .I3(address0[0]),
    .I4(address0[2]),
    .O(_086_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hff35)
  ) _126_ (
    .I0(\ram[0] [2]),
    .I1(\ram[1] [2]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_002_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) _127_ (
    .I0(\ram[6] [2]),
    .I1(\ram[7] [2]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _128_ (
    .I0(_002_),
    .I1(_003_),
    .O(_086_[5]),
    .S(address0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffa0c0ffffffff)
  ) _129_ (
    .I0(\ram[3] [3]),
    .I1(\ram[2] [3]),
    .I2(_079_[2]),
    .I3(address0[0]),
    .I4(_083_[4]),
    .I5(_083_[5]),
    .O(_001_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _130_ (
    .I0(\ram[4] [3]),
    .I1(\ram[5] [3]),
    .I2(address0[1]),
    .I3(address0[0]),
    .I4(address0[2]),
    .O(_083_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hff35)
  ) _131_ (
    .I0(\ram[0] [3]),
    .I1(\ram[1] [3]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) _132_ (
    .I0(\ram[6] [3]),
    .I1(\ram[7] [3]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _133_ (
    .I0(_004_),
    .I1(_005_),
    .O(_083_[5]),
    .S(address0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1879078775)
  ) _134_ (
    .I0(_082_[0]),
    .I1(address0[0]),
    .I2(\ram[2] [4]),
    .I3(_079_[2]),
    .I4(_082_[4]),
    .O(_001_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000f55ff33)
  ) _135_ (
    .I0(\ram[4] [4]),
    .I1(\ram[0] [4]),
    .I2(\ram[6] [4]),
    .I3(address0[1]),
    .I4(address0[2]),
    .I5(address0[0]),
    .O(_082_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f333300ff5555)
  ) _136_ (
    .I0(\ram[1] [4]),
    .I1(\ram[5] [4]),
    .I2(\ram[7] [4]),
    .I3(\ram[3] [4]),
    .I4(address0[1]),
    .I5(address0[2]),
    .O(_082_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1879078775)
  ) _137_ (
    .I0(_081_[0]),
    .I1(address0[0]),
    .I2(\ram[2] [5]),
    .I3(_079_[2]),
    .I4(_081_[4]),
    .O(_001_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000f55ff33)
  ) _138_ (
    .I0(\ram[4] [5]),
    .I1(\ram[0] [5]),
    .I2(\ram[6] [5]),
    .I3(address0[1]),
    .I4(address0[2]),
    .I5(address0[0]),
    .O(_081_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f0f333300ff5555)
  ) _139_ (
    .I0(\ram[1] [5]),
    .I1(\ram[5] [5]),
    .I2(\ram[7] [5]),
    .I3(\ram[3] [5]),
    .I4(address0[1]),
    .I5(address0[2]),
    .O(_081_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffa0c0ffffffff)
  ) _140_ (
    .I0(\ram[3] [6]),
    .I1(\ram[2] [6]),
    .I2(_079_[2]),
    .I3(address0[0]),
    .I4(_080_[4]),
    .I5(_080_[5]),
    .O(_001_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _141_ (
    .I0(\ram[4] [6]),
    .I1(\ram[5] [6]),
    .I2(address0[1]),
    .I3(address0[0]),
    .I4(address0[2]),
    .O(_080_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hff35)
  ) _142_ (
    .I0(\ram[0] [6]),
    .I1(\ram[1] [6]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) _143_ (
    .I0(\ram[6] [6]),
    .I1(\ram[7] [6]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _144_ (
    .I0(_006_),
    .I1(_007_),
    .O(_080_[5]),
    .S(address0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffa0c0ffffffff)
  ) _145_ (
    .I0(\ram[3] [7]),
    .I1(\ram[2] [7]),
    .I2(_079_[2]),
    .I3(address0[0]),
    .I4(_079_[4]),
    .I5(_079_[5]),
    .O(_001_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _146_ (
    .I0(\ram[4] [7]),
    .I1(\ram[5] [7]),
    .I2(address0[1]),
    .I3(address0[0]),
    .I4(address0[2]),
    .O(_079_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hff35)
  ) _147_ (
    .I0(\ram[0] [7]),
    .I1(\ram[1] [7]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'h35ff)
  ) _148_ (
    .I0(\ram[6] [7]),
    .I1(\ram[7] [7]),
    .I2(address0[0]),
    .I3(address0[1]),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _149_ (
    .I0(_008_),
    .I1(_009_),
    .O(_079_[5]),
    .S(address0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _150_ (
    .I0(_078_[0]),
    .I1(_078_[1]),
    .I2(_078_[2]),
    .I3(_078_[3]),
    .O(_000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd168558592)
  ) _151_ (
    .I0(\ram[3] [0]),
    .I1(\ram[2] [0]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_078_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _152_ (
    .I0(\ram[0] [0]),
    .I1(\ram[1] [0]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_078_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _153_ (
    .I0(\ram[6] [0]),
    .I1(\ram[7] [0]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_078_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _154_ (
    .I0(\ram[4] [0]),
    .I1(\ram[5] [0]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_078_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _155_ (
    .I0(_075_[0]),
    .I1(_075_[1]),
    .I2(_075_[2]),
    .I3(_075_[3]),
    .O(_000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _156_ (
    .I0(\ram[2] [1]),
    .I1(\ram[3] [1]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_075_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _157_ (
    .I0(\ram[0] [1]),
    .I1(\ram[1] [1]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_075_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _158_ (
    .I0(\ram[6] [1]),
    .I1(\ram[7] [1]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_075_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _159_ (
    .I0(\ram[4] [1]),
    .I1(\ram[5] [1]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_075_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _160_ (
    .I0(_095_[0]),
    .I1(_095_[1]),
    .I2(_095_[2]),
    .I3(_095_[3]),
    .O(_000_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _161_ (
    .I0(\ram[2] [2]),
    .I1(\ram[3] [2]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_095_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _162_ (
    .I0(\ram[0] [2]),
    .I1(\ram[1] [2]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_095_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _163_ (
    .I0(\ram[6] [2]),
    .I1(\ram[7] [2]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_095_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _164_ (
    .I0(\ram[4] [2]),
    .I1(\ram[5] [2]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_095_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _165_ (
    .I0(_088_[0]),
    .I1(_088_[1]),
    .I2(_088_[2]),
    .I3(_088_[3]),
    .O(_000_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _166_ (
    .I0(\ram[2] [3]),
    .I1(\ram[3] [3]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_088_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _167_ (
    .I0(\ram[0] [3]),
    .I1(\ram[1] [3]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_088_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _168_ (
    .I0(\ram[6] [3]),
    .I1(\ram[7] [3]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_088_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _169_ (
    .I0(\ram[4] [3]),
    .I1(\ram[5] [3]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_088_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _170_ (
    .I0(_085_[0]),
    .I1(_085_[1]),
    .I2(_085_[2]),
    .I3(_085_[3]),
    .O(_000_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _171_ (
    .I0(\ram[2] [4]),
    .I1(\ram[3] [4]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_085_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _172_ (
    .I0(\ram[0] [4]),
    .I1(\ram[1] [4]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_085_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _173_ (
    .I0(\ram[6] [4]),
    .I1(\ram[7] [4]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_085_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _174_ (
    .I0(\ram[4] [4]),
    .I1(\ram[5] [4]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_085_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _175_ (
    .I0(_090_[0]),
    .I1(_090_[1]),
    .I2(_090_[2]),
    .I3(_090_[3]),
    .O(_000_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _176_ (
    .I0(\ram[2] [5]),
    .I1(\ram[3] [5]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_090_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _177_ (
    .I0(\ram[0] [5]),
    .I1(\ram[1] [5]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_090_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _178_ (
    .I0(\ram[6] [5]),
    .I1(\ram[7] [5]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_090_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _179_ (
    .I0(\ram[4] [5]),
    .I1(\ram[5] [5]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_090_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _180_ (
    .I0(_087_[0]),
    .I1(_087_[1]),
    .I2(_087_[2]),
    .I3(_087_[3]),
    .O(_000_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _181_ (
    .I0(\ram[2] [6]),
    .I1(\ram[3] [6]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_087_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _182_ (
    .I0(\ram[0] [6]),
    .I1(\ram[1] [6]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_087_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _183_ (
    .I0(\ram[6] [6]),
    .I1(\ram[7] [6]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_087_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _184_ (
    .I0(\ram[4] [6]),
    .I1(\ram[5] [6]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_087_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _185_ (
    .I0(_084_[0]),
    .I1(_084_[1]),
    .I2(_084_[2]),
    .I3(_084_[3]),
    .O(_000_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _186_ (
    .I0(\ram[2] [7]),
    .I1(\ram[3] [7]),
    .I2(address1[2]),
    .I3(address1[0]),
    .I4(address1[1]),
    .O(_084_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd786442)
  ) _187_ (
    .I0(\ram[0] [7]),
    .I1(\ram[1] [7]),
    .I2(address1[2]),
    .I3(address1[1]),
    .I4(address1[0]),
    .O(_084_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3388997632)
  ) _188_ (
    .I0(\ram[6] [7]),
    .I1(\ram[7] [7]),
    .I2(address1[0]),
    .I3(address1[2]),
    .I4(address1[1]),
    .O(_084_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd201981952)
  ) _189_ (
    .I0(\ram[4] [7]),
    .I1(\ram[5] [7]),
    .I2(address1[1]),
    .I3(address1[0]),
    .I4(address1[2]),
    .O(_084_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _190_ (
    .C(clk),
    .CE(1'h1),
    .D(_040_),
    .Q(\ram[7] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _191_ (
    .C(clk),
    .CE(1'h1),
    .D(_066_),
    .Q(\ram[7] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _192_ (
    .C(clk),
    .CE(1'h1),
    .D(_012_),
    .Q(\ram[7] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _193_ (
    .C(clk),
    .CE(1'h1),
    .D(_013_),
    .Q(\ram[7] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _194_ (
    .C(clk),
    .CE(1'h1),
    .D(_014_),
    .Q(\ram[7] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _195_ (
    .C(clk),
    .CE(1'h1),
    .D(_015_),
    .Q(\ram[7] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _196_ (
    .C(clk),
    .CE(1'h1),
    .D(_016_),
    .Q(\ram[7] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _197_ (
    .C(clk),
    .CE(1'h1),
    .D(_017_),
    .Q(\ram[7] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _198_ (
    .C(clk),
    .CE(1'h1),
    .D(_030_),
    .Q(\ram[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _199_ (
    .C(clk),
    .CE(1'h1),
    .D(_068_),
    .Q(\ram[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _200_ (
    .C(clk),
    .CE(1'h1),
    .D(_069_),
    .Q(\ram[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _201_ (
    .C(clk),
    .CE(1'h1),
    .D(_070_),
    .Q(\ram[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _202_ (
    .C(clk),
    .CE(1'h1),
    .D(_071_),
    .Q(\ram[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _203_ (
    .C(clk),
    .CE(1'h1),
    .D(_072_),
    .Q(\ram[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _204_ (
    .C(clk),
    .CE(1'h1),
    .D(_073_),
    .Q(\ram[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _205_ (
    .C(clk),
    .CE(1'h1),
    .D(_024_),
    .Q(\ram[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _206_ (
    .C(clk),
    .CE(1'h1),
    .D(_018_),
    .Q(\ram[3] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _207_ (
    .C(clk),
    .CE(1'h1),
    .D(_025_),
    .Q(\ram[3] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _208_ (
    .C(clk),
    .CE(1'h1),
    .D(_027_),
    .Q(\ram[3] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _209_ (
    .C(clk),
    .CE(1'h1),
    .D(_028_),
    .Q(\ram[3] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _210_ (
    .C(clk),
    .CE(1'h1),
    .D(_029_),
    .Q(\ram[3] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _211_ (
    .C(clk),
    .CE(1'h1),
    .D(_049_),
    .Q(\ram[3] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _212_ (
    .C(clk),
    .CE(1'h1),
    .D(_067_),
    .Q(\ram[3] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _213_ (
    .C(clk),
    .CE(1'h1),
    .D(_031_),
    .Q(\ram[3] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _214_ (
    .C(clk),
    .CE(1'h1),
    .D(_039_),
    .Q(\ram[4] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _215_ (
    .C(clk),
    .CE(1'h1),
    .D(_032_),
    .Q(\ram[4] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _216_ (
    .C(clk),
    .CE(1'h1),
    .D(_050_),
    .Q(\ram[4] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _217_ (
    .C(clk),
    .CE(1'h1),
    .D(_034_),
    .Q(\ram[4] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _218_ (
    .C(clk),
    .CE(1'h1),
    .D(_035_),
    .Q(\ram[4] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _219_ (
    .C(clk),
    .CE(1'h1),
    .D(_036_),
    .Q(\ram[4] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _220_ (
    .C(clk),
    .CE(1'h1),
    .D(_037_),
    .Q(\ram[4] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _221_ (
    .C(clk),
    .CE(1'h1),
    .D(_038_),
    .Q(\ram[4] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _222_ (
    .C(clk),
    .CE(1'h1),
    .D(_046_),
    .Q(\ram[5] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _223_ (
    .C(clk),
    .CE(1'h1),
    .D(_052_),
    .Q(\ram[5] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _224_ (
    .C(clk),
    .CE(1'h1),
    .D(_055_),
    .Q(\ram[5] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _225_ (
    .C(clk),
    .CE(1'h1),
    .D(_041_),
    .Q(\ram[5] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _226_ (
    .C(clk),
    .CE(1'h1),
    .D(_056_),
    .Q(\ram[5] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _227_ (
    .C(clk),
    .CE(1'h1),
    .D(_043_),
    .Q(\ram[5] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _228_ (
    .C(clk),
    .CE(1'h1),
    .D(_044_),
    .Q(\ram[5] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _229_ (
    .C(clk),
    .CE(1'h1),
    .D(_045_),
    .Q(\ram[5] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _230_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[0]),
    .Q(q0[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _231_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[1]),
    .Q(q0[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _232_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[2]),
    .Q(q0[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _233_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[3]),
    .Q(q0[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _234_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[4]),
    .Q(q0[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _235_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[5]),
    .Q(q0[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _236_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[6]),
    .Q(q0[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _237_ (
    .C(clk),
    .CE(ce0),
    .D(_001_[7]),
    .Q(q0[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _238_ (
    .C(clk),
    .CE(1'h1),
    .D(_057_),
    .Q(\ram[2] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _239_ (
    .C(clk),
    .CE(1'h1),
    .D(_048_),
    .Q(\ram[2] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _240_ (
    .C(clk),
    .CE(1'h1),
    .D(_047_),
    .Q(\ram[2] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _241_ (
    .C(clk),
    .CE(1'h1),
    .D(_051_),
    .Q(\ram[2] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _242_ (
    .C(clk),
    .CE(1'h1),
    .D(_011_),
    .Q(\ram[2] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _243_ (
    .C(clk),
    .CE(1'h1),
    .D(_053_),
    .Q(\ram[2] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _244_ (
    .C(clk),
    .CE(1'h1),
    .D(_054_),
    .Q(\ram[2] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _245_ (
    .C(clk),
    .CE(1'h1),
    .D(_042_),
    .Q(\ram[2] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _246_ (
    .C(clk),
    .CE(1'h1),
    .D(_063_),
    .Q(\ram[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _247_ (
    .C(clk),
    .CE(1'h1),
    .D(_065_),
    .Q(\ram[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _248_ (
    .C(clk),
    .CE(1'h1),
    .D(_058_),
    .Q(\ram[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _249_ (
    .C(clk),
    .CE(1'h1),
    .D(_059_),
    .Q(\ram[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _250_ (
    .C(clk),
    .CE(1'h1),
    .D(_060_),
    .Q(\ram[0] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _251_ (
    .C(clk),
    .CE(1'h1),
    .D(_064_),
    .Q(\ram[0] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _252_ (
    .C(clk),
    .CE(1'h1),
    .D(_061_),
    .Q(\ram[0] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _253_ (
    .C(clk),
    .CE(1'h1),
    .D(_062_),
    .Q(\ram[0] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _254_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[0]),
    .Q(q1[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _255_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[1]),
    .Q(q1[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _256_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[2]),
    .Q(q1[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _257_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[3]),
    .Q(q1[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _258_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[4]),
    .Q(q1[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _259_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[5]),
    .Q(q1[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _260_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[6]),
    .Q(q1[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _261_ (
    .C(clk),
    .CE(ce1),
    .D(_000_[7]),
    .Q(q1[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _262_ (
    .C(clk),
    .CE(1'h1),
    .D(_010_),
    .Q(\ram[6] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _263_ (
    .C(clk),
    .CE(1'h1),
    .D(_026_),
    .Q(\ram[6] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _264_ (
    .C(clk),
    .CE(1'h1),
    .D(_033_),
    .Q(\ram[6] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _265_ (
    .C(clk),
    .CE(1'h1),
    .D(_019_),
    .Q(\ram[6] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _266_ (
    .C(clk),
    .CE(1'h1),
    .D(_020_),
    .Q(\ram[6] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _267_ (
    .C(clk),
    .CE(1'h1),
    .D(_021_),
    .Q(\ram[6] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _268_ (
    .C(clk),
    .CE(1'h1),
    .D(_022_),
    .Q(\ram[6] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _269_ (
    .C(clk),
    .CE(1'h1),
    .D(_023_),
    .Q(\ram[6] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _270_ (
    .I0(\ram[6] [0]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_097_[2]),
    .O(_010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _271_ (
    .I0(\ram[2] [4]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_077_[2]),
    .O(_011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _272_ (
    .I0(\ram[7] [2]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_076_[2]),
    .O(_012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _273_ (
    .I0(\ram[7] [3]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_076_[2]),
    .O(_013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _274_ (
    .I0(\ram[7] [4]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_076_[2]),
    .O(_014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _275_ (
    .I0(\ram[7] [5]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_076_[2]),
    .O(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _276_ (
    .I0(\ram[7] [6]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_076_[2]),
    .O(_016_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _277_ (
    .I0(\ram[7] [7]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_076_[2]),
    .O(_017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _278_ (
    .I0(\ram[3] [0]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_094_[2]),
    .O(_018_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _279_ (
    .I0(\ram[6] [3]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_097_[2]),
    .O(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _280_ (
    .I0(\ram[6] [4]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_097_[2]),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _281_ (
    .I0(\ram[6] [5]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_097_[2]),
    .O(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _282_ (
    .I0(\ram[6] [6]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_097_[2]),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _283_ (
    .I0(\ram[6] [7]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_097_[2]),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _284_ (
    .I0(\ram[1] [7]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_092_[2]),
    .O(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _285_ (
    .I0(\ram[3] [1]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_094_[2]),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _286_ (
    .I0(\ram[6] [1]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_097_[2]),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _287_ (
    .I0(\ram[3] [2]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_094_[2]),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _288_ (
    .I0(\ram[3] [3]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_094_[2]),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _289_ (
    .I0(\ram[3] [4]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_094_[2]),
    .O(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _290_ (
    .I0(\ram[1] [0]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_092_[2]),
    .O(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _291_ (
    .I0(\ram[3] [7]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_094_[2]),
    .O(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _292_ (
    .I0(\ram[4] [1]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_074_[2]),
    .O(_032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _293_ (
    .I0(\ram[6] [2]),
    .I1(_098_[1]),
    .I2(_100_[0]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_097_[2]),
    .O(_033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _294_ (
    .I0(\ram[4] [3]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_074_[2]),
    .O(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _295_ (
    .I0(\ram[4] [4]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_074_[2]),
    .O(_035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _296_ (
    .I0(\ram[4] [5]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_074_[2]),
    .O(_036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _297_ (
    .I0(\ram[4] [6]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_074_[2]),
    .O(_037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _298_ (
    .I0(\ram[4] [7]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_074_[2]),
    .O(_038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _299_ (
    .I0(\ram[4] [0]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_074_[2]),
    .O(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _300_ (
    .I0(\ram[7] [0]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_076_[2]),
    .O(_040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _301_ (
    .I0(\ram[5] [3]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_093_[2]),
    .O(_041_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _302_ (
    .I0(\ram[2] [7]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_077_[2]),
    .O(_042_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _303_ (
    .I0(\ram[5] [5]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_093_[2]),
    .O(_043_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _304_ (
    .I0(\ram[5] [6]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_093_[2]),
    .O(_044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _305_ (
    .I0(\ram[5] [7]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_093_[2]),
    .O(_045_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _306_ (
    .I0(\ram[5] [0]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_093_[2]),
    .O(_046_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _307_ (
    .I0(\ram[2] [2]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_077_[2]),
    .O(_047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _308_ (
    .I0(\ram[2] [1]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_077_[2]),
    .O(_048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _309_ (
    .I0(\ram[3] [5]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_094_[2]),
    .O(_049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _310_ (
    .I0(\ram[4] [2]),
    .I1(_098_[1]),
    .I2(_102_[0]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_074_[2]),
    .O(_050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _311_ (
    .I0(\ram[2] [3]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_077_[2]),
    .O(_051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _312_ (
    .I0(\ram[5] [1]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_093_[2]),
    .O(_052_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _313_ (
    .I0(\ram[2] [5]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_077_[2]),
    .O(_053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _314_ (
    .I0(\ram[2] [6]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_077_[2]),
    .O(_054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _315_ (
    .I0(\ram[5] [2]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_093_[2]),
    .O(_055_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _316_ (
    .I0(\ram[5] [4]),
    .I1(_099_[0]),
    .I2(_102_[0]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_093_[2]),
    .O(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _317_ (
    .I0(\ram[2] [0]),
    .I1(_098_[1]),
    .I2(_098_[0]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_077_[2]),
    .O(_057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _318_ (
    .I0(\ram[0] [2]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_096_[2]),
    .O(_058_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _319_ (
    .I0(\ram[0] [3]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_096_[2]),
    .O(_059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _320_ (
    .I0(\ram[0] [4]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_096_[2]),
    .O(_060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _321_ (
    .I0(\ram[0] [6]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_096_[2]),
    .O(_061_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _322_ (
    .I0(\ram[0] [7]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[7]),
    .I4(d0[7]),
    .I5(_096_[2]),
    .O(_062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _323_ (
    .I0(\ram[0] [0]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[0]),
    .I4(d0[0]),
    .I5(_096_[2]),
    .O(_063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _324_ (
    .I0(\ram[0] [5]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_096_[2]),
    .O(_064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _325_ (
    .I0(\ram[0] [1]),
    .I1(_098_[1]),
    .I2(_101_[1]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_096_[2]),
    .O(_065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _326_ (
    .I0(\ram[7] [1]),
    .I1(_099_[0]),
    .I2(_100_[0]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_076_[2]),
    .O(_066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _327_ (
    .I0(\ram[3] [6]),
    .I1(_098_[0]),
    .I2(_099_[0]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_094_[2]),
    .O(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _328_ (
    .I0(\ram[1] [1]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[1]),
    .I4(d0[1]),
    .I5(_092_[2]),
    .O(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _329_ (
    .I0(\ram[1] [2]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[2]),
    .I4(d0[2]),
    .I5(_092_[2]),
    .O(_069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _330_ (
    .I0(\ram[1] [3]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[3]),
    .I4(d0[3]),
    .I5(_092_[2]),
    .O(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _331_ (
    .I0(\ram[1] [4]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[4]),
    .I4(d0[4]),
    .I5(_092_[2]),
    .O(_071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _332_ (
    .I0(\ram[1] [5]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[5]),
    .I4(d0[5]),
    .I5(_092_[2]),
    .O(_072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hffff0000ea2aea2a)
  ) _333_ (
    .I0(\ram[1] [6]),
    .I1(_101_[1]),
    .I2(_099_[0]),
    .I3(d1[6]),
    .I4(d0[6]),
    .I5(_092_[2]),
    .O(_073_)
  );
  assign _098_[2] = _077_[2];
  assign _094_[1:0] = { d0[7], d1[7] };
  assign _099_[2:1] = { _094_[2], _098_[0] };
  assign _081_[3:1] = { _079_[2], \ram[2] [5], address0[0] };
  assign _076_[1:0] = { d0[3], d1[3] };
  assign _100_[2:1] = { _097_[2], _098_[1] };
  assign _083_[3:0] = { address0[0], _079_[2], \ram[2] [3], \ram[3] [3] };
  assign _077_[1:0] = { d0[0], d1[0] };
  assign _086_[3:0] = { address0[0], _079_[2], \ram[2] [2], \ram[3] [2] };
  assign { _089_[5], _089_[2:0] } = { address0[0], \ram[0] [1], address0[2:1] };
  assign { _101_[2], _101_[0] } = { _092_[2], _099_[0] };
  assign _074_[1:0] = { d0[6], d1[6] };
  assign _093_[1:0] = { d0[7], d1[7] };
  assign _102_[2:1] = { _093_[2], _099_[0] };
  assign _097_[1:0] = { d0[7], d1[7] };
  assign _082_[3:1] = { _079_[2], \ram[2] [4], address0[0] };
  assign _091_[3:0] = { address0[0], _079_[2], \ram[2] [0], \ram[3] [0] };
  assign _080_[3:0] = { address0[0], _079_[2], \ram[2] [6], \ram[3] [6] };
  assign _092_[1:0] = { d0[7], d1[7] };
  assign _096_[1:0] = { d0[7], d1[7] };
  assign { _079_[3], _079_[1:0] } = { address0[0], \ram[2] [7], \ram[3] [7] };
endmodule

(* CORE_GENERATION_INFO = "fir_fir,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a100t-csg324-2I,HLS_INPUT_CLOCK=1000.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.570000,HLS_SYN_LAT=27,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=143,HLS_SYN_LUT=284,HLS_VERSION=2024_2}" *)
(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:11.1-340.10" *)
module fir(ap_clk, ap_rst, ap_start, ap_done, ap_idle, ap_ready, y, y_ap_vld, x);
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _00_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _01_;
  wire _02_;
  wire _03_;
  (* fsm_encoding = "none" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:44.41-44.50" *)
  wire [4:0] ap_CS_fsm;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:45.9-45.25" *)
  wire ap_CS_fsm_state1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:75.9-75.25" *)
  wire ap_CS_fsm_state2;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:77.9-77.25" *)
  wire ap_CS_fsm_state3;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:78.9-78.25" *)
  wire ap_CS_fsm_state4;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:79.9-79.25" *)
  wire ap_CS_fsm_state5;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:80.13-80.22" *)
  wire [4:0] ap_NS_fsm;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:83.9-83.29" *)
  wire ap_ST_fsm_state3_blk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:85.9-85.29" *)
  wire ap_ST_fsm_state5_blk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:29.9-29.15" *)
  input ap_clk;
  wire ap_clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:32.10-32.17" *)
  output ap_done;
  wire ap_done;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:33.10-33.17" *)
  output ap_idle;
  wire ap_idle;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:34.10-34.18" *)
  output ap_ready;
  wire ap_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:30.9-30.15" *)
  input ap_rst;
  wire ap_rst;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:31.9-31.17" *)
  input ap_start;
  wire ap_start;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:70.15-70.55" *)
  wire [15:0] grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:71.9-71.56" *)
  (* unused_bits = "0" *)
  wire grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out_ap_vld;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:67.9-67.49" *)
  wire grp_fir_Pipeline_MACC_LOOP_fu_59_ap_done;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:68.9-68.49" *)
  (* unused_bits = "0" *)
  wire grp_fir_Pipeline_MACC_LOOP_fu_59_ap_idle;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:69.9-69.50" *)
  wire grp_fir_Pipeline_MACC_LOOP_fu_59_ap_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:66.9-66.50" *)
  wire grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:76.8-76.53" *)
  wire grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:72.14-72.65" *)
  wire [2:0] grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:73.9-73.55" *)
  wire grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_ce0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:55.9-55.52" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_done;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:56.9-56.52" *)
  (* unused_bits = "0" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_idle;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:57.9-57.53" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:54.9-54.53" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:74.8-74.56" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:58.14-58.68" *)
  wire [2:0] grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:62.14-62.68" *)
  wire [2:0] grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:59.9-59.58" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:63.9-63.58" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:61.14-61.62" *)
  wire [7:0] grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:65.14-65.62" *)
  wire [7:0] grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:60.9-60.58" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_we0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:64.9-64.58" *)
  wire grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_we1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:46.13-46.31" *)
  wire [2:0] shift_reg_address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:47.8-47.21" *)
  wire shift_reg_ce0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:50.8-50.21" *)
  wire shift_reg_ce1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:49.14-49.26" *)
  wire [7:0] shift_reg_q0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:52.14-52.26" *)
  wire [7:0] shift_reg_q1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:48.8-48.21" *)
  wire shift_reg_we0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:51.8-51.21" *)
  wire shift_reg_we1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:37.14-37.15" *)
  input [7:0] x;
  wire [7:0] x;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:53.13-53.26" *)
  wire [7:0] x_read_reg_72;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:35.16-35.17" *)
  output [15:0] y;
  wire [15:0] y;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:36.10-36.18" *)
  output y_ap_vld;
  wire y_ap_vld;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _04_ (
    .I0(ap_CS_fsm_state3),
    .I1(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_ready),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf088)
  ) _05_ (
    .I0(ap_CS_fsm_state2),
    .I1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce0),
    .I2(grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_ce0),
    .I3(ap_CS_fsm_state4),
    .O(shift_reg_ce0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _06_ (
    .I0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[0]),
    .I1(grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_address0[0]),
    .I2(ap_CS_fsm_state4),
    .O(shift_reg_address0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _07_ (
    .I0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[1]),
    .I1(grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_address0[1]),
    .I2(ap_CS_fsm_state4),
    .O(shift_reg_address0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _08_ (
    .I0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0[2]),
    .I1(grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_address0[2]),
    .I2(ap_CS_fsm_state4),
    .O(shift_reg_address0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0f0f0f0f0f0f7)
  ) _09_ (
    .I0(ap_CS_fsm_state1),
    .I1(ap_start),
    .I2(ap_done),
    .I3(ap_CS_fsm_state2),
    .I4(ap_CS_fsm_state3),
    .I5(ap_CS_fsm_state4),
    .O(ap_NS_fsm[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd16777216)
  ) _10_ (
    .I0(ap_done),
    .I1(ap_CS_fsm_state4),
    .I2(ap_CS_fsm_state3),
    .I3(ap_start),
    .I4(ap_CS_fsm_state1),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _11_ (
    .I0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_done),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _12_ (
    .I0(_00_),
    .I1(_01_),
    .O(ap_NS_fsm[1]),
    .S(ap_CS_fsm_state2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _13_ (
    .I0(ap_CS_fsm_state2),
    .I1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_done),
    .O(ap_NS_fsm[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _14_ (
    .I0(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_done),
    .I1(ap_CS_fsm_state4),
    .I2(ap_CS_fsm_state3),
    .O(ap_NS_fsm[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _15_ (
    .I0(ap_CS_fsm_state4),
    .I1(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_done),
    .O(ap_NS_fsm[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _16_ (
    .I0(ap_start),
    .I1(ap_CS_fsm_state1),
    .O(ap_idle)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _17_ (
    .I0(ap_CS_fsm_state2),
    .I1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_we1),
    .O(shift_reg_we1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _18_ (
    .I0(ap_CS_fsm_state2),
    .I1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_we0),
    .O(shift_reg_we0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _19_ (
    .I0(ap_CS_fsm_state2),
    .I1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce1),
    .O(shift_reg_ce1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167.1-177.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _20_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(_03_),
    .Q(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155.1-165.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _21_ (
    .C(ap_clk),
    .CE(_02_),
    .D(ap_CS_fsm_state3),
    .Q(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _22_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[0]),
    .Q(x_read_reg_72[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _23_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[1]),
    .Q(x_read_reg_72[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _24_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[2]),
    .Q(x_read_reg_72[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _25_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[3]),
    .Q(x_read_reg_72[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _26_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[4]),
    .Q(x_read_reg_72[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _27_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[5]),
    .Q(x_read_reg_72[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _28_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[6]),
    .Q(x_read_reg_72[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179.1-183.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _29_ (
    .C(ap_clk),
    .CE(ap_CS_fsm_state1),
    .D(x[7]),
    .Q(x_read_reg_72[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _30_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_NS_fsm[0]),
    .Q(ap_CS_fsm_state1),
    .S(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _31_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_NS_fsm[1]),
    .Q(ap_CS_fsm_state2),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _32_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_NS_fsm[2]),
    .Q(ap_CS_fsm_state3),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _33_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_NS_fsm[3]),
    .Q(ap_CS_fsm_state4),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147.1-153.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _34_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_NS_fsm[4]),
    .Q(ap_done),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'hf222)
  ) _35_ (
    .I0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg),
    .I1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_ready),
    .I2(ap_start),
    .I3(ap_CS_fsm_state1),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:133.28-145.2" *)
  fir_fir_Pipeline_MACC_LOOP grp_fir_Pipeline_MACC_LOOP_fu_59 (
    .acc_out(grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out),
    .acc_out_ap_vld(grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out_ap_vld),
    .ap_clk(ap_clk),
    .ap_done(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_done),
    .ap_idle(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_idle),
    .ap_ready(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_ready),
    .ap_rst(ap_rst),
    .ap_start(grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg),
    .shift_reg_address0(grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_address0),
    .shift_reg_ce0(grp_fir_Pipeline_MACC_LOOP_fu_59_shift_reg_ce0),
    .shift_reg_q0(shift_reg_q0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:114.31-131.2" *)
  fir_fir_Pipeline_SHIFTER_LOOP grp_fir_Pipeline_SHIFTER_LOOP_fu_51 (
    .ap_clk(ap_clk),
    .ap_done(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_done),
    .ap_idle(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_idle),
    .ap_ready(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_ready),
    .ap_rst(ap_rst),
    .ap_start(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg),
    .shift_reg_address0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address0),
    .shift_reg_address1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address1),
    .shift_reg_ce0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce0),
    .shift_reg_ce1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_ce1),
    .shift_reg_d0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0),
    .shift_reg_d1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1),
    .shift_reg_q1(shift_reg_q1),
    .shift_reg_we0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_we0),
    .shift_reg_we1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_we1),
    .x(x_read_reg_72)
  );
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:99.1-112.2" *)
  \$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W  shift_reg_U (
    .address0(shift_reg_address0),
    .address1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_address1),
    .ce0(shift_reg_ce0),
    .ce1(shift_reg_ce1),
    .clk(ap_clk),
    .d0(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d0),
    .d1(grp_fir_Pipeline_SHIFTER_LOOP_fu_51_shift_reg_d1),
    .q0(shift_reg_q0),
    .q1(shift_reg_q1),
    .reset(ap_rst),
    .we0(shift_reg_we0),
    .we1(shift_reg_we1)
  );
  assign ap_CS_fsm = { ap_done, ap_CS_fsm_state4, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state1 };
  assign ap_CS_fsm_state5 = ap_done;
  assign ap_ST_fsm_state3_blk = 1'h0;
  assign ap_ST_fsm_state5_blk = 1'h0;
  assign ap_ready = ap_done;
  assign grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start = grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg;
  assign grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start = grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg;
  assign y = grp_fir_Pipeline_MACC_LOOP_fu_59_acc_out;
  assign y_ap_vld = ap_done;
endmodule

(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:9.1-375.10" *)
module fir_fir_Pipeline_MACC_LOOP(ap_clk, ap_rst, ap_start, ap_done, ap_idle, ap_ready, acc_out, acc_out_ap_vld, shift_reg_address0, shift_reg_ce0, shift_reg_q0);
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _08_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _09_;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:61.14-61.23" *)
  wire [15:0] acc_fu_36;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:31.16-31.23" *)
  output [15:0] acc_out;
  wire [15:0] acc_out;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:32.10-32.24" *)
  output acc_out_ap_vld;
  wire acc_out_ap_vld;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:69.14-69.31" *)
  wire [3:0] add_ln66_fu_96_p2;
  (* fsm_encoding = "none" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:40.41-40.50" *)
  wire ap_CS_fsm;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:41.9-41.29" *)
  wire ap_CS_fsm_pp0_stage0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:60.9-60.28" *)
  wire ap_block_pp0_stage0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:71.9-71.34" *)
  wire ap_block_pp0_stage0_01001;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:55.9-55.34" *)
  wire ap_block_pp0_stage0_11001;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:48.9-48.36" *)
  wire ap_block_pp0_stage0_subdone;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:25.9-25.15" *)
  input ap_clk;
  wire ap_clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:50.8-50.42" *)
  wire ap_condition_exit_pp0_iter0_stage0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:77.9-77.24" *)
  wire ap_continue_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:28.10-28.17" *)
  output ap_done;
  wire ap_done;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:78.8-78.19" *)
  wire ap_done_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:76.8-76.19" *)
  wire ap_done_reg;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:83.9-83.20" *)
  wire ap_done_sig;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:42.9-42.32" *)
  wire ap_enable_reg_pp0_iter0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:43.8-43.31" *)
  wire ap_enable_reg_pp0_iter1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:44.8-44.31" *)
  wire ap_enable_reg_pp0_iter2;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:45.8-45.31" *)
  wire ap_enable_reg_pp0_iter3;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:46.8-46.31" *)
  wire ap_enable_reg_pp0_iter4;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:29.10-29.17" *)
  output ap_idle;
  wire ap_idle;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:51.9-51.27" *)
  wire ap_loop_exit_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:67.8-67.40" *)
  wire ap_loop_exit_ready_pp0_iter3_reg;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:64.9-64.21" *)
  wire ap_loop_init;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:30.10-30.18" *)
  output ap_ready;
  wire ap_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:52.8-52.20" *)
  wire ap_ready_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:82.9-82.21" *)
  wire ap_ready_sig;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:26.9-26.15" *)
  input ap_rst;
  wire ap_rst;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:63.14-63.39" *)
  wire [15:0] ap_sig_allocacmp_acc_load;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:70.13-70.31" *)
  wire [3:0] ap_sig_allocacmp_i;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:27.9-27.17" *)
  input ap_start;
  wire ap_start;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:81.9-81.21" *)
  wire ap_start_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:53.14-53.34" *)
  wire [2:0] filter_taps_address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:72.8-72.29" *)
  wire filter_taps_ce0_local;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:54.14-54.28" *)
  wire [5:0] filter_taps_q0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:74.14-74.27" *)
  wire [7:0] grp_fu_132_p0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:84.15-84.29" *)
  wire [13:0] grp_fu_132_p00;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:75.14-75.27" *)
  wire [5:0] grp_fu_132_p1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:85.15-85.29" *)
  wire [13:0] grp_fu_132_p10;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:62.15-62.28" *)
  wire [15:0] grp_fu_132_p3;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:68.13-68.22" *)
  wire [3:0] i_1_fu_40;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:49.14-49.32" *)
  wire icmp_ln66_fu_90_p2;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:58.13-58.44" *)
  wire icmp_ln66_reg_156_pp0_iter2_reg;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:33.15-33.33" *)
  output [2:0] shift_reg_address0;
  wire [2:0] shift_reg_address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:34.10-34.23" *)
  output shift_reg_ce0;
  wire shift_reg_ce0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:73.8-73.27" *)
  wire shift_reg_ce0_local;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:35.14-35.26" *)
  input [7:0] shift_reg_q0;
  wire [7:0] shift_reg_q0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:59.15-59.34" *)
  wire [63:0] zext_ln66_fu_102_p1;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffeff0000)
  ) _10_ (
    .I0(i_1_fu_40[0]),
    .I1(i_1_fu_40[1]),
    .I2(i_1_fu_40[2]),
    .I3(i_1_fu_40[3]),
    .I4(shift_reg_ce0),
    .I5(ap_loop_init),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _11_ (
    .I0(shift_reg_ce0),
    .I1(ap_loop_init),
    .O(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _12_ (
    .I0(ap_rst),
    .I1(ap_continue_int),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _13_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[0]),
    .I2(i_1_fu_40[1]),
    .I3(i_1_fu_40[2]),
    .I4(i_1_fu_40[3]),
    .I5(shift_reg_ce0),
    .O(ap_condition_exit_pp0_iter0_stage0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _14_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[0]),
    .I2(i_1_fu_40[1]),
    .I3(i_1_fu_40[2]),
    .I4(i_1_fu_40[3]),
    .I5(shift_reg_ce0),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _15_ (
    .I0(_00_),
    .I1(1'h1),
    .O(_03_),
    .S(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _16_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[0]),
    .O(ap_sig_allocacmp_i[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _17_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[1]),
    .O(ap_sig_allocacmp_i[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _18_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[2]),
    .O(ap_sig_allocacmp_i[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _19_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[0]),
    .I2(i_1_fu_40[1]),
    .I3(i_1_fu_40[2]),
    .I4(i_1_fu_40[3]),
    .O(icmp_ln66_fu_90_p2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _20_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[3]),
    .O(ap_sig_allocacmp_i[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _21_ (
    .I0(grp_fu_132_p3[0]),
    .I1(acc_fu_36[0]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _22_ (
    .I0(acc_fu_36[1]),
    .I1(grp_fu_132_p3[1]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _23_ (
    .I0(acc_fu_36[2]),
    .I1(grp_fu_132_p3[2]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _24_ (
    .I0(acc_fu_36[3]),
    .I1(grp_fu_132_p3[3]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _25_ (
    .I0(acc_fu_36[4]),
    .I1(grp_fu_132_p3[4]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _26_ (
    .I0(acc_fu_36[5]),
    .I1(grp_fu_132_p3[5]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _27_ (
    .I0(acc_fu_36[6]),
    .I1(grp_fu_132_p3[6]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _28_ (
    .I0(acc_fu_36[7]),
    .I1(grp_fu_132_p3[7]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _29_ (
    .I0(acc_fu_36[8]),
    .I1(grp_fu_132_p3[8]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _30_ (
    .I0(acc_fu_36[9]),
    .I1(grp_fu_132_p3[9]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _31_ (
    .I0(acc_fu_36[10]),
    .I1(grp_fu_132_p3[10]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _32_ (
    .I0(acc_fu_36[11]),
    .I1(grp_fu_132_p3[11]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _33_ (
    .I0(acc_fu_36[12]),
    .I1(grp_fu_132_p3[12]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _34_ (
    .I0(acc_fu_36[13]),
    .I1(grp_fu_132_p3[13]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _35_ (
    .I0(acc_fu_36[14]),
    .I1(grp_fu_132_p3[14]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _36_ (
    .I0(acc_fu_36[15]),
    .I1(grp_fu_132_p3[15]),
    .I2(ap_enable_reg_pp0_iter4),
    .O(ap_sig_allocacmp_acc_load[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _37_ (
    .I0(icmp_ln66_reg_156_pp0_iter2_reg),
    .I1(ap_loop_exit_ready_pp0_iter3_reg),
    .O(acc_out_ap_vld)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _38_ (
    .I0(ap_enable_reg_pp0_iter4),
    .I1(shift_reg_ce0),
    .I2(ap_enable_reg_pp0_iter3),
    .I3(ap_enable_reg_pp0_iter2),
    .I4(ap_enable_reg_pp0_iter1),
    .O(ap_idle)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _39_ (
    .I0(ap_loop_exit_ready_pp0_iter3_reg),
    .I1(ap_done_reg),
    .O(ap_done_int)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _40_ (
    .I0(ap_loop_init),
    .I1(i_1_fu_40[0]),
    .O(_09_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _41_ (
    .I0(shift_reg_ce0),
    .I1(ap_loop_init),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _42_ (
    .I0(shift_reg_ce0),
    .I1(ap_loop_init),
    .O(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _43_ (
    .I0(shift_reg_ce0),
    .I1(ap_loop_init),
    .O(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335.29-335.54|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _44_ (
    .CI(1'h0),
    .CO(_08_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(add_ln66_fu_96_p2),
    .S({ ap_sig_allocacmp_i[3:1], _09_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _45_ (
    .C(ap_clk),
    .CE(_01_),
    .D(add_ln66_fu_96_p2[0]),
    .Q(i_1_fu_40[0]),
    .R(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _46_ (
    .C(ap_clk),
    .CE(_01_),
    .D(add_ln66_fu_96_p2[1]),
    .Q(i_1_fu_40[1]),
    .R(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _47_ (
    .C(ap_clk),
    .CE(_01_),
    .D(add_ln66_fu_96_p2[2]),
    .Q(i_1_fu_40[2]),
    .R(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216.1-224.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _48_ (
    .C(ap_clk),
    .CE(_01_),
    .D(add_ln66_fu_96_p2[3]),
    .Q(i_1_fu_40[3]),
    .R(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _49_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(ap_clk),
    .D(icmp_ln66_fu_90_p2),
    .Q(icmp_ln66_reg_156_pp0_iter2_reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/cells_map.v:65.61-65.155" *)
  SRL16E #(
    .INIT(3'h0),
    .IS_CLK_INVERTED(1'h0)
  ) _50_ (
    .A0(1'h0),
    .A1(1'h1),
    .A2(1'h0),
    .A3(1'h0),
    .CE(1'h1),
    .CLK(ap_clk),
    .D(ap_condition_exit_pp0_iter0_stage0),
    .Q(ap_loop_exit_ready_pp0_iter3_reg)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _51_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[0]),
    .Q(acc_fu_36[0]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _52_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[1]),
    .Q(acc_fu_36[1]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _53_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[2]),
    .Q(acc_fu_36[2]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _54_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[3]),
    .Q(acc_fu_36[3]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _55_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[4]),
    .Q(acc_fu_36[4]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _56_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[5]),
    .Q(acc_fu_36[5]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _57_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[6]),
    .Q(acc_fu_36[6]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _58_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[7]),
    .Q(acc_fu_36[7]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _59_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[8]),
    .Q(acc_fu_36[8]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _60_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[9]),
    .Q(acc_fu_36[9]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _61_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[10]),
    .Q(acc_fu_36[10]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _62_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[11]),
    .Q(acc_fu_36[11]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _63_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[12]),
    .Q(acc_fu_36[12]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _64_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[13]),
    .Q(acc_fu_36[13]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _65_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[14]),
    .Q(acc_fu_36[14]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206.1-214.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _66_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_acc_load[15]),
    .Q(acc_fu_36[15]),
    .R(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196.1-204.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _67_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_enable_reg_pp0_iter3),
    .Q(ap_enable_reg_pp0_iter4),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186.1-194.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _68_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_enable_reg_pp0_iter2),
    .Q(ap_enable_reg_pp0_iter3),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164.1-174.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _69_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(shift_reg_ce0),
    .Q(ap_enable_reg_pp0_iter1),
    .R(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176.1-184.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _70_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_enable_reg_pp0_iter1),
    .Q(ap_enable_reg_pp0_iter2),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152.1-162.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _71_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_done_int),
    .Q(ap_done_reg),
    .R(_02_)
  );
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:104.1-110.2" *)
  \$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R  filter_taps_U (
    .address0(ap_sig_allocacmp_i[2:0]),
    .ce0(shift_reg_ce0),
    .clk(ap_clk),
    .q0(filter_taps_q0),
    .reset(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:129.44-142.2" *)
  fir_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U (
    .ap_clk(ap_clk),
    .ap_continue_int(ap_continue_int),
    .ap_done(ap_done_sig),
    .ap_done_int(ap_done_int),
    .ap_loop_exit_done(ap_done_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_init(ap_loop_init),
    .ap_ready(ap_ready_sig),
    .ap_ready_int(shift_reg_ce0),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_start_int(shift_reg_ce0)
  );
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:119.1-127.2" *)
  \$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1  mac_muladd_8ns_6ns_16ns_16_4_1_U3 (
    .ce(1'h1),
    .clk(ap_clk),
    .din0(shift_reg_q0),
    .din1(filter_taps_q0),
    .din2(ap_sig_allocacmp_acc_load),
    .dout(grp_fu_132_p3),
    .reset(ap_rst)
  );
  assign _09_[3:1] = ap_sig_allocacmp_i[3:1];
  assign acc_out = acc_fu_36;
  assign ap_CS_fsm = 1'h1;
  assign ap_CS_fsm_pp0_stage0 = 1'h1;
  assign ap_block_pp0_stage0 = 1'h0;
  assign ap_block_pp0_stage0_01001 = 1'h0;
  assign ap_block_pp0_stage0_11001 = 1'h0;
  assign ap_block_pp0_stage0_subdone = 1'h0;
  assign ap_done = ap_done_sig;
  assign ap_enable_reg_pp0_iter0 = shift_reg_ce0;
  assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
  assign ap_ready = ap_ready_sig;
  assign ap_ready_int = shift_reg_ce0;
  assign ap_start_int = shift_reg_ce0;
  assign filter_taps_address0 = ap_sig_allocacmp_i[2:0];
  assign filter_taps_ce0_local = shift_reg_ce0;
  assign grp_fu_132_p0 = shift_reg_q0;
  assign grp_fu_132_p00 = { 6'h00, shift_reg_q0 };
  assign grp_fu_132_p1 = filter_taps_q0;
  assign grp_fu_132_p10 = { 8'h00, filter_taps_q0 };
  assign shift_reg_address0 = ap_sig_allocacmp_i[2:0];
  assign shift_reg_ce0_local = shift_reg_ce0;
  assign zext_ln66_fu_102_p1 = { 60'h000000000000000, ap_sig_allocacmp_i };
endmodule

(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:9.1-317.10" *)
module fir_fir_Pipeline_SHIFTER_LOOP(ap_clk, ap_rst, ap_start, ap_done, ap_idle, ap_ready, x, shift_reg_address0, shift_reg_ce0, shift_reg_we0, shift_reg_d0, shift_reg_address1, shift_reg_ce1, shift_reg_we1, shift_reg_d1, shift_reg_q1);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _07_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _08_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _09_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _10_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _11_;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:67.14-67.32" *)
  wire [3:0] add_ln56_fu_115_p2;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:76.14-76.32" *)
  wire [2:0] add_ln61_fu_104_p2;
  (* fsm_encoding = "none" *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:49.41-49.50" *)
  wire ap_CS_fsm;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:50.9-50.29" *)
  wire ap_CS_fsm_pp0_stage0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:64.9-64.28" *)
  wire ap_block_pp0_stage0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:60.9-60.34" *)
  wire ap_block_pp0_stage0_11001;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:54.9-54.36" *)
  wire ap_block_pp0_stage0_subdone;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:30.9-30.15" *)
  input ap_clk;
  wire ap_clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:56.8-56.42" *)
  wire ap_condition_exit_pp0_iter0_stage0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:78.9-78.24" *)
  wire ap_continue_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:33.10-33.17" *)
  output ap_done;
  wire ap_done;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:79.8-79.19" *)
  wire ap_done_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:77.8-77.19" *)
  wire ap_done_reg;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:84.9-84.20" *)
  wire ap_done_sig;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:51.9-51.32" *)
  wire ap_enable_reg_pp0_iter0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:52.8-52.31" *)
  wire ap_enable_reg_pp0_iter1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:34.10-34.17" *)
  output ap_idle;
  wire ap_idle;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:57.9-57.27" *)
  wire ap_loop_exit_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:68.9-68.21" *)
  wire ap_loop_init;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:35.10-35.18" *)
  output ap_ready;
  wire ap_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:58.8-58.20" *)
  wire ap_ready_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:83.9-83.21" *)
  wire ap_ready_sig;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:31.9-31.15" *)
  input ap_rst;
  wire ap_rst;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:69.13-69.33" *)
  (* unused_bits = "3" *)
  wire [3:0] ap_sig_allocacmp_i_1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:32.9-32.17" *)
  input ap_start;
  wire ap_start;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:82.9-82.21" *)
  wire ap_start_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:59.13-59.24" *)
  wire [3:0] i_1_reg_137;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:66.13-66.20" *)
  wire [3:0] i_fu_40;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:61.14-61.32" *)
  wire icmp_ln58_fu_98_p2;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:62.13-62.30" *)
  wire icmp_ln58_reg_145;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:37.15-37.33" *)
  output [2:0] shift_reg_address0;
  wire [2:0] shift_reg_address0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:41.15-41.33" *)
  output [2:0] shift_reg_address1;
  wire [2:0] shift_reg_address1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:71.13-71.37" *)
  wire [2:0] shift_reg_address1_local;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:38.10-38.23" *)
  output shift_reg_ce0;
  wire shift_reg_ce0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:74.8-74.27" *)
  wire shift_reg_ce0_local;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:42.10-42.23" *)
  output shift_reg_ce1;
  wire shift_reg_ce1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:70.8-70.27" *)
  wire shift_reg_ce1_local;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:40.15-40.27" *)
  output [7:0] shift_reg_d0;
  wire [7:0] shift_reg_d0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:44.15-44.27" *)
  output [7:0] shift_reg_d1;
  wire [7:0] shift_reg_d1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:45.14-45.26" *)
  input [7:0] shift_reg_q1;
  wire [7:0] shift_reg_q1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:39.10-39.23" *)
  output shift_reg_we0;
  wire shift_reg_we0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:73.8-73.27" *)
  wire shift_reg_we0_local;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:43.10-43.23" *)
  output shift_reg_we1;
  wire shift_reg_we1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:72.8-72.27" *)
  wire shift_reg_we1_local;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:55.14-55.26" *)
  (* unused_bits = "0" *)
  wire tmp_fu_86_p3;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:75.14-75.33" *)
  wire [2:0] trunc_ln56_fu_94_p1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:36.14-36.15" *)
  input [7:0] x;
  wire [7:0] x;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:65.15-65.34" *)
  wire [63:0] zext_ln56_fu_126_p1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:63.15-63.34" *)
  wire [63:0] zext_ln61_fu_110_p1;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _12_ (
    .I0(i_fu_40[3]),
    .I1(ap_enable_reg_pp0_iter0),
    .I2(ap_loop_init),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _13_ (
    .I0(ap_enable_reg_pp0_iter0),
    .I1(ap_loop_init),
    .O(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _14_ (
    .I0(ap_rst),
    .I1(ap_continue_int),
    .O(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _15_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[3]),
    .I2(ap_enable_reg_pp0_iter0),
    .O(ap_condition_exit_pp0_iter0_stage0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _16_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[3]),
    .I2(ap_enable_reg_pp0_iter0),
    .I3(ap_rst),
    .O(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _17_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[0]),
    .O(_08_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _18_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[1]),
    .O(_08_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _19_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[2]),
    .O(_08_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _20_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[0]),
    .I2(i_fu_40[1]),
    .I3(i_fu_40[2]),
    .I4(i_fu_40[3]),
    .O(icmp_ln58_fu_98_p2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffe00000000)
  ) _21_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[0]),
    .I2(i_fu_40[1]),
    .I3(i_fu_40[2]),
    .I4(i_fu_40[3]),
    .I5(add_ln61_fu_104_p2[0]),
    .O(shift_reg_address1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffe00000000)
  ) _22_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[0]),
    .I2(i_fu_40[1]),
    .I3(i_fu_40[2]),
    .I4(i_fu_40[3]),
    .I5(add_ln61_fu_104_p2[1]),
    .O(shift_reg_address1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffe00000000)
  ) _23_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[0]),
    .I2(i_fu_40[1]),
    .I3(i_fu_40[2]),
    .I4(i_fu_40[3]),
    .I5(add_ln61_fu_104_p2[2]),
    .O(shift_reg_address1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hb)
  ) _24_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[3]),
    .O(_08_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _25_ (
    .I0(ap_enable_reg_pp0_iter0),
    .I1(ap_enable_reg_pp0_iter1),
    .O(ap_idle)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _26_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[0]),
    .I2(i_fu_40[1]),
    .I3(i_fu_40[2]),
    .I4(i_fu_40[3]),
    .I5(ap_enable_reg_pp0_iter0),
    .O(shift_reg_we1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _27_ (
    .I0(i_fu_40[3]),
    .I1(ap_loop_init),
    .I2(ap_enable_reg_pp0_iter0),
    .O(shift_reg_ce1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _28_ (
    .I0(icmp_ln58_reg_145),
    .I1(ap_enable_reg_pp0_iter1),
    .O(shift_reg_we0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff40)
  ) _29_ (
    .I0(ap_loop_init),
    .I1(ap_enable_reg_pp0_iter0),
    .I2(i_fu_40[3]),
    .I3(ap_done_reg),
    .O(ap_done_int)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _30_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[0]),
    .O(ap_sig_allocacmp_i_1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _31_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[1]),
    .O(ap_sig_allocacmp_i_1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _32_ (
    .I0(ap_loop_init),
    .I1(i_fu_40[2]),
    .O(ap_sig_allocacmp_i_1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _33_ (
    .I0(ap_enable_reg_pp0_iter0),
    .I1(ap_loop_init),
    .O(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _34_ (
    .I0(ap_enable_reg_pp0_iter0),
    .I1(ap_loop_init),
    .O(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _35_ (
    .I0(ap_enable_reg_pp0_iter0),
    .I1(ap_loop_init),
    .O(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265.30-265.76|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _36_ (
    .CI(1'h0),
    .CO(_07_),
    .CYINIT(1'h0),
    .DI(4'hf),
    .O(add_ln56_fu_115_p2),
    .S(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267.30-267.74|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _37_ (
    .CI(1'h0),
    .CO({ _10_[3], _09_ }),
    .CYINIT(1'h0),
    .DI(4'h7),
    .O({ _11_[3], add_ln61_fu_104_p2 }),
    .S({ 1'h0, _08_[2:0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _38_ (
    .C(ap_clk),
    .CE(_00_),
    .D(add_ln56_fu_115_p2[0]),
    .Q(i_fu_40[0]),
    .S(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _39_ (
    .C(ap_clk),
    .CE(_00_),
    .D(add_ln56_fu_115_p2[1]),
    .Q(i_fu_40[1]),
    .S(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h0)
  ) _40_ (
    .C(ap_clk),
    .CE(_00_),
    .D(add_ln56_fu_115_p2[2]),
    .Q(i_fu_40[2]),
    .S(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143.1-151.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _41_ (
    .C(ap_clk),
    .CE(_00_),
    .D(add_ln56_fu_115_p2[3]),
    .Q(i_fu_40[3]),
    .R(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _42_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_i_1[0]),
    .Q(i_1_reg_137[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _43_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_i_1[1]),
    .Q(i_1_reg_137[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _44_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_sig_allocacmp_i_1[2]),
    .Q(i_1_reg_137[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153.1-158.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _45_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(icmp_ln58_fu_98_p2),
    .Q(icmp_ln58_reg_145),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131.1-141.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _46_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_enable_reg_pp0_iter0),
    .Q(ap_enable_reg_pp0_iter1),
    .R(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119.1-129.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _47_ (
    .C(ap_clk),
    .CE(1'h1),
    .D(ap_done_int),
    .Q(ap_done_reg),
    .R(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:96.44-109.2" *)
  fir_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U (
    .ap_clk(ap_clk),
    .ap_continue_int(ap_continue_int),
    .ap_done(ap_done_sig),
    .ap_done_int(ap_done_int),
    .ap_loop_exit_done(ap_done_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_init(ap_loop_init),
    .ap_ready(ap_ready_sig),
    .ap_ready_int(ap_enable_reg_pp0_iter0),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_start_int(ap_enable_reg_pp0_iter0)
  );
  assign _10_[2:0] = _09_;
  assign _11_[2:0] = add_ln61_fu_104_p2;
  assign ap_CS_fsm = 1'h1;
  assign ap_CS_fsm_pp0_stage0 = 1'h1;
  assign ap_block_pp0_stage0 = 1'h0;
  assign ap_block_pp0_stage0_11001 = 1'h0;
  assign ap_block_pp0_stage0_subdone = 1'h0;
  assign ap_done = ap_done_sig;
  assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
  assign ap_ready = ap_ready_sig;
  assign ap_ready_int = ap_enable_reg_pp0_iter0;
  assign ap_start_int = ap_enable_reg_pp0_iter0;
  assign i_1_reg_137[3] = 1'hx;
  assign shift_reg_address0 = i_1_reg_137[2:0];
  assign shift_reg_address1_local = shift_reg_address1;
  assign shift_reg_ce0 = ap_enable_reg_pp0_iter1;
  assign shift_reg_ce0_local = ap_enable_reg_pp0_iter1;
  assign shift_reg_ce1_local = shift_reg_ce1;
  assign shift_reg_d0 = shift_reg_q1;
  assign shift_reg_d1 = x;
  assign shift_reg_we0_local = shift_reg_we0;
  assign shift_reg_we1_local = shift_reg_we1;
  assign tmp_fu_86_p3 = ap_sig_allocacmp_i_1[3];
  assign trunc_ln56_fu_94_p1 = ap_sig_allocacmp_i_1[2:0];
  assign zext_ln56_fu_126_p1 = { 61'b000000000000000000000000000000000000000000000000000000000000x, i_1_reg_137[2:0] };
  assign zext_ln61_fu_110_p1 = { 61'h0000000000000000, add_ln61_fu_104_p2 };
endmodule

(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:11.1-106.10" *)
module fir_flow_control_loop_pipe_sequential_init(ap_clk, ap_rst, ap_start, ap_ready, ap_done, ap_start_int, ap_ready_int, ap_done_int, ap_continue_int, ap_loop_init, ap_loop_exit_ready, ap_loop_exit_done);
  wire _0_;
  wire _1_;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:26.9-26.15" *)
  input ap_clk;
  wire ap_clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:38.9-38.24" *)
  output ap_continue_int;
  wire ap_continue_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:32.9-32.16" *)
  output ap_done;
  wire ap_done;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:45.5-45.18" *)
  wire ap_done_cache;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:37.9-37.20" *)
  input ap_done_int;
  wire ap_done_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:49.9-49.26" *)
  input ap_loop_exit_done;
  wire ap_loop_exit_done;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:48.9-48.27" *)
  input ap_loop_exit_ready;
  wire ap_loop_exit_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:41.10-41.22" *)
  output ap_loop_init;
  wire ap_loop_init;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:43.5-43.21" *)
  wire ap_loop_init_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:31.9-31.17" *)
  output ap_ready;
  wire ap_ready;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:36.9-36.21" *)
  input ap_ready_int;
  wire ap_ready_int;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:27.9-27.15" *)
  input ap_rst;
  wire ap_rst;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:30.9-30.17" *)
  input ap_start;
  wire ap_start;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:35.9-35.21" *)
  output ap_start_int;
  wire ap_start_int;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _2_ (
    .I0(ap_rst),
    .I1(ap_loop_exit_done),
    .O(_1_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'he)
  ) _3_ (
    .I0(ap_start),
    .I1(ap_done_int),
    .O(_0_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf4)
  ) _4_ (
    .I0(ap_start),
    .I1(ap_done_cache),
    .I2(ap_done_int),
    .O(ap_done)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _5_ (
    .I0(ap_start),
    .I1(ap_loop_init_int),
    .O(ap_loop_init)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85.1-94.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'h0)
  ) _6_ (
    .C(ap_clk),
    .CE(_0_),
    .D(ap_done_int),
    .Q(ap_done_cache),
    .R(ap_rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67.1-76.4|/usr/local/bin/../share/yosys/xilinx/ff_map.v:79.41-79.95" *)
  FDSE #(
    .INIT(1'h1)
  ) _7_ (
    .C(ap_clk),
    .CE(ap_ready_int),
    .D(1'h0),
    .Q(ap_loop_init_int),
    .S(_1_)
  );
  assign ap_continue_int = 1'h1;
  assign ap_ready = ap_loop_exit_ready;
  assign ap_start_int = ap_start;
endmodule

(* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:11.1-51.10" *)
module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0(clk, rst, ce, in0, in1, in2, dout);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0_;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:20.28-20.29" *)
  wire [24:0] a;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:21.28-21.29" *)
  wire [17:0] b;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:22.28-22.29" *)
  wire [47:0] c;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:14.11-14.13" *)
  input ce;
  wire ce;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:12.11-12.14" *)
  input clk;
  wire clk;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:18.24-18.28" *)
  output [15:0] dout;
  wire [15:0] dout;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:15.22-15.25" *)
  input [7:0] in0;
  wire [7:0] in0;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:16.22-16.25" *)
  input [5:0] in1;
  wire [5:0] in1;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:17.23-17.26" *)
  input [15:0] in2;
  wire [15:0] in2;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:28.28-28.33" *)
  wire [47:0] p_reg;
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:13.11-13.14" *)
  input rst;
  wire rst;
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34.13-34.26|/usr/local/bin/../share/yosys/mul2dsp.v:91.5-95.4|/usr/local/bin/../share/yosys/mul2dsp.v:253.6-257.5|/usr/local/bin/../share/yosys/xilinx/xc7_dsp_map.v:30.4-48.3" *)
  DSP48E1 #(
    .ACASCREG(32'd1),
    .ADREG(32'sd0),
    .ALUMODEREG(32'sd0),
    .AREG(32'd1),
    .A_INPUT("DIRECT"),
    .BCASCREG(32'd1),
    .BREG(32'd1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(32'sd0),
    .CARRYINSELREG(32'sd0),
    .CREG(32'sd0),
    .DREG(32'sd0),
    .INMODEREG(32'sd0),
    .MREG(1'h1),
    .OPMODEREG(32'sd0),
    .PREG(1'h1),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_SIMD("ONE48")
  ) _1_ (
    .A({ 22'h000000, in0 }),
    .ACIN(30'h00000000),
    .ALUMODE(4'h0),
    .B({ 12'h000, in1 }),
    .BCIN(18'h00000),
    .C({ 32'h00000000, in2 }),
    .CARRYIN(1'h0),
    .CARRYINSEL(3'h0),
    .CEA2(ce),
    .CEB2(ce),
    .CEM(ce),
    .CEP(ce),
    .CLK(clk),
    .D(25'h0000000),
    .INMODE(5'h00),
    .OPMODE(7'h35),
    .P({ _0_, p_reg[15:0] }),
    .PCIN(48'h000000000000),
    .RSTA(1'h0),
    .RSTB(1'h0),
    .RSTM(1'h0),
    .RSTP(1'h0)
  );
  assign a = { 17'h00000, in0 };
  assign b = { 12'h000, in1 };
  assign c = { 32'h00000000, in2 };
  assign dout = p_reg[15:0];
  assign p_reg[47:16] = 32'b0000000000000000000000000000000x;
endmodule

(* top =  1  *)
(* src = "../../../fir_wrapper.v:21.1-101.10" *)
module fir_wrapper(Din_emu, Dout_emu, Addr_emu, load_emu, get_emu, clk_emu, clk_dut);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  (* force_downto = 32'd1 *)
  (* src = "../../../fir_wrapper.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  (* unused_bits = "4 5 6 7" *)
  wire [7:0] _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  (* unused_bits = "2" *)
  wire [2:0] _011_;
  wire [7:0] _012_;
  wire [7:0] _013_;
  wire _014_;
  wire _015_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _016_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _017_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _018_;
  (* src = "../../../fir_wrapper.v:27.21-27.29" *)
  input [2:0] Addr_emu;
  wire [2:0] Addr_emu;
  (* src = "../../../fir_wrapper.v:25.21-25.28" *)
  input [7:0] Din_emu;
  wire [7:0] Din_emu;
  (* src = "../../../fir_wrapper.v:26.21-26.29" *)
  output [7:0] Dout_emu;
  wire [7:0] Dout_emu;
  (* src = "../../../fir_wrapper.v:43.17-43.24" *)
  wire ap_done;
  (* src = "../../../fir_wrapper.v:44.17-44.24" *)
  wire ap_idle;
  (* src = "../../../fir_wrapper.v:45.17-45.25" *)
  wire ap_ready;
  (* src = "../../../fir_wrapper.v:39.17-39.23" *)
  wire ap_rst;
  (* src = "../../../fir_wrapper.v:40.17-40.25" *)
  wire ap_start;
  (* src = "../../../fir_wrapper.v:29.21-29.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../../fir_wrapper.v:28.40-28.47" *)
  input clk_emu;
  wire clk_emu;
  (* src = "../../../fir_wrapper.v:28.31-28.38" *)
  input get_emu;
  wire get_emu;
  (* src = "../../../fir_wrapper.v:28.21-28.29" *)
  input load_emu;
  wire load_emu;
  (* unused_bits = "2 3 4 5 6 7" *)
  wire [7:0] \stimIn[0] ;
  wire [7:0] \stimIn[1] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire [7:0] \vectOut[0] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire [7:0] \vectOut[1] ;
  (* src = "../../../fir_wrapper.v:35.17-35.24" *)
  wire [7:0] \vectOut[2] ;
  (* src = "../../../fir_wrapper.v:41.17-41.18" *)
  wire [7:0] x;
  (* src = "../../../fir_wrapper.v:47.17-47.18" *)
  wire [15:0] y;
  (* src = "../../../fir_wrapper.v:46.17-46.25" *)
  wire y_ap_vld;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _019_ (
    .I0(_018_[1]),
    .I1(_018_[0]),
    .O(_000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _020_ (
    .I0(_018_[0]),
    .I1(_018_[1]),
    .O(_001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042304204)
  ) _021_ (
    .I0(\vectOut[1] [0]),
    .I1(\vectOut[0] [0]),
    .I2(\vectOut[2] [0]),
    .I3(_016_[2]),
    .I4(_017_[4]),
    .O(_006_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _022_ (
    .I0(\vectOut[0] [1]),
    .I1(\vectOut[1] [1]),
    .I2(\vectOut[2] [1]),
    .I3(_016_[2]),
    .I4(_017_[4]),
    .O(_006_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _023_ (
    .I0(\vectOut[0] [2]),
    .I1(\vectOut[1] [2]),
    .I2(\vectOut[2] [2]),
    .I3(_016_[2]),
    .I4(_017_[4]),
    .O(_006_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312874)
  ) _024_ (
    .I0(\vectOut[0] [3]),
    .I1(\vectOut[1] [3]),
    .I2(\vectOut[2] [3]),
    .I3(_016_[2]),
    .I4(_017_[4]),
    .O(_006_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _025_ (
    .I0(_018_[0]),
    .I1(_018_[1]),
    .I2(_016_[2]),
    .O(_003_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _026_ (
    .I0(_018_[0]),
    .I1(_018_[1]),
    .I2(_016_[2]),
    .O(_002_)
  );
  BUFG _027_ (
    .I(_004_),
    .O(_014_)
  );
  BUFG _028_ (
    .I(_005_),
    .O(_015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _029_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[0]),
    .Q(\stimIn[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _030_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[1]),
    .Q(\stimIn[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _031_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[2]),
    .Q(\stimIn[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _032_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[3]),
    .Q(\stimIn[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _033_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[4]),
    .Q(\stimIn[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _034_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[5]),
    .Q(\stimIn[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _035_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[6]),
    .Q(\stimIn[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _036_ (
    .C(_015_),
    .CE(_003_),
    .D(_012_[7]),
    .Q(\stimIn[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _037_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[0] [0]),
    .Q(ap_rst),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _038_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[0] [1]),
    .Q(ap_start),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _039_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [0]),
    .Q(x[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _040_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [1]),
    .Q(x[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _041_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [2]),
    .Q(x[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _042_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [3]),
    .Q(x[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _043_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [4]),
    .Q(x[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _044_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [5]),
    .Q(x[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _045_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [6]),
    .Q(x[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _046_ (
    .C(_015_),
    .CE(_018_[1]),
    .D(\stimIn[1] [7]),
    .Q(x[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _047_ (
    .C(_015_),
    .CE(_002_),
    .D(_012_[0]),
    .Q(\stimIn[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _048_ (
    .C(_015_),
    .CE(_002_),
    .D(_012_[1]),
    .Q(\stimIn[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _049_ (
    .C(_015_),
    .CE(_000_),
    .D(ap_done),
    .Q(\vectOut[2] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _050_ (
    .C(_015_),
    .CE(_000_),
    .D(ap_idle),
    .Q(\vectOut[2] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _051_ (
    .C(_015_),
    .CE(_000_),
    .D(ap_ready),
    .Q(\vectOut[2] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _052_ (
    .C(_015_),
    .CE(_000_),
    .D(y_ap_vld),
    .Q(\vectOut[2] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _053_ (
    .C(_015_),
    .CE(_001_),
    .D(_006_[0]),
    .Q(_013_[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _054_ (
    .C(_015_),
    .CE(_001_),
    .D(_006_[1]),
    .Q(_013_[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _055_ (
    .C(_015_),
    .CE(_001_),
    .D(_006_[2]),
    .Q(_013_[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _056_ (
    .C(_015_),
    .CE(_001_),
    .D(_006_[3]),
    .Q(_013_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _057_ (
    .C(_015_),
    .CE(1'h1),
    .D(_007_),
    .Q(_013_[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _058_ (
    .C(_015_),
    .CE(1'h1),
    .D(_008_),
    .Q(_013_[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _059_ (
    .C(_015_),
    .CE(1'h1),
    .D(_009_),
    .Q(_013_[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _060_ (
    .C(_015_),
    .CE(1'h1),
    .D(_010_),
    .Q(_013_[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _061_ (
    .C(_015_),
    .CE(_000_),
    .D(y[0]),
    .Q(\vectOut[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _062_ (
    .C(_015_),
    .CE(_000_),
    .D(y[1]),
    .Q(\vectOut[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _063_ (
    .C(_015_),
    .CE(_000_),
    .D(y[2]),
    .Q(\vectOut[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _064_ (
    .C(_015_),
    .CE(_000_),
    .D(y[3]),
    .Q(\vectOut[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _065_ (
    .C(_015_),
    .CE(_000_),
    .D(y[4]),
    .Q(\vectOut[0] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _066_ (
    .C(_015_),
    .CE(_000_),
    .D(y[5]),
    .Q(\vectOut[0] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _067_ (
    .C(_015_),
    .CE(_000_),
    .D(y[6]),
    .Q(\vectOut[0] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _068_ (
    .C(_015_),
    .CE(_000_),
    .D(y[7]),
    .Q(\vectOut[0] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _069_ (
    .C(_015_),
    .CE(_000_),
    .D(y[8]),
    .Q(\vectOut[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _070_ (
    .C(_015_),
    .CE(_000_),
    .D(y[9]),
    .Q(\vectOut[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _071_ (
    .C(_015_),
    .CE(_000_),
    .D(y[10]),
    .Q(\vectOut[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _072_ (
    .C(_015_),
    .CE(_000_),
    .D(y[11]),
    .Q(\vectOut[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _073_ (
    .C(_015_),
    .CE(_000_),
    .D(y[12]),
    .Q(\vectOut[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _074_ (
    .C(_015_),
    .CE(_000_),
    .D(y[13]),
    .Q(\vectOut[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _075_ (
    .C(_015_),
    .CE(_000_),
    .D(y[14]),
    .Q(\vectOut[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:65.5-87.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _076_ (
    .C(_015_),
    .CE(_000_),
    .D(y[15]),
    .Q(\vectOut[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hababa8a8aba8aba8)
  ) _077_ (
    .I0(_013_[4]),
    .I1(_018_[1]),
    .I2(_018_[0]),
    .I3(\vectOut[0] [4]),
    .I4(\vectOut[1] [4]),
    .I5(_016_[2]),
    .O(_007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hababa8a8aba8aba8)
  ) _078_ (
    .I0(_013_[5]),
    .I1(_018_[1]),
    .I2(_018_[0]),
    .I3(\vectOut[0] [5]),
    .I4(\vectOut[1] [5]),
    .I5(_016_[2]),
    .O(_008_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hababa8a8aba8aba8)
  ) _079_ (
    .I0(_013_[6]),
    .I1(_018_[1]),
    .I2(_018_[0]),
    .I3(\vectOut[0] [6]),
    .I4(\vectOut[1] [6]),
    .I5(_016_[2]),
    .O(_009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'hababa8a8aba8aba8)
  ) _080_ (
    .I0(_013_[7]),
    .I1(_018_[1]),
    .I2(_018_[0]),
    .I3(\vectOut[0] [7]),
    .I4(\vectOut[1] [7]),
    .I5(_016_[2]),
    .O(_010_)
  );
  (* keep = 32'd1 *)
  IBUF _081_ (
    .I(Addr_emu[0]),
    .O(_016_[2])
  );
  (* keep = 32'd1 *)
  IBUF _082_ (
    .I(Addr_emu[1]),
    .O(_017_[4])
  );
  (* keep = 32'd1 *)
  IBUF _083_ (
    .I(Addr_emu[2]),
    .O(_011_[2])
  );
  (* keep = 32'd1 *)
  IBUF _084_ (
    .I(Din_emu[0]),
    .O(_012_[0])
  );
  (* keep = 32'd1 *)
  IBUF _085_ (
    .I(Din_emu[1]),
    .O(_012_[1])
  );
  (* keep = 32'd1 *)
  IBUF _086_ (
    .I(Din_emu[2]),
    .O(_012_[2])
  );
  (* keep = 32'd1 *)
  IBUF _087_ (
    .I(Din_emu[3]),
    .O(_012_[3])
  );
  (* keep = 32'd1 *)
  IBUF _088_ (
    .I(Din_emu[4]),
    .O(_012_[4])
  );
  (* keep = 32'd1 *)
  IBUF _089_ (
    .I(Din_emu[5]),
    .O(_012_[5])
  );
  (* keep = 32'd1 *)
  IBUF _090_ (
    .I(Din_emu[6]),
    .O(_012_[6])
  );
  (* keep = 32'd1 *)
  IBUF _091_ (
    .I(Din_emu[7]),
    .O(_012_[7])
  );
  (* keep = 32'd1 *)
  OBUF _092_ (
    .I(_013_[0]),
    .O(Dout_emu[0])
  );
  (* keep = 32'd1 *)
  OBUF _093_ (
    .I(_013_[1]),
    .O(Dout_emu[1])
  );
  (* keep = 32'd1 *)
  OBUF _094_ (
    .I(_013_[2]),
    .O(Dout_emu[2])
  );
  (* keep = 32'd1 *)
  OBUF _095_ (
    .I(_013_[3]),
    .O(Dout_emu[3])
  );
  (* keep = 32'd1 *)
  OBUF _096_ (
    .I(_013_[4]),
    .O(Dout_emu[4])
  );
  (* keep = 32'd1 *)
  OBUF _097_ (
    .I(_013_[5]),
    .O(Dout_emu[5])
  );
  (* keep = 32'd1 *)
  OBUF _098_ (
    .I(_013_[6]),
    .O(Dout_emu[6])
  );
  (* keep = 32'd1 *)
  OBUF _099_ (
    .I(_013_[7]),
    .O(Dout_emu[7])
  );
  (* keep = 32'd1 *)
  IBUF _100_ (
    .I(clk_dut),
    .O(_004_)
  );
  (* keep = 32'd1 *)
  IBUF _101_ (
    .I(clk_emu),
    .O(_005_)
  );
  (* keep = 32'd1 *)
  IBUF _102_ (
    .I(get_emu),
    .O(_018_[0])
  );
  (* keep = 32'd1 *)
  IBUF _103_ (
    .I(load_emu),
    .O(_018_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../fir_wrapper.v:90.9-99.15" *)
  fir u_fir (
    .ap_clk(_014_),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_ready(ap_ready),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .x(x),
    .y(y),
    .y_ap_vld(y_ap_vld)
  );
  assign _017_[3:0] = { _016_[2], \vectOut[2] [0], \vectOut[0] [0], \vectOut[1] [0] };
  assign _016_[1:0] = { \vectOut[1] [5], \vectOut[0] [5] };
  assign _011_[1:0] = { _017_[4], _016_[2] };
  assign \vectOut[2] [7:4] = 4'hx;
endmodule
