sch2hdl,-intstyle,ise,-family,spartan6,-verilog,Z:/FPGA/Rot_7seg/ROT_7SEG.vf,-w,Z:/FPGA/Rot_7seg/ROT_7SEG.sch
