Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\clkdiv256.vf" into library work
Parsing module <clkdiv256>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf" into library work
Parsing module <COMPM8_HXILINX_main>.
Parsing module <CB8CE_HXILINX_main>.
Parsing module <clkdiv256_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <COMPM8_HXILINX_main>.

Elaborating module <CB8CE_HXILINX_main>.
WARNING:HDLCompiler:413 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf" Line 58: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <clkdiv256_MUSER_main>.

Elaborating module <FD_1(INIT=1'b0)>.

Elaborating module <INV>.

Elaborating module <GND>.

Elaborating module <VCC>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf".
    Set property "HU_SET = XLXI_1_1" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_0" for instance <XLXI_2>.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf" line 148: Output port <GT> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf" line 153: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf" line 153: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <COMPM8_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf".
    Found 8-bit comparator greater for signal <GT> created at line 33
    Found 8-bit comparator greater for signal <LT> created at line 34
    Summary:
	inferred   2 Comparator(s).
Unit <COMPM8_HXILINX_main> synthesized.

Synthesizing Unit <CB8CE_HXILINX_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf".
    Found 8-bit register for signal <Q>.
    Found 8-bit adder for signal <Q[7]_GND_3_o_add_0_OUT> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <CB8CE_HXILINX_main> synthesized.

Synthesizing Unit <clkdiv256_MUSER_main>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals Shared\Exam\b06-pwm\main.vf".
    Summary:
	no macro.
Unit <clkdiv256_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB8CE_HXILINX_main>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <CB8CE_HXILINX_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 2
 8-bit comparator greater                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <clkdiv256_MUSER_main> ...

Optimizing unit <COMPM8_HXILINX_main> ...

Optimizing unit <CB8CE_HXILINX_main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 39
#      GND                         : 2
#      INV                         : 9
#      LUT1                        : 6
#      LUT5                        : 1
#      LUT6                        : 3
#      MUXCY                       : 7
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 8
# FlipFlops/Latches                : 16
#      FD_1                        : 8
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 8
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              16  out of  11440     0%  
 Number of Slice LUTs:                   19  out of   5720     0%  
    Number used as Logic:                19  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     35
   Number with an unused Flip Flop:      19  out of     35    54%  
   Number with an unused LUT:            16  out of     35    45%  
   Number of fully used LUT-FF pairs:     0  out of     35     0%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_3/XLXN_10021                  | NONE(XLXI_3/XLXI_40)   | 1     |
XLXI_3/XLXN_10019                  | NONE(XLXI_3/XLXI_38)   | 1     |
XLXI_3/XLXN_10017                  | NONE(XLXI_3/XLXI_36)   | 1     |
XLXI_3/XLXN_10013                  | NONE(XLXI_3/XLXI_34)   | 1     |
XLXI_3/XLXN_10000                  | NONE(XLXI_3/XLXI_31)   | 1     |
XLXI_3/XLXN_28                     | NONE(XLXI_3/XLXI_21)   | 1     |
XLXI_3/XLXN_9999                   | NONE(XLXI_3/XLXI_19)   | 1     |
OSC                                | BUFGP                  | 1     |
XLXN_5                             | NONE(XLXI_2/Q_0)       | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.525ns (Maximum Frequency: 396.102MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.983ns
   Maximum combinational path delay: 7.701ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXN_10021'
  Clock period: 2.525ns (frequency: 396.102MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.525ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_40 (FF)
  Destination:       XLXI_3/XLXI_40 (FF)
  Source Clock:      XLXI_3/XLXN_10021 falling
  Destination Clock: XLXI_3/XLXN_10021 falling

  Data Path: XLXI_3/XLXI_40 to XLXI_3/XLXI_40
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             9   0.447   0.829  XLXI_3/XLXI_40 (XLXN_5)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_41 (XLXI_3/XLXN_10022)
     FD_1:D                    0.102          XLXI_3/XLXI_40
    ----------------------------------------
    Total                      2.525ns (1.117ns logic, 1.408ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXN_10019'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_38 (FF)
  Destination:       XLXI_3/XLXI_38 (FF)
  Source Clock:      XLXI_3/XLXN_10019 falling
  Destination Clock: XLXI_3/XLXN_10019 falling

  Data Path: XLXI_3/XLXI_38 to XLXI_3/XLXI_38
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_3/XLXI_38 (XLXI_3/XLXN_10021)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_39 (XLXI_3/XLXN_10020)
     FD_1:D                    0.102          XLXI_3/XLXI_38
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXN_10017'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_36 (FF)
  Destination:       XLXI_3/XLXI_36 (FF)
  Source Clock:      XLXI_3/XLXN_10017 falling
  Destination Clock: XLXI_3/XLXN_10017 falling

  Data Path: XLXI_3/XLXI_36 to XLXI_3/XLXI_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_3/XLXI_36 (XLXI_3/XLXN_10019)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_37 (XLXI_3/XLXN_10018)
     FD_1:D                    0.102          XLXI_3/XLXI_36
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXN_10013'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_34 (FF)
  Destination:       XLXI_3/XLXI_34 (FF)
  Source Clock:      XLXI_3/XLXN_10013 falling
  Destination Clock: XLXI_3/XLXN_10013 falling

  Data Path: XLXI_3/XLXI_34 to XLXI_3/XLXI_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_3/XLXI_34 (XLXI_3/XLXN_10017)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_35 (XLXI_3/XLXN_10016)
     FD_1:D                    0.102          XLXI_3/XLXI_34
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXN_10000'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_31 (FF)
  Destination:       XLXI_3/XLXI_31 (FF)
  Source Clock:      XLXI_3/XLXN_10000 falling
  Destination Clock: XLXI_3/XLXN_10000 falling

  Data Path: XLXI_3/XLXI_31 to XLXI_3/XLXI_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_3/XLXI_31 (XLXI_3/XLXN_10013)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_32 (XLXI_3/XLXN_10012)
     FD_1:D                    0.102          XLXI_3/XLXI_31
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXN_28'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_21 (FF)
  Destination:       XLXI_3/XLXI_21 (FF)
  Source Clock:      XLXI_3/XLXN_28 falling
  Destination Clock: XLXI_3/XLXN_28 falling

  Data Path: XLXI_3/XLXI_21 to XLXI_3/XLXI_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_3/XLXI_21 (XLXI_3/XLXN_10000)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_22 (XLXI_3/XLXN_10001)
     FD_1:D                    0.102          XLXI_3/XLXI_21
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/XLXN_9999'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_19 (FF)
  Destination:       XLXI_3/XLXI_19 (FF)
  Source Clock:      XLXI_3/XLXN_9999 falling
  Destination Clock: XLXI_3/XLXN_9999 falling

  Data Path: XLXI_3/XLXI_19 to XLXI_3/XLXI_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_3/XLXI_19 (XLXI_3/XLXN_28)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_20 (XLXI_3/XLXN_29)
     FD_1:D                    0.102          XLXI_3/XLXI_19
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_3/XLXI_17 (FF)
  Destination:       XLXI_3/XLXI_17 (FF)
  Source Clock:      OSC falling
  Destination Clock: OSC falling

  Data Path: XLXI_3/XLXI_17 to XLXI_3/XLXI_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.447   0.616  XLXI_3/XLXI_17 (XLXI_3/XLXN_9999)
     INV:I->O              1   0.568   0.579  XLXI_3/XLXI_18 (XLXI_3/XLXN_27)
     FD_1:D                    0.102          XLXI_3/XLXI_17
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_5'
  Clock period: 1.837ns (frequency: 544.292MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               1.837ns (Levels of Logic = 9)
  Source:            XLXI_2/Q_0 (FF)
  Destination:       XLXI_2/Q_7 (FF)
  Source Clock:      XLXN_5 rising
  Destination Clock: XLXN_5 rising

  Data Path: XLXI_2/Q_0 to XLXI_2/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.616  Q_0 (Q_0)
     INV:I->O              1   0.206   0.000  Mcount_Q_lut<0>_INV_0 (Mcount_Q_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_Q_cy<0> (Mcount_Q_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<1> (Mcount_Q_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<2> (Mcount_Q_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<3> (Mcount_Q_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<4> (Mcount_Q_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_Q_cy<5> (Mcount_Q_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_Q_cy<6> (Mcount_Q_cy<6>)
     XORCY:CI->O           1   0.180   0.000  Mcount_Q_xor<7> (Result<7>)
     FDCE:D                    0.102          Q_7
    ----------------------------------------
    Total                      1.837ns (1.221ns logic, 0.616ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_5'
  Total number of paths / destination ports: 13 / 1
-------------------------------------------------------------------------
Offset:              6.983ns (Levels of Logic = 7)
  Source:            XLXI_2/Q_2 (FF)
  Destination:       LED1 (PAD)
  Source Clock:      XLXN_5 rising

  Data Path: XLXI_2/Q_2 to LED1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  Q_2 (Q_2)
     end scope: 'XLXI_2:Q<2>'
     begin scope: 'XLXI_1:A<2>'
     LUT6:I0->O            2   0.203   0.981  LT2 (LT1)
     LUT6:I0->O            1   0.203   0.000  LT1_F (N3)
     MUXF7:I0->O           1   0.131   0.684  LT1 (LT2)
     LUT5:I3->O            1   0.203   0.579  LT21 (LT)
     end scope: 'XLXI_1:LT'
     OBUF:I->O                 2.571          LED1_OBUF (LED1)
    ----------------------------------------
    Total                      6.983ns (3.758ns logic, 3.225ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 1
-------------------------------------------------------------------------
Delay:               7.701ns (Levels of Logic = 7)
  Source:            SW<2> (PAD)
  Destination:       LED1 (PAD)

  Data Path: SW<2> to LED1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'XLXI_1:B<2>'
     LUT6:I1->O            2   0.203   0.981  LT2 (LT1)
     LUT6:I0->O            1   0.203   0.000  LT1_F (N3)
     MUXF7:I0->O           1   0.131   0.684  LT1 (LT2)
     LUT5:I3->O            1   0.203   0.579  LT21 (LT)
     end scope: 'XLXI_1:LT'
     OBUF:I->O                 2.571          LED1_OBUF (LED1)
    ----------------------------------------
    Total                      7.701ns (4.533ns logic, 3.168ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXN_10000
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_3/XLXN_10000|         |         |    2.312|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXN_10013
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_3/XLXN_10013|         |         |    2.312|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXN_10017
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_3/XLXN_10017|         |         |    2.312|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXN_10019
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_3/XLXN_10019|         |         |    2.312|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXN_10021
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_3/XLXN_10021|         |         |    2.525|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXN_28
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_3/XLXN_28 |         |         |    2.312|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/XLXN_9999
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_3/XLXN_9999|         |         |    2.312|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_5         |    1.837|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.08 secs
 
--> 

Total memory usage is 4501776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

