// =============================================================================
// pe_pair.sv  —  CR-4: DSP48E1 INT8-packed dual MAC (two PEs, one multiplier)
// =============================================================================
//
//  In a weight-stationary row, act[r] is broadcast to every column. Two
//  column-adjacent PEs PE[r][c] and PE[r][c+1] therefore share the same
//  activation operand but hold different weights. Per Xilinx WP486 we pack
//  the two INT8 multiplies that share that operand into ONE DSP48E1:
//
//      A_packed = (w1 <<< SHIFT) + w0           // SHIFT = 18 (> 16-bit product)
//      M        = act * A_packed                // single signed multiply (DSP)
//             = act*w1 * 2^SHIFT + act*w0       // by distributivity
//
//  Decode (bit-exact for all signed INT8 inputs, |act*w|<2^15 < 2^(SHIFT-1)):
//      low      = M[SHIFT-1:0]
//      p0       = $signed(low)                  // = act*w0  (SHIFT-bit two's-comp)
//      p1       = (M >>> SHIFT) + low[SHIFT-1]  // = act*w1  (+borrow correction)
//
//  Each lane then runs the *identical* round/shift/saturate/accumulate pipeline
//  as systolic_pe.sv, so results are bit-exact vs two separate PEs. The two
//  partial-sum chains stay independent (one per column) — only the multiplier
//  is shared, which is what halves DSP usage (~1024 MAC → ~512 DSP for 32×32).
//
//  Set PACK_DSP=0 to fall back to two plain systolic_pe instances (no packing).
// =============================================================================

`timescale 1ns/1ps

module pe_pair #(
    parameter integer FRAC_BITS    = 0,
    parameter integer ACCUM_WIDTH  = 32,
    parameter integer SATURATE     = 1,
    parameter integer ROUND_POLICY = 1,
    parameter integer PACK_DSP     = 1,
    parameter integer SHIFT        = 18   // pack field width (> 16-bit product)
)(
    input  wire                          clk,
    input  wire                          rst_n,

    // Lane enables (diagonal skew differs per column → independent en)
    input  wire                          en0,
    input  wire                          en1,

    // Shared activation, per-lane weights
    input  wire signed [7:0]             act_in,
    input  wire signed [7:0]             weight0_in,
    input  wire signed [7:0]             weight1_in,

    // Independent upstream partial sums (one per column)
    input  wire signed [ACCUM_WIDTH-1:0] psum0_in,
    input  wire                          psum0_in_valid,
    input  wire signed [ACCUM_WIDTH-1:0] psum1_in,
    input  wire                          psum1_in_valid,

    output reg  signed [ACCUM_WIDTH-1:0] psum0_out,
    output reg                           out0_valid,
    output reg  signed [ACCUM_WIDTH-1:0] psum1_out,
    output reg                           out1_valid
);

    localparam integer PROD_W = 16;

    // -------------------------------------------------------------------------
    // Shared packed multiply (the single DSP48E1)
    // -------------------------------------------------------------------------
    wire signed [PROD_W-1:0] prod0;
    wire signed [PROD_W-1:0] prod1;

    generate
        if (PACK_DSP != 0) begin : g_packed
            // A_packed width: SHIFT + 8 (+sign). act is 8-bit → M up to ~ 8+SHIFT+8.
            wire signed [SHIFT+8:0]              a_packed =
                ($signed(weight1_in) <<< SHIFT) + $signed(weight0_in);
            (* use_dsp = "yes" *)
            wire signed [SHIFT+17:0]             m_packed = $signed(act_in) * a_packed;

            wire        [SHIFT-1:0]              low  = m_packed[SHIFT-1:0];
            wire        borrow                        = low[SHIFT-1];
            assign prod0 = $signed(low);                       // act*w0
            assign prod1 = (m_packed >>> SHIFT) + borrow;      // act*w1
        end else begin : g_unpacked
            (* use_dsp = "yes" *) wire signed [PROD_W-1:0] p0 = act_in * weight0_in;
            (* use_dsp = "yes" *) wire signed [PROD_W-1:0] p1 = act_in * weight1_in;
            assign prod0 = p0;
            assign prod1 = p1;
        end
    endgenerate

    // -------------------------------------------------------------------------
    // Per-lane round/shift/saturate/accumulate — identical math to systolic_pe
    // -------------------------------------------------------------------------
    localparam signed [ACCUM_WIDTH-1:0] SAT_MAX = {1'b0, {(ACCUM_WIDTH-1){1'b1}}};
    localparam signed [ACCUM_WIDTH-1:0] SAT_MIN = {1'b1, {(ACCUM_WIDTH-1){1'b0}}};

    wire signed [ACCUM_WIDTH-1:0] round_inc;
    generate
        if (FRAC_BITS == 0) begin : g_no_round
            assign round_inc = {ACCUM_WIDTH{1'b0}};
        end else if (ROUND_POLICY == 0) begin : g_floor
            assign round_inc = {ACCUM_WIDTH{1'b0}};
        end else begin : g_half_up
            assign round_inc = { {(ACCUM_WIDTH-FRAC_BITS){1'b0}}, 1'b1,
                                 {(FRAC_BITS-1){1'b0}} };
        end
    endgenerate

    // Lane 0
    wire signed [ACCUM_WIDTH-1:0] prod0_wide   =
        {{(ACCUM_WIDTH-PROD_W){prod0[PROD_W-1]}}, prod0};
    wire signed [ACCUM_WIDTH-1:0] prod0_shifted = (prod0_wide + round_inc) >>> FRAC_BITS;
    wire signed [ACCUM_WIDTH-1:0] base0 = psum0_in_valid ? psum0_in : {ACCUM_WIDTH{1'b0}};
    wire signed [ACCUM_WIDTH:0]   sum0_full =
        {base0[ACCUM_WIDTH-1], base0} + {prod0_shifted[ACCUM_WIDTH-1], prod0_shifted};
    wire ov0_pos = ~sum0_full[ACCUM_WIDTH] &  sum0_full[ACCUM_WIDTH-1];
    wire ov0_neg =  sum0_full[ACCUM_WIDTH] & ~sum0_full[ACCUM_WIDTH-1];
    wire signed [ACCUM_WIDTH-1:0] sum0_sat;
    generate
        if (SATURATE) assign sum0_sat = ov0_pos ? SAT_MAX : ov0_neg ? SAT_MIN
                                                                     : sum0_full[ACCUM_WIDTH-1:0];
        else          assign sum0_sat = sum0_full[ACCUM_WIDTH-1:0];
    endgenerate

    // Lane 1
    wire signed [ACCUM_WIDTH-1:0] prod1_wide   =
        {{(ACCUM_WIDTH-PROD_W){prod1[PROD_W-1]}}, prod1};
    wire signed [ACCUM_WIDTH-1:0] prod1_shifted = (prod1_wide + round_inc) >>> FRAC_BITS;
    wire signed [ACCUM_WIDTH-1:0] base1 = psum1_in_valid ? psum1_in : {ACCUM_WIDTH{1'b0}};
    wire signed [ACCUM_WIDTH:0]   sum1_full =
        {base1[ACCUM_WIDTH-1], base1} + {prod1_shifted[ACCUM_WIDTH-1], prod1_shifted};
    wire ov1_pos = ~sum1_full[ACCUM_WIDTH] &  sum1_full[ACCUM_WIDTH-1];
    wire ov1_neg =  sum1_full[ACCUM_WIDTH] & ~sum1_full[ACCUM_WIDTH-1];
    wire signed [ACCUM_WIDTH-1:0] sum1_sat;
    generate
        if (SATURATE) assign sum1_sat = ov1_pos ? SAT_MAX : ov1_neg ? SAT_MIN
                                                                     : sum1_full[ACCUM_WIDTH-1:0];
        else          assign sum1_sat = sum1_full[ACCUM_WIDTH-1:0];
    endgenerate

    // -------------------------------------------------------------------------
    // Registered outputs (out_valid pulses 1 cycle after en, like systolic_pe)
    // -------------------------------------------------------------------------
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            psum0_out <= {ACCUM_WIDTH{1'b0}}; out0_valid <= 1'b0;
            psum1_out <= {ACCUM_WIDTH{1'b0}}; out1_valid <= 1'b0;
        end else begin
            if (en0) begin psum0_out <= sum0_sat; out0_valid <= 1'b1; end
            else           out0_valid <= 1'b0;
            if (en1) begin psum1_out <= sum1_sat; out1_valid <= 1'b1; end
            else           out1_valid <= 1'b0;
        end
    end

endmodule
