EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# L
#
DEF L L 0 40 N N 1 F N
F0 "L" -50 0 50 V V C CNN
F1 "L" 75 0 50 V V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Choke_*
 *Coil*
 Inductor_*
 L_*
$ENDFPLIST
DRAW
A 0 -75 25 -899 899 0 1 0 N 0 -100 0 -50
A 0 -25 25 -899 899 0 1 0 N 0 -50 0 0
A 0 25 25 -899 899 0 1 0 N 0 0 0 50
A 0 75 25 -899 899 0 1 0 N 0 50 0 100
X 1 1 0 150 50 D 50 50 1 1 P
X 2 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# STM32F313CCTx
#
DEF STM32F313CCTx U 0 40 Y Y 1 L N
F0 "U" -6500 1825 50 H V L BNN
F1 "STM32F313CCTx" 6500 1825 50 H V R BNN
F2 "LQFP48" 6500 1775 50 H I R TNN
F3 "" 0 0 50 H I C CNN
DRAW
S -6500 -1800 6500 1800 0 1 10 f
X VBAT 1 -6600 900 100 R 50 50 1 1 W
X PC13/SYS_RTC_OUT/SYS_RTC_TAMP1/SYS_RTC_TS/SYS_WKUP2/TIM1_CH1N 2 -6600 400 100 R 50 50 1 1 B
X PC14/SYS_OSC32_IN 3 -6600 300 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/ADC2_EXTI15/SYS_OSC32_OUT 4 -6600 200 100 R 50 50 1 1 B
X PF0/I2C2_SDA/SYS_OSC_IN/TIM1_CH3N 5 -6600 700 100 R 50 50 1 1 B
X PF1/I2C2_SCL/SYS_OSC_OUT 6 -6600 600 100 R 50 50 1 1 B
X NRST 7 -6600 1400 100 R 50 50 1 1 I
X VSSA 8 -200 -1900 100 U 50 50 1 1 W
X VDDA 9 -200 1900 100 D 50 50 1 1 W
X ADC1_IN1/COMP1_INM6/COMP1_OUT/COMP7_INP/SYS_RTC_TAMP2/SYS_WKUP1/TIM2_CH1_ETR/TIM8_BKIN/TIM8_ETR/TSC_G1_IO1/USART2_CTS/PA0 10 6600 100 100 L 50 50 1 1 B
X NPOR 20 -6600 1300 100 R 50 50 1 1 I
X COMP5_OUT/DAC_EXTI9/I2C2_SCL/I2S3_MCK/TIM15_BKIN/TIM1_CH2/TIM2_CH3/TSC_G4_IO1/USART1_TX/PA9 30 6600 -800 100 L 50 50 1 1 B
X PB4/I2S3_EXT_SD/SPI1_MISO/SPI3_MISO/SYS_NJTRST/TIM16_CH1/TIM17_BKIN/TIM3_CH1/TIM8_CH2N/TSC_G5_IO2/USART2_RX 40 -6600 -300 100 R 50 50 1 1 B
X ADC1_IN2/COMP1_INP/OPAMP1_VINP/OPAMP3_VINP/SYS_RTC_REFIN/TIM15_CH1N/TIM2_CH2/TSC_G1_IO2/USART2_RTS/PA1 11 6600 0 100 L 50 50 1 1 B
X PB10/COMP5_INM7/OPAMP3_VINM/OPAMP4_VINM/TIM2_CH3/TSC_SYNC/USART3_TX 21 -6600 -900 100 R 50 50 1 1 B
X COMP6_OUT/I2C2_SDA/TIM17_BKIN/TIM1_CH3/TIM2_CH4/TIM8_BKIN/TSC_G4_IO2/USART1_RX/PA10 31 6600 -900 100 L 50 50 1 1 B
X PB5/I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM16_BKIN/TIM17_CH1/TIM3_CH2/TIM8_CH3N/USART2_CK 41 -6600 -400 100 R 50 50 1 1 B
X ADC1_IN3/ADC3_EXTI2/ADC4_EXTI2/COMP2_INM6/COMP2_OUT/OPAMP1_VOUT/TIM15_CH1/TIM2_CH3/TSC_G1_IO3/USART2_TX/PA2 12 6600 -100 100 L 50 50 1 1 B
X PB11/ADC1_EXTI11/ADC2_EXTI11/COMP6_INP/OPAMP4_VINP/TIM2_CH4/TSC_G6_IO1/USART3_RX 22 -6600 -1000 100 R 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/CAN_RX/COMP1_OUT/TIM1_BKIN2/TIM1_CH1N/TIM1_CH4/TIM4_CH1/USART1_CTS/PA11 32 6600 -1000 100 L 50 50 1 1 B
X PB6/I2C1_SCL/TIM16_CH1N/TIM4_CH1/TIM8_BKIN2/TIM8_CH1/TIM8_ETR/TSC_G5_IO3/USART1_TX 42 -6600 -500 100 R 50 50 1 1 B
X ADC1_IN4/COMP2_INP/OPAMP1_VINM/OPAMP1_VINP/TIM15_CH2/TIM2_CH4/TSC_G1_IO4/USART2_RX/PA3 13 6600 -200 100 L 50 50 1 1 B
X VSS_2 23 0 -1900 100 U 50 50 1 1 W
X CAN_TX/COMP2_OUT/TIM16_CH1/TIM1_CH2N/TIM1_ETR/TIM4_CH2/USART1_RTS/PA12 33 6600 -1100 100 L 50 50 1 1 B
X PB7/I2C1_SDA/TIM17_CH1N/TIM3_CH4/TIM4_CH2/TIM8_BKIN/TSC_G5_IO4/USART1_RX 43 -6600 -600 100 R 50 50 1 1 B
X ADC2_IN1/COMP1_INM4/COMP2_INM4/COMP3_INM4/COMP4_INM4/COMP5_INM4/COMP6_INM4/COMP7_INM4/DAC_OUT1/I2S3_WS/OPAMP4_VINP/SPI1_NSS/SPI3_NSS/TIM3_CH2/TSC_G2_IO1/USART2_CK/PA4 14 6600 -300 100 L 50 50 1 1 B
X VDD_2 24 0 1900 100 D 50 50 1 1 W
X IRTIM_OUT/SYS_JTMS-SWDIO/TIM16_CH1N/TIM4_CH3/TSC_G4_IO3/USART3_CTS/PA13 34 6600 -1200 100 L 50 50 1 1 B
X BOOT0 44 -6600 1100 100 R 50 50 1 1 I
X ADC2_IN2/COMP1_INM5/COMP2_INM5/COMP3_INM5/COMP4_INM5/COMP5_INM5/COMP6_INM5/COMP7_INM5/DAC_OUT2/OPAMP1_VINP/OPAMP2_VINM/OPAMP3_VINP/SPI1_SCK/TIM2_CH1_ETR/TSC_G2_IO2/PA5 15 6600 -400 100 L 50 50 1 1 B
X PB12/ADC4_IN3/COMP3_INM7/I2C2_SMBA/I2S2_WS/OPAMP4_VOUT/SPI2_NSS/TIM1_BKIN/TSC_G6_IO2/USART3_CK 25 -6600 -1100 100 R 50 50 1 1 B
X VSS_3 35 100 -1900 100 U 50 50 1 1 W
X PB8/CAN_RX/COMP1_OUT/I2C1_SCL/TIM16_CH1/TIM1_BKIN/TIM4_CH3/TIM8_CH2/TSC_SYNC 45 -6600 -700 100 R 50 50 1 1 B
X ADC2_IN3/COMP1_OUT/OPAMP2_VOUT/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/TSC_G2_IO3/PA6 16 6600 -500 100 L 50 50 1 1 B
X PB13/ADC3_IN5/COMP5_INP/I2S2_CK/OPAMP3_VINP/OPAMP4_VINP/SPI2_SCK/TIM1_CH1N/TSC_G6_IO3/USART3_CTS 26 -6600 -1200 100 R 50 50 1 1 B
X VDD_3 36 100 1900 100 D 50 50 1 1 W
X PB9/CAN_TX/COMP2_OUT/DAC_EXTI9/I2C1_SDA/IRTIM_OUT/TIM17_CH1/TIM4_CH4/TIM8_CH3 46 -6600 -800 100 R 50 50 1 1 B
X ADC2_IN4/COMP2_INP/COMP2_OUT/OPAMP1_VINP/OPAMP2_VINP/SPI1_MOSI/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/TSC_G2_IO4/PA7 17 6600 -600 100 L 50 50 1 1 B
X PB14/ADC4_IN4/COMP3_INP/I2S2_EXT_SD/OPAMP2_VINP/SPI2_MISO/TIM15_CH1/TIM1_CH2N/TSC_G6_IO4/USART3_RTS 27 -6600 -1300 100 R 50 50 1 1 B
X I2C1_SDA/SYS_JTCK-SWCLK/TIM1_BKIN/TIM8_CH2/TSC_G4_IO4/USART2_TX/PA14 37 6600 -1300 100 L 50 50 1 1 B
X VSS_1 47 -100 -1900 100 U 50 50 1 1 W
X PB0/ADC3_IN12/COMP4_INP/OPAMP2_VINP/OPAMP3_VINP/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/TSC_G3_IO2 18 -6600 0 100 R 50 50 1 1 B
X PB15/ADC1_EXTI15/ADC2_EXTI15/ADC4_IN5/COMP6_INM7/I2S2_SD/SPI2_MOSI/SYS_RTC_REFIN/TIM15_CH1N/TIM15_CH2/TIM1_CH3N 28 -6600 -1400 100 R 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/I2C1_SCL/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM1_BKIN/TIM2_CH1_ETR/TIM8_CH1/USART2_RX/PA15 38 6600 -1400 100 L 50 50 1 1 B
X VDD_1 48 -100 1900 100 D 50 50 1 1 W
X PB1/ADC3_IN1/COMP4_OUT/OPAMP3_VOUT/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/TSC_G3_IO3 19 -6600 -100 100 R 50 50 1 1 B
X COMP3_OUT/I2C2_SMBA/I2S2_MCK/SYS_MCO/TIM1_CH1/TIM4_ETR/USART1_CK/PA8 29 6600 -700 100 L 50 50 1 1 B
X PB3/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-TRACESWO/TIM2_CH2/TIM3_ETR/TIM4_ETR/TIM8_CH1N/TSC_G5_IO1/USART2_TX 39 -6600 -200 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
