$date
	Thu Sep 23 10:40:19 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_not_and_or_gates_tb $end
$var wire 1 ! m $end
$var wire 1 " l $end
$var wire 1 # i $end
$var wire 1 $ e $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$scope module Instance0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 $ e $end
$var wire 1 # i $end
$var wire 1 " l $end
$var wire 1 ! m $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
1!
$end
#1
0!
1$
0'
1&
#2
1!
0&
1%
#3
1#
0!
1"
1'
1&
