
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.267028                       # Number of seconds simulated
sim_ticks                                267027836000                       # Number of ticks simulated
final_tick                               267027836000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 830668                       # Simulator instruction rate (inst/s)
host_op_rate                                   883087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5077892665                       # Simulator tick rate (ticks/s)
host_mem_usage                                 657532                       # Number of bytes of host memory used
host_seconds                                    52.59                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           45568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        58754224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           58799792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        45568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8115856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8115856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3672139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3674987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        507241                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             507241                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             170649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          220030334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220200983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        170649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           170649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        30393296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30393296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        30393296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            170649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         220030334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            250594279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3674987                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     508837                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3674987                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   508837                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              208095424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                27103744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2384768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                58799792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8141392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 423496                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                471554                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            119482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            175171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             45822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            409661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1279504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           182096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           565093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            86399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            90064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              159                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  267027835000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               3674987                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               508837                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3251317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       468527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    449.233893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   270.754311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.445536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       104950     22.40%     22.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       125452     26.78%     49.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42472      9.07%     58.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21171      4.52%     62.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15303      3.27%     66.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11394      2.43%     68.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11651      2.49%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9671      2.06%     73.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126463     26.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       468527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1413.676522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1091.737874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    940.463803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           259     11.26%     11.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          581     25.26%     36.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          692     30.09%     66.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          346     15.04%     81.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          195      8.48%     90.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          101      4.39%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           54      2.35%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095           28      1.22%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           13      0.57%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119           12      0.52%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            9      0.39%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            5      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2300                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.200870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.602011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2062     89.65%     89.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      0.96%     90.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              208      9.04%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2300                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  37512809750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             98478266000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                16257455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11537.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30287.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       779.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2785052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63823.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1900332420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1010024070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             15920207940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              138679740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         21080308080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          33195539160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            470695200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     82104611460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4972748640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     1895220.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           160795202970                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            602.166446                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         193014364750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    195966500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8917238000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF       637000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12949119750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   64900101250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 180064773500                       # Time in different power states
system.mem_ctrls_1.actEnergy               1445014620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                768035895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7295437800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               55827900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         22365520320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          19120197990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            819102240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     73901182290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     19777261920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       4210813740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           149768881065                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            560.873665                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         222941175750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1114005000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9483194000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9373832000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  51502858250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   33489430000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 162064516750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        534055672                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  534055672                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3672075                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.998027                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10490784                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3672139                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.856859                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          25906000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.998027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17835062                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17835062                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      5724708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5724708                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4575616                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4575616                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      10300324                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10300324                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     10300324                       # number of overall hits
system.cpu.dcache.overall_hits::total        10300324                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3385354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3385354                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       286785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286785                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3672139                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3672139                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3672139                       # number of overall misses
system.cpu.dcache.overall_misses::total       3672139                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 200109133000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 200109133000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12526947000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12526947000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 212636080000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 212636080000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 212636080000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 212636080000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.371606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.371606                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.058980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058980                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.262813                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.262813                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.262813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.262813                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59110.253462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59110.253462                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43680.621371                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43680.621371                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57905.237247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57905.237247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57905.237247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57905.237247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       507241                       # number of writebacks
system.cpu.dcache.writebacks::total            507241                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3385354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3385354                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286785                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3672139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3672139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3672139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3672139                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 196723779000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 196723779000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12240162000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12240162000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 208963941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 208963941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 208963941000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 208963941000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.371606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.371606                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.058980                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058980                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.262813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.262813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.262813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.262813                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58110.253462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58110.253462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42680.621371                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42680.621371                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56905.237247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56905.237247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56905.237247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56905.237247                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1615                       # number of replacements
system.cpu.icache.tags.tagsinuse          1105.124784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43811169                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15383.135183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1105.124784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.539612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.539612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1233                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.602051                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          87630882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         87630882                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     43811169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43811169                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      43811169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43811169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     43811169                       # number of overall hits
system.cpu.icache.overall_hits::total        43811169                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2848                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2848                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2848                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2848                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2848                       # number of overall misses
system.cpu.icache.overall_misses::total          2848                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    168935500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168935500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    168935500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168935500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    168935500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168935500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000065                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000065                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59317.240169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59317.240169                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59317.240169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59317.240169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59317.240169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59317.240169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1615                       # number of writebacks
system.cpu.icache.writebacks::total              1615                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2848                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2848                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2848                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2848                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2848                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2848                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    166087500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    166087500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    166087500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    166087500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    166087500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    166087500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58317.240169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58317.240169                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58317.240169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58317.240169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58317.240169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58317.240169                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       7348677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3673691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          803                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 267027836000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3388202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       507241                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1615                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3164834                       # Transaction distribution
system.membus.trans_dist::ReadExReq            286785                       # Transaction distribution
system.membus.trans_dist::ReadExResp           286785                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2848                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3385354                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     11016353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11023664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        71408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     66870080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66941488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3674987                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000219                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014789                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3674183     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     804      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3674987                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7868456500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6452250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8293138750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
