$date
	Thu Aug 18 09:44:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1a_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module q1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g $end
$var wire 1 ' h $end
$var wire 1 ( i $end
$var wire 1 ) j $end
$var wire 1 * k $end
$var wire 1 + l $end
$var wire 1 , m $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
1*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1+
1,
1%
#40
0!
0*
0+
1(
1)
0%
1$
#60
1%
#80
1*
0,
0(
0)
0%
0$
1#
#100
1!
1+
1,
1%
#120
0!
0*
0+
1(
1)
0%
1$
#140
1%
#160
1*
0,
0(
0)
0%
0$
0#
1"
#180
1!
1+
1,
1%
#200
0!
0*
0+
1(
1)
0%
1$
#220
1%
#240
1&
1'
0%
0$
1#
#260
1%
#280
0%
1$
#300
1%
#320
