ARM GAS  /tmp/ccdKfIlQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l1xx_hal_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.RCC_SetFlashLatencyFromMSIRange,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	RCC_SetFlashLatencyFromMSIRange:
  23              	.LFB86:
  24              		.file 1 "..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c"
   1:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
   2:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ******************************************************************************
   3:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @file    stm32l1xx_hal_rcc.c
   4:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @author  MCD Application Team
   5:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  11:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @verbatim
  12:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ==============================================================================
  13:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ==============================================================================
  15:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]
  16:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       After reset the device is running from multispeed internal oscillator clock
  17:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (MSI 2.097MHz) with Flash 0 wait state and Flash prefetch buffer is disabled,
  18:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           all peripherals mapped on these buses are running at MSI speed.
  21:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  28:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  32:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (*) SDIO only for STM32L1xxxD devices
  33:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  34:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                       ##### RCC Limitations #####
ARM GAS  /tmp/ccdKfIlQ.s 			page 2


  35:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ==============================================================================
  36:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]
  37:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  38:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  39:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       from/to registers.
  40:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  41:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  42:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  43:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]
  44:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       Workarounds:
  45:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  46:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  47:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  48:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @endverbatim
  49:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ******************************************************************************
  50:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @attention
  51:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  52:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * <h2><center>&copy; Copyright(c) 2017 STMicroelectronics.
  53:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  54:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  55:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  56:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  57:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  58:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  59:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
  60:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ******************************************************************************
  61:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  62:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  63:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  64:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #include "stm32l1xx_hal.h"
  65:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  66:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @addtogroup STM32L1xx_HAL_Driver
  67:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
  68:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  69:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  70:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC RCC
  71:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** * @brief RCC HAL module driver
  72:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
  73:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  74:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  75:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  76:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  77:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  78:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  79:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  80:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  81:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
  82:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  83:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  84:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  85:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  86:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  87:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  88:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
  89:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
  90:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  91:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccdKfIlQ.s 			page 3


  92:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  93:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
  94:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
  95:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
  96:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** extern const uint8_t PLLMulTable[];          /* Defined in CMSIS (system_stm32l0xx.c)*/
  97:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
  98:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
  99:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 100:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 101:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 102:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Private_Functions RCC Private Functions
 103:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 104:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 105:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange);
 106:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 107:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
 108:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 109:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 110:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 111:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 112:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 113:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 114:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 115:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 116:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 117:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 118:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
 119:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @verbatim
 120:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================
 121:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 122:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================
 123:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]
 124:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 125:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (MSI, HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 126:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       and APB2).
 127:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 128:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 129:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) MSI (Multispeed internal), Seven frequency ranges are available: 65.536 kHz,
 130:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           131.072 kHz, 262.144 kHz, 524.288 kHz, 1.048 MHz, 2.097 MHz (default value) and 4.194 MHz
 131:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 132:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 133:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           the PLL as System clock source.
 134:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~37 KHz low consumption RC used as IWDG and/or RTC
 135:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           clock source.
 136:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 137:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) HSE (high-speed external), 1 to 24 MHz crystal oscillator used directly or
 138:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 139:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 140:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 141:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 142:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 143:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 32 MHz)
 144:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
 145:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 146:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 147:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System
 148:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           clock source), the System clocks automatically switched to MSI and an interrupt
ARM GAS  /tmp/ccdKfIlQ.s 			page 4


 149:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M3 NMI
 150:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.
 151:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 152:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output SYSCLK, HSI, LSI, MSI, LSE,
 153:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           HSE or PLL clock (through a configurable prescaler) on PA8 pin.
 154:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 155:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 156:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI,
 157:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           HSE and PLL.
 158:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 159:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 160:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 161:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 162:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 163:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 164:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 165:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 166:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
 167:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               divided by 2 to 16. You have to use @ref __HAL_RCC_RTC_CONFIG() and @ref __HAL_RCC_RT
 168:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               macros to configure this clock.
 169:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) LCD: LCD clock can be derived either from the LSI, LSE or HSE clock
 170:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               divided by 2 to 16. You have to use @ref __HAL_RCC_LCD_CONFIG()
 171:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               macros to configure this clock.
 172:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) USB OTG FS: USB OTG FS require a frequency equal to 48 MHz
 173:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****               to work correctly. This clock is derived of the main PLL through PLL Multiplier.
 174:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 175:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 176:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 177:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       (#) The maximum frequency of the SYSCLK and HCLK is 32 MHz, PCLK2 32 MHz
 178:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           and PCLK1 32 MHz. Depending on the device voltage range, the maximum
 179:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           frequency should be adapted accordingly.
 180:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @endverbatim
 181:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 182:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 183:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 184:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /*
 185:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   Additional consideration on the HCLK based on Latency settings:
 186:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +----------------------------------------------------------------------+
 187:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Latency       |                HCLK clock frequency (MHz)            |
 188:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |               |------------------------------------------------------|
 189:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |               | voltage range 1  | voltage range 2 | voltage range 3 |
 190:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |               |      1.8 V       |     1.5 V       |      1.2 V      |
 191:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |---------------|------------------|-----------------|-----------------|
 192:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |0WS(1CPU cycle)| 0 < HCLK <= 16   | 0 < HCLK <= 8   | 0 < HCLK <= 2   |
 193:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |---------------|------------------|-----------------|-----------------|
 194:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |1WS(2CPU cycle)| 16 < HCLK <= 32  | 8 < HCLK <= 16  | 2 < HCLK <= 4   |
 195:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +----------------------------------------------------------------------+
 196:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 197:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   The following table gives the different clock source frequencies depending on the product
 198:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   voltage range:
 199:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +------------------------------------------------------------------------------------------+
 200:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Product voltage |                    Clock frequency                                     |
 201:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |------------------|-----------------------------|-----------------------|
 202:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |      range      |   MSI   |   HSI  |              HSE            |          PLL          |
 203:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|
 204:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Range 1 (1.8 V) | 4.2 MHz | 16 MHz | HSE 32 MHz (external clock) |         32 MHz        |
 205:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |         |        |      or 24 MHz (crystal)    | (PLLVCO max = 96 MHz) |
ARM GAS  /tmp/ccdKfIlQ.s 			page 5


 206:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|
 207:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Range 2 (1.5 V) | 4.2 MHz | 16 MHz |         16 MHz              |         16 MHz        |
 208:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |         |        |                             | (PLLVCO max = 48 MHz) |
 209:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |-----------------|---------|--------|-----------------------------|-----------------------|
 210:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   | Range 3 (1.2 V) | 4.2 MHz |   NA   |         8 MHz               |           4 MHz       |
 211:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   |                 |         |        |                             | (PLLVCO max = 24 MHz) |
 212:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   +------------------------------------------------------------------------------------------+
 213:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 214:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 215:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 216:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 217:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 218:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - MSI ON and used as system clock source
 219:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - HSI, HSE and PLL  OFF
 220:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 221:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 222:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - All interrupts disabled
 223:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 224:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - Peripheral clocks
 225:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 226:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HAL status
 227:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 228:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 229:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 230:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 231:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 232:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 233:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set MSIClockRange, HSITRIM and MSITRIM bits to the reset values */
 234:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   MODIFY_REG(RCC->ICSCR, (RCC_ICSCR_MSITRIM | RCC_ICSCR_HSITRIM | RCC_ICSCR_MSIRANGE), \
 235:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             ((RCC_MSICALIBRATION_DEFAULT << RCC_ICSCR_MSITRIM_Pos) | (RCC_HSICALIBRATION_DEFAULT <<
 236:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 237:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set MSION bit */
 238:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_MSION);
 239:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 240:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get Start Tick*/
 241:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 242:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 243:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Wait till MSI is ready */
 244:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 245:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 246:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 247:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 248:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 249:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 250:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 251:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 252:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Switch SYSCLK to MSI*/
 253:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
 254:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 255:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Wait till MSI as SYSCLK status is ready */
 256:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 257:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 258:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 259:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 260:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 261:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 262:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccdKfIlQ.s 			page 6


 263:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 264:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 265:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   SystemCoreClock = MSI_VALUE;
 266:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 267:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 268:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 269:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(status != HAL_OK)
 270:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 271:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     return status;
 272:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 273:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 274:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Reset HSION, HSEON, CSSON & PLLON bits */
 275:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 276:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 277:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 278:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 279:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get Start Tick*/
 280:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 281:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 282:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Wait till PLL is not ready */
 283:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 284:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 285:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 286:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 287:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 288:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 289:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 290:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 291:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Reset CFGR register */
 292:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 293:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 294:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Disable all interrupts */
 295:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 296:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 297:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Clear all flags */
 298:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #if defined(RCC_LSECSS_SUPPORT)
 299:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   WRITE_REG(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_C
 300:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #else
 301:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   WRITE_REG(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_C
 302:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #endif
 303:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 304:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Clear all reset flags */
 305:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 306:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 307:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return HAL_OK;
 308:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 309:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 310:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 311:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 312:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 313:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 314:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 315:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 316:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 317:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 318:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 319:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
ARM GAS  /tmp/ccdKfIlQ.s 			page 7


 320:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 321:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 322:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HAL status
 323:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 324:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 325:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 326:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 327:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 328:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t sysclk_source, pll_config;
 329:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 330:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 331:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 332:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 333:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     return HAL_ERROR;
 334:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 335:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 336:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 337:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 338:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 339:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 340:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 341:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 342:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 343:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 344:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 345:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 346:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 347:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 348:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 349:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 350:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 351:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF
 352:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 353:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 354:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 355:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 356:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 357:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 358:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 360:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 361:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the HSE State */
 362:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 363:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 364:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 365:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 366:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 367:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSE is ready */
 368:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 369:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 370:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 371:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 372:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 373:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 374:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 375:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 376:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
ARM GAS  /tmp/ccdKfIlQ.s 			page 8


 377:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 378:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 379:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 380:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 381:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 382:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 383:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 384:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 385:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 386:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 387:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 388:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 389:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 390:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 391:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 392:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 393:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 394:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 395:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 396:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 397:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 398:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 399:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 400:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 401:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 402:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 403:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 404:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON)
 405:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 406:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 407:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 408:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 409:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 410:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 411:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 412:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 413:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 414:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 415:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 416:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 417:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the HSI State */
 418:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 419:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 420:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 421:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 422:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 423:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 424:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 425:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 426:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSI is ready */
 427:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 428:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 429:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 430:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 431:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 432:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 433:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccdKfIlQ.s 			page 9


 434:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 435:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 436:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 437:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 438:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 439:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 440:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 441:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 442:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 443:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 444:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 445:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 446:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 447:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 448:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 449:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 450:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 451:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 452:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 453:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 454:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 455:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 456:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 457:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*----------------------------- MSI Configuration --------------------------*/
 458:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 459:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 460:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* When the MSI is used as system clock it will not be disabled */
 461:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((sysclk_source == RCC_CFGR_SWS_MSI) )
 462:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 463:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF
 464:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 465:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 466:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 467:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Otherwise, just the calibration and MSI range change are allowed */
 468:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 469:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 470:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        /* Check MSICalibrationValue and MSIClockRange input parameters */
 471:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 472:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 473:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 474:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 475:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            must be correctly programmed according to the frequency of the CPU clock
 476:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (HCLK) and the supply voltage of the device. */
 477:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 478:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 479:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* First increase number of wait states update if necessary */
 480:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 481:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 482:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_ERROR;
 483:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 484:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 485:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 486:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 487:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 488:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 489:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 490:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         else
ARM GAS  /tmp/ccdKfIlQ.s 			page 10


 491:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 492:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Else, keep current flash latency while decreasing applies */
 493:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 494:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 495:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 496:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 497:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 498:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Decrease number of wait states update if necessary */
 499:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 500:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 501:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_ERROR;
 502:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 503:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 504:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 505:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Update the SystemCoreClock global variable */
 506:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRAN
 507:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 508:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 509:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Configure the source of time base considering new system clocks settings*/
 510:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         status = HAL_InitTick(uwTickPrio);
 511:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if(status != HAL_OK)
 512:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 513:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return status;
 514:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 515:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 516:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 517:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 518:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 519:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check MSI State */
 520:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 521:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 522:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the MSI State */
 523:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 524:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 525:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Enable the Multi Speed oscillator (MSI). */
 526:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_ENABLE();
 527:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 528:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 529:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 530:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 531:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till MSI is ready */
 532:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 533:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 534:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 535:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 536:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 537:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 538:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 539:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Check MSICalibrationValue and MSIClockRange input parameters */
 540:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 541:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 542:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 543:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
 544:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 545:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 546:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 547:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccdKfIlQ.s 			page 11


 548:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 549:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 550:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 551:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the Multi Speed oscillator (MSI). */
 552:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_MSI_DISABLE();
 553:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 554:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 555:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 556:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 557:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till MSI is ready */
 558:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 559:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 560:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 561:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 562:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 563:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 564:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 565:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 566:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 567:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 568:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 569:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 570:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 571:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 572:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 573:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 574:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSI State */
 575:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 576:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 577:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 578:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 579:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 580:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 581:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 582:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 583:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSI is ready */
 584:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 585:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 586:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 587:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 588:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 589:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 590:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 591:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 592:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 593:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 594:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 595:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 596:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 597:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 598:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 599:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 600:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 601:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 602:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 603:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 604:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccdKfIlQ.s 			page 12


 605:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 606:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 607:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 608:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 609:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 610:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 611:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 612:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 613:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 614:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 615:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the parameters */
 616:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 617:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 618:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 619:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 620:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 621:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 622:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 623:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       pwrclkchanged = SET;
 624:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 625:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 626:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 627:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 628:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 629:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 630:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 631:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 632:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 633:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 634:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 635:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 636:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 637:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 638:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 639:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 640:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 641:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 642:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 643:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 645:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 646:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 647:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 648:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 649:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 650:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 651:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSE is ready */
 652:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 653:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 654:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 655:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 656:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 657:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 658:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 659:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 660:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 661:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccdKfIlQ.s 			page 13


 662:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Get Start Tick */
 663:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 664:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 665:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 666:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 667:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 668:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 669:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 670:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 671:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 672:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 673:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 674:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 675:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 676:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 677:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 678:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 679:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 680:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 681:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 682:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 683:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 684:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 685:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 686:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 687:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 688:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 689:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 690:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 691:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 692:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Check the parameters */
 693:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 694:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 695:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 696:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 697:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the main PLL. */
 698:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 699:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 700:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 701:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 702:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 703:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 704:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 705:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 706:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 707:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 708:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 709:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 710:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 711:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 712:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 713:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 714:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL,
 715:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLDIV);
 716:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Enable the main PLL. */
 717:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 718:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccdKfIlQ.s 			page 14


 719:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 720:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 721:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 722:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till PLL is ready */
 723:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 724:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 725:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 726:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 727:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 728:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 729:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 730:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 731:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 732:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 733:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Disable the main PLL. */
 734:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 735:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 736:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Get Start Tick */
 737:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 738:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 739:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 740:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 741:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 742:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 743:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 744:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 745:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 746:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 747:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 748:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 749:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 750:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 751:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 752:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 753:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 754:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 755:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 756:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
 757:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 758:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 759:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 760:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 761:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 762:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 763:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 764:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_ERROR;
 765:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 766:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 767:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 768:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 769:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 770:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return HAL_OK;
 771:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 772:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 773:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 774:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified
 775:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
ARM GAS  /tmp/ccdKfIlQ.s 			page 15


 776:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 777:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 778:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  FLatency FLASH Latency
 779:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 780:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 781:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 782:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
 783:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The MSI is used (enabled by hardware) as system clock source after
 784:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 785:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 786:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 787:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
 788:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 789:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked).
 790:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 791:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 792:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 793:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         currently used as system clock source.
 794:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 795:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 796:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 797:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HAL status
 798:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 799:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 800:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
 801:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 802:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   HAL_StatusTypeDef status;
 803:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 804:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 805:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 806:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 807:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     return HAL_ERROR;
 808:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 809:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 810:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 811:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 812:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 813:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock
 814:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   (HCLK) and the supply voltage of the device. */
 815:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 816:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 817:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 818:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 819:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 820:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 821:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 822:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 823:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 824:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 825:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 826:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_ERROR;
 827:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 828:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 829:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 830:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 831:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 832:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccdKfIlQ.s 			page 16


 833:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 834:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 835:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 836:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 837:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 838:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 839:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 840:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 841:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 842:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 843:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 844:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 845:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the HSE ready flag */
 846:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 847:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 848:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 849:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 850:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 851:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 852:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 853:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 854:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the PLL ready flag */
 855:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 856:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 857:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 858:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 859:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 860:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 861:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 862:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 863:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the HSI ready flag */
 864:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 865:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 866:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 867:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 868:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 869:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* MSI is selected as System Clock Source */
 870:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 871:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 872:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       /* Check the MSI ready flag */
 873:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 874:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 875:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         return HAL_ERROR;
 876:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 877:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 878:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 879:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 880:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Get Start Tick */
 881:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 882:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 883:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 884:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 885:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 886:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 887:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 888:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 889:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
ARM GAS  /tmp/ccdKfIlQ.s 			page 17


 890:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 891:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 892:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 893:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 894:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 895:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 896:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 897:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 898:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 899:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 900:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 901:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 902:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 903:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 904:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 905:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 906:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 907:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 908:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 909:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 910:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 911:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 912:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 913:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
 914:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 915:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 916:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 917:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 918:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 919:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 920:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 921:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 922:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 923:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 924:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 925:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 926:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 927:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 928:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 929:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 930:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 931:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 932:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 933:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 934:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       return HAL_ERROR;
 935:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 936:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 937:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 938:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 939:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 940:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 941:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 942:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 943:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 944:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 945:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 946:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
ARM GAS  /tmp/ccdKfIlQ.s 			page 18


 947:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 948:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 949:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 950:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 951:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 952:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 953:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 954:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 955:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 956:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   status = HAL_InitTick(uwTickPrio);
 957:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 958:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return status;
 959:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 960:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 961:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 962:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
 963:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 964:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 965:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 966:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 967:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
 968:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @verbatim
 969:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================
 970:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 971:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   ===============================================================================
 972:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     [..]
 973:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 974:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     frequencies.
 975:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 976:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   @endverbatim
 977:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
 978:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
 979:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 980:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
 981:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 982:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 983:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 984:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 985:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 986:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 987:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 988:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 989:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 990:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 991:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 992:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_MSI         MSI oscillator clock selected as MCO clock
 993:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLL clock selected as MCO clock
 994:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI clock selected as MCO clock
 995:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE clock selected as MCO clock
 996:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 997:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 998:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 999:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock
1000:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock
1001:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
1002:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
1003:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
ARM GAS  /tmp/ccdKfIlQ.s 			page 19


1004:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1005:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1006:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1007:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
1008:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1009:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
1010:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1011:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1012:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1013:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1014:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
1015:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
1016:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
1017:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
1018:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
1019:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
1020:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1021:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* MCO1 Clock Enable */
1022:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
1023:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1024:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
1025:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1026:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Configure the MCO clock source */
1027:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
1028:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1029:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1030:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1031:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
1032:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1033:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1034:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1035:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1036:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
1037:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1038:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1039:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1040:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1041:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
1042:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1043:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1044:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1045:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
1046:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1047:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1048:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
1049:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1050:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
1051:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1052:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1053:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1054:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
1055:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1056:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1057:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         constant and the selected clock source:
1058:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is MSI, function returns a value based on MSI
1059:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *             Value as defined by the MSI range.
1060:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
ARM GAS  /tmp/ccdKfIlQ.s 			page 20


1061:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE(**)
1062:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE(**)
1063:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
1064:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32l1xx_hal_conf.h file (default value
1065:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1066:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *               in voltage and temperature.
1067:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32l1xx_hal_conf.h file (default value
1068:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1069:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1070:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *                have wrong result.
1071:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
1072:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1073:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         value for HSE crystal.
1074:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
1075:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1076:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
1077:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
1078:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1079:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1080:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
1081:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval SYSCLK frequency
1082:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1083:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1084:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1085:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;
1086:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1087:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
1088:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1089:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1090:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
1091:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1092:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1093:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1094:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1095:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
1096:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1097:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
1098:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1099:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
1100:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
1101:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1102:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
1103:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1104:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
1105:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
1106:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
1107:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
1108:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* HSE used as PLL clock source */
1109:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         pllvco = (HSE_VALUE * pllm) / plld;
1110:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
1111:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       else
1112:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
1113:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         /* HSI used as PLL clock source */
1114:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         pllvco = (HSI_VALUE * pllm) / plld;
1115:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
1116:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = pllvco;
1117:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
ARM GAS  /tmp/ccdKfIlQ.s 			page 21


1118:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1119:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
1120:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     default: /* MSI used as system clock */
1121:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1122:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
1123:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
1124:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
1125:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1126:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1127:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return sysclockfreq;
1128:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1129:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1130:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1131:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1132:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1133:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1134:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *
1135:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1136:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         and updated within this function
1137:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HCLK frequency
1138:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1139:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1140:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1141:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return SystemCoreClock;
1142:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1143:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1144:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1145:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1146:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1147:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1148:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval PCLK1 frequency
1149:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1150:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1151:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1152:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1153:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
1154:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1155:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1156:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1157:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1158:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1159:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1160:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval PCLK2 frequency
1161:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1162:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1163:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1164:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1165:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]
1166:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1167:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1168:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1169:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1170:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * RCC configuration registers.
1171:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
1172:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * will be configured.
1173:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1174:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccdKfIlQ.s 			page 22


1175:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1176:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1177:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
1178:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != (void *)NULL);
1179:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1180:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1181:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
1182:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_MSI;
1183:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1184:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1185:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1186:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
1187:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1188:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
1189:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1190:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1191:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1192:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1193:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1194:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1195:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1196:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1197:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1198:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1199:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1200:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
1201:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1202:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
1203:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1204:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1205:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1206:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1207:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1208:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1209:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> RCC_ICSCR
1210:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1211:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the MSI configuration -----------------------------------------------*/
1212:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_MSION) == RCC_CR_MSION)
1213:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1214:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_ON;
1215:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1216:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1217:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1218:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
1219:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1220:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1221:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->MSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSITRIM) >> RCC_ICSCR
1222:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSIRANGE));
1223:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1224:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1225:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSEBYP) == RCC_CSR_LSEBYP)
1226:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1227:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1228:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1229:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else if((RCC->CSR &RCC_CSR_LSEON) == RCC_CSR_LSEON)
1230:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1231:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
ARM GAS  /tmp/ccdKfIlQ.s 			page 23


1232:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1233:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1234:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1235:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1236:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1237:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1238:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1239:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
1240:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1241:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
1242:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1243:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1244:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1245:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1246:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1247:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1248:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1249:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1250:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
1251:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1252:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1253:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1254:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   else
1255:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1256:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1257:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1258:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
1259:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
1260:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLDIV = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLDIV);
1261:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1262:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1263:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1264:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal
1265:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * RCC configuration registers.
1266:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1267:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * contains the current clock configuration.
1268:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1269:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1270:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1271:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1272:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1273:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
1274:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != (void *)NULL);
1275:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   assert_param(pFLatency != (void *)NULL);
1276:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1277:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1278:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
1279:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1280:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1281:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
1282:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1283:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1284:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
1285:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1286:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1287:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
1288:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccdKfIlQ.s 			page 24


1289:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1290:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
1291:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1292:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1293:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *pFLatency = __HAL_FLASH_GET_LATENCY();
1294:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1295:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1296:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1297:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1298:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1299:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval None
1300:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1301:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1302:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1303:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1304:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1305:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1306:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1307:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1308:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1309:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1310:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1311:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1312:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1313:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1314:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1315:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1316:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval none
1317:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1318:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1319:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
1320:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1321:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1322:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     */
1323:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
1324:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1325:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1326:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
1327:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1328:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1329:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1330:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @}
1331:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1332:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1333:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
1334:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /** @addtogroup RCC_Private_Functions
1335:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @{
1336:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1337:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** /**
1338:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @brief  Update number of Flash wait states in line with MSI range and current
1339:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             voltage range
1340:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
1341:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   * @retval HAL status
1342:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   */
1343:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
1344:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** {
  25              		.loc 1 1344 0
ARM GAS  /tmp/ccdKfIlQ.s 			page 25


  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 8
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              	.LVL1:
1345:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t vos;
1346:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
1347:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1348:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
1349:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
  35              		.loc 1 1349 0
  36 0002 224B     		ldr	r3, .L14
  37 0004 9B68     		ldr	r3, [r3, #8]
  38 0006 13F0F00F 		tst	r3, #240
  39 000a 25D1     		bne	.L7
1350:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1351:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_ENABLED())
  40              		.loc 1 1351 0
  41 000c 1F4B     		ldr	r3, .L14
  42 000e 5B6A     		ldr	r3, [r3, #36]
  43 0010 13F0805F 		tst	r3, #268435456
  44 0014 08D0     		beq	.L3
1352:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1353:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       vos = READ_BIT(PWR->CR, PWR_CR_VOS);
  45              		.loc 1 1353 0
  46 0016 1E4B     		ldr	r3, .L14+4
  47 0018 1B68     		ldr	r3, [r3]
  48 001a 03F4C053 		and	r3, r3, #6144
  49              	.LVL2:
  50              	.L4:
1354:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1355:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     else
1356:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1357:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
1358:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       vos = READ_BIT(PWR->CR, PWR_CR_VOS);
1359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
1360:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1361:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1362:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
1363:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
  51              		.loc 1 1363 0
  52 001e B3F5C05F 		cmp	r3, #6144
  53 0022 14D0     		beq	.L12
1346:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  54              		.loc 1 1346 0
  55 0024 0021     		movs	r1, #0
  56 0026 18E0     		b	.L2
  57              	.LVL3:
  58              	.L3:
  59              	.LBB2:
1357:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       vos = READ_BIT(PWR->CR, PWR_CR_VOS);
  60              		.loc 1 1357 0
  61 0028 184A     		ldr	r2, .L14
ARM GAS  /tmp/ccdKfIlQ.s 			page 26


  62 002a 536A     		ldr	r3, [r2, #36]
  63 002c 43F08053 		orr	r3, r3, #268435456
  64 0030 5362     		str	r3, [r2, #36]
  65 0032 536A     		ldr	r3, [r2, #36]
  66 0034 03F08053 		and	r3, r3, #268435456
  67 0038 0193     		str	r3, [sp, #4]
  68 003a 019B     		ldr	r3, [sp, #4]
  69              	.LBE2:
1358:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
  70              		.loc 1 1358 0
  71 003c 144B     		ldr	r3, .L14+4
  72 003e 1B68     		ldr	r3, [r3]
  73 0040 03F4C053 		and	r3, r3, #6144
  74              	.LVL4:
1359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
  75              		.loc 1 1359 0
  76 0044 516A     		ldr	r1, [r2, #36]
  77 0046 21F08051 		bic	r1, r1, #268435456
  78 004a 5162     		str	r1, [r2, #36]
  79 004c E7E7     		b	.L4
  80              	.L12:
  81              		.loc 1 1363 0 discriminator 1
  82 004e B0F5404F 		cmp	r0, #49152
  83 0052 11D0     		beq	.L9
1346:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
  84              		.loc 1 1346 0
  85 0054 0021     		movs	r1, #0
  86 0056 00E0     		b	.L2
  87              	.LVL5:
  88              	.L7:
  89 0058 0021     		movs	r1, #0
  90              	.L2:
  91              	.LVL6:
1364:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
1365:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       latency = FLASH_LATENCY_1; /* 1WS */
1366:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
1367:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1368:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1369:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   __HAL_FLASH_SET_LATENCY(latency);
  92              		.loc 1 1369 0
  93 005a 79B9     		cbnz	r1, .L13
  94              	.L5:
  95              		.loc 1 1369 0 is_stmt 0 discriminator 3
  96 005c 0D4A     		ldr	r2, .L14+8
  97 005e 1368     		ldr	r3, [r2]
  98 0060 23F00103 		bic	r3, r3, #1
  99 0064 0B43     		orrs	r3, r3, r1
 100 0066 1360     		str	r3, [r2]
1370:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1371:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check that the new number of wait states is taken into account to access the Flash
1372:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****      memory by reading the FLASH_ACR register */
1373:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(__HAL_FLASH_GET_LATENCY() != latency)
 101              		.loc 1 1373 0 is_stmt 1 discriminator 3
 102 0068 1368     		ldr	r3, [r2]
 103 006a 03F00103 		and	r3, r3, #1
 104 006e 9942     		cmp	r1, r3
 105 0070 0AD0     		beq	.L10
ARM GAS  /tmp/ccdKfIlQ.s 			page 27


1374:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
1375:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     return HAL_ERROR;
 106              		.loc 1 1375 0
 107 0072 0120     		movs	r0, #1
 108              	.LVL7:
 109              	.L6:
1376:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
1377:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
1378:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return HAL_OK;
1379:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 110              		.loc 1 1379 0
 111 0074 02B0     		add	sp, sp, #8
 112              	.LCFI1:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 0
 115              		@ sp needed
 116 0076 7047     		bx	lr
 117              	.LVL8:
 118              	.L9:
 119              	.LCFI2:
 120              		.cfi_restore_state
1365:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 121              		.loc 1 1365 0
 122 0078 0121     		movs	r1, #1
 123 007a EEE7     		b	.L2
 124              	.LVL9:
 125              	.L13:
1369:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 126              		.loc 1 1369 0 discriminator 1
 127 007c 054A     		ldr	r2, .L14+8
 128 007e 1368     		ldr	r3, [r2]
 129 0080 43F00403 		orr	r3, r3, #4
 130 0084 1360     		str	r3, [r2]
 131 0086 E9E7     		b	.L5
 132              	.L10:
1378:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 133              		.loc 1 1378 0
 134 0088 0020     		movs	r0, #0
 135              	.LVL10:
 136 008a F3E7     		b	.L6
 137              	.L15:
 138              		.align	2
 139              	.L14:
 140 008c 00380240 		.word	1073887232
 141 0090 00700040 		.word	1073770496
 142 0094 003C0240 		.word	1073888256
 143              		.cfi_endproc
 144              	.LFE86:
 146              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
 147              		.align	1
 148              		.global	HAL_RCC_DeInit
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu softvfp
 154              	HAL_RCC_DeInit:
 155              	.LFB72:
ARM GAS  /tmp/ccdKfIlQ.s 			page 28


 229:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 156              		.loc 1 229 0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160 0000 38B5     		push	{r3, r4, r5, lr}
 161              	.LCFI3:
 162              		.cfi_def_cfa_offset 16
 163              		.cfi_offset 3, -16
 164              		.cfi_offset 4, -12
 165              		.cfi_offset 5, -8
 166              		.cfi_offset 14, -4
 234:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****             ((RCC_MSICALIBRATION_DEFAULT << RCC_ICSCR_MSITRIM_Pos) | (RCC_HSICALIBRATION_DEFAULT <<
 167              		.loc 1 234 0
 168 0002 2F4A     		ldr	r2, .L31
 169 0004 5368     		ldr	r3, [r2, #4]
 170 0006 03F0FF13 		and	r3, r3, #16711935
 171 000a 43F43043 		orr	r3, r3, #45056
 172 000e 5360     		str	r3, [r2, #4]
 238:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 173              		.loc 1 238 0
 174 0010 1368     		ldr	r3, [r2]
 175 0012 43F48073 		orr	r3, r3, #256
 176 0016 1360     		str	r3, [r2]
 241:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 177              		.loc 1 241 0
 178 0018 FFF7FEFF 		bl	HAL_GetTick
 179              	.LVL11:
 180 001c 0446     		mov	r4, r0
 181              	.LVL12:
 182              	.L17:
 244:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 183              		.loc 1 244 0
 184 001e 284B     		ldr	r3, .L31
 185 0020 1B68     		ldr	r3, [r3]
 186 0022 13F4007F 		tst	r3, #512
 187 0026 07D1     		bne	.L28
 246:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 188              		.loc 1 246 0
 189 0028 FFF7FEFF 		bl	HAL_GetTick
 190              	.LVL13:
 191 002c 001B     		subs	r0, r0, r4
 192 002e 0228     		cmp	r0, #2
 193 0030 F5D9     		bls	.L17
 248:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 194              		.loc 1 248 0
 195 0032 0324     		movs	r4, #3
 196              	.LVL14:
 197              	.L18:
 308:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 198              		.loc 1 308 0
 199 0034 2046     		mov	r0, r4
 200 0036 38BD     		pop	{r3, r4, r5, pc}
 201              	.LVL15:
 202              	.L28:
 253:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 203              		.loc 1 253 0
ARM GAS  /tmp/ccdKfIlQ.s 			page 29


 204 0038 214A     		ldr	r2, .L31
 205 003a 9368     		ldr	r3, [r2, #8]
 206 003c 23F00303 		bic	r3, r3, #3
 207 0040 9360     		str	r3, [r2, #8]
 208              	.L20:
 256:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 209              		.loc 1 256 0
 210 0042 1F4B     		ldr	r3, .L31
 211 0044 9B68     		ldr	r3, [r3, #8]
 212 0046 13F00C0F 		tst	r3, #12
 213 004a 08D0     		beq	.L29
 258:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 214              		.loc 1 258 0
 215 004c FFF7FEFF 		bl	HAL_GetTick
 216              	.LVL16:
 217 0050 001B     		subs	r0, r0, r4
 218 0052 41F28833 		movw	r3, #5000
 219 0056 9842     		cmp	r0, r3
 220 0058 F3D9     		bls	.L20
 260:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 221              		.loc 1 260 0
 222 005a 0324     		movs	r4, #3
 223              	.LVL17:
 224 005c EAE7     		b	.L18
 225              	.LVL18:
 226              	.L29:
 265:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 227              		.loc 1 265 0
 228 005e 194A     		ldr	r2, .L31+4
 229 0060 194B     		ldr	r3, .L31+8
 230 0062 1A60     		str	r2, [r3]
 268:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   if(status != HAL_OK)
 231              		.loc 1 268 0
 232 0064 194B     		ldr	r3, .L31+12
 233 0066 1868     		ldr	r0, [r3]
 234 0068 FFF7FEFF 		bl	HAL_InitTick
 235              	.LVL19:
 269:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 236              		.loc 1 269 0
 237 006c 0446     		mov	r4, r0
 238              	.LVL20:
 239 006e 0028     		cmp	r0, #0
 240 0070 E0D1     		bne	.L18
 275:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 241              		.loc 1 275 0
 242 0072 134A     		ldr	r2, .L31
 243 0074 1368     		ldr	r3, [r2]
 244 0076 23F08853 		bic	r3, r3, #285212672
 245 007a 23F00113 		bic	r3, r3, #65537
 246 007e 1360     		str	r3, [r2]
 277:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 247              		.loc 1 277 0
 248 0080 1368     		ldr	r3, [r2]
 249 0082 23F48023 		bic	r3, r3, #262144
 250 0086 1360     		str	r3, [r2]
 280:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 251              		.loc 1 280 0
ARM GAS  /tmp/ccdKfIlQ.s 			page 30


 252 0088 FFF7FEFF 		bl	HAL_GetTick
 253              	.LVL21:
 254 008c 0546     		mov	r5, r0
 255              	.LVL22:
 256              	.L22:
 283:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 257              		.loc 1 283 0
 258 008e 0C4B     		ldr	r3, .L31
 259 0090 1B68     		ldr	r3, [r3]
 260 0092 13F0007F 		tst	r3, #33554432
 261 0096 06D0     		beq	.L30
 285:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 262              		.loc 1 285 0
 263 0098 FFF7FEFF 		bl	HAL_GetTick
 264              	.LVL23:
 265 009c 401B     		subs	r0, r0, r5
 266 009e 0228     		cmp	r0, #2
 267 00a0 F5D9     		bls	.L22
 287:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 268              		.loc 1 287 0
 269 00a2 0324     		movs	r4, #3
 270 00a4 C6E7     		b	.L18
 271              	.L30:
 292:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 272              		.loc 1 292 0
 273 00a6 064B     		ldr	r3, .L31
 274 00a8 0022     		movs	r2, #0
 275 00aa 9A60     		str	r2, [r3, #8]
 295:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 276              		.loc 1 295 0
 277 00ac DA60     		str	r2, [r3, #12]
 299:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** #else
 278              		.loc 1 299 0
 279 00ae 4FF47F02 		mov	r2, #16711680
 280 00b2 DA60     		str	r2, [r3, #12]
 305:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 281              		.loc 1 305 0
 282 00b4 5A6B     		ldr	r2, [r3, #52]
 283 00b6 42F08072 		orr	r2, r2, #16777216
 284 00ba 5A63     		str	r2, [r3, #52]
 307:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 285              		.loc 1 307 0
 286 00bc BAE7     		b	.L18
 287              	.L32:
 288 00be 00BF     		.align	2
 289              	.L31:
 290 00c0 00380240 		.word	1073887232
 291 00c4 0024F400 		.word	16000000
 292 00c8 00000000 		.word	SystemCoreClock
 293 00cc 00000000 		.word	uwTickPrio
 294              		.cfi_endproc
 295              	.LFE72:
 297              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 298              		.align	1
 299              		.global	HAL_RCC_OscConfig
 300              		.syntax unified
 301              		.thumb
ARM GAS  /tmp/ccdKfIlQ.s 			page 31


 302              		.thumb_func
 303              		.fpu softvfp
 305              	HAL_RCC_OscConfig:
 306              	.LFB73:
 325:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 307              		.loc 1 325 0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 8
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311              	.LVL24:
 331:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 312              		.loc 1 331 0
 313 0000 0028     		cmp	r0, #0
 314 0002 00F06882 		beq	.L95
 325:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 315              		.loc 1 325 0
 316 0006 F0B5     		push	{r4, r5, r6, r7, lr}
 317              	.LCFI4:
 318              		.cfi_def_cfa_offset 20
 319              		.cfi_offset 4, -20
 320              		.cfi_offset 5, -16
 321              		.cfi_offset 6, -12
 322              		.cfi_offset 7, -8
 323              		.cfi_offset 14, -4
 324 0008 83B0     		sub	sp, sp, #12
 325              	.LCFI5:
 326              		.cfi_def_cfa_offset 32
 327 000a 0446     		mov	r4, r0
 338:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 328              		.loc 1 338 0
 329 000c A34B     		ldr	r3, .L142
 330 000e 9D68     		ldr	r5, [r3, #8]
 331 0010 05F00C05 		and	r5, r5, #12
 332              	.LVL25:
 339:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 333              		.loc 1 339 0
 334 0014 9E68     		ldr	r6, [r3, #8]
 335 0016 06F48036 		and	r6, r6, #65536
 336              	.LVL26:
 342:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 337              		.loc 1 342 0
 338 001a 0368     		ldr	r3, [r0]
 339 001c 13F0010F 		tst	r3, #1
 340 0020 2ED0     		beq	.L35
 348:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 341              		.loc 1 348 0
 342 0022 082D     		cmp	r5, #8
 343 0024 23D0     		beq	.L36
 349:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 344              		.loc 1 349 0
 345 0026 0C2D     		cmp	r5, #12
 346 0028 1FD0     		beq	.L125
 347              	.L37:
 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 348              		.loc 1 359 0
 349 002a 6368     		ldr	r3, [r4, #4]
 350 002c 012B     		cmp	r3, #1
ARM GAS  /tmp/ccdKfIlQ.s 			page 32


 351 002e 46D0     		beq	.L126
 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 352              		.loc 1 359 0 is_stmt 0 discriminator 2
 353 0030 002B     		cmp	r3, #0
 354 0032 4AD1     		bne	.L40
 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 355              		.loc 1 359 0 discriminator 3
 356 0034 994B     		ldr	r3, .L142
 357 0036 1A68     		ldr	r2, [r3]
 358 0038 22F48032 		bic	r2, r2, #65536
 359 003c 1A60     		str	r2, [r3]
 360 003e 1A68     		ldr	r2, [r3]
 361 0040 22F48022 		bic	r2, r2, #262144
 362 0044 1A60     		str	r2, [r3]
 363              	.L39:
 362:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 364              		.loc 1 362 0 is_stmt 1
 365 0046 6368     		ldr	r3, [r4, #4]
 366 0048 002B     		cmp	r3, #0
 367 004a 54D0     		beq	.L42
 365:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 368              		.loc 1 365 0
 369 004c FFF7FEFF 		bl	HAL_GetTick
 370              	.LVL27:
 371 0050 0746     		mov	r7, r0
 372              	.LVL28:
 373              	.L43:
 368:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 374              		.loc 1 368 0
 375 0052 924B     		ldr	r3, .L142
 376 0054 1B68     		ldr	r3, [r3]
 377 0056 13F4003F 		tst	r3, #131072
 378 005a 11D1     		bne	.L35
 370:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 379              		.loc 1 370 0
 380 005c FFF7FEFF 		bl	HAL_GetTick
 381              	.LVL29:
 382 0060 C01B     		subs	r0, r0, r7
 383 0062 6428     		cmp	r0, #100
 384 0064 F5D9     		bls	.L43
 372:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 385              		.loc 1 372 0
 386 0066 0323     		movs	r3, #3
 387 0068 3FE2     		b	.L34
 388              	.LVL30:
 389              	.L125:
 349:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 390              		.loc 1 349 0 discriminator 1
 391 006a 002E     		cmp	r6, #0
 392 006c DDD0     		beq	.L37
 393              	.L36:
 351:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 394              		.loc 1 351 0
 395 006e 8B4B     		ldr	r3, .L142
 396 0070 1B68     		ldr	r3, [r3]
 397 0072 13F4003F 		tst	r3, #131072
 398 0076 03D0     		beq	.L35
ARM GAS  /tmp/ccdKfIlQ.s 			page 33


 351:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 399              		.loc 1 351 0 is_stmt 0 discriminator 1
 400 0078 6368     		ldr	r3, [r4, #4]
 401 007a 002B     		cmp	r3, #0
 402 007c 00F02E82 		beq	.L127
 403              	.LVL31:
 404              	.L35:
 393:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 405              		.loc 1 393 0 is_stmt 1
 406 0080 2368     		ldr	r3, [r4]
 407 0082 13F0020F 		tst	r3, #2
 408 0086 59D0     		beq	.L47
 400:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****        || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 409              		.loc 1 400 0
 410 0088 042D     		cmp	r5, #4
 411 008a 45D0     		beq	.L48
 401:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 412              		.loc 1 401 0
 413 008c 0C2D     		cmp	r5, #12
 414 008e 41D0     		beq	.L128
 415              	.L49:
 418:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 416              		.loc 1 418 0
 417 0090 E368     		ldr	r3, [r4, #12]
 418 0092 002B     		cmp	r3, #0
 419 0094 00F0B880 		beq	.L51
 421:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 420              		.loc 1 421 0
 421 0098 0122     		movs	r2, #1
 422 009a 814B     		ldr	r3, .L142+4
 423 009c 1A60     		str	r2, [r3]
 424:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 424              		.loc 1 424 0
 425 009e FFF7FEFF 		bl	HAL_GetTick
 426              	.LVL32:
 427 00a2 0646     		mov	r6, r0
 428              	.LVL33:
 429              	.L52:
 427:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 430              		.loc 1 427 0
 431 00a4 7D4B     		ldr	r3, .L142
 432 00a6 1B68     		ldr	r3, [r3]
 433 00a8 13F0020F 		tst	r3, #2
 434 00ac 40F0A380 		bne	.L129
 429:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 435              		.loc 1 429 0
 436 00b0 FFF7FEFF 		bl	HAL_GetTick
 437              	.LVL34:
 438 00b4 801B     		subs	r0, r0, r6
 439 00b6 0228     		cmp	r0, #2
 440 00b8 F4D9     		bls	.L52
 431:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 441              		.loc 1 431 0
 442 00ba 0323     		movs	r3, #3
 443 00bc 15E2     		b	.L34
 444              	.LVL35:
 445              	.L126:
ARM GAS  /tmp/ccdKfIlQ.s 			page 34


 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 446              		.loc 1 359 0 discriminator 1
 447 00be 774A     		ldr	r2, .L142
 448 00c0 1368     		ldr	r3, [r2]
 449 00c2 43F48033 		orr	r3, r3, #65536
 450 00c6 1360     		str	r3, [r2]
 451 00c8 BDE7     		b	.L39
 452              	.L40:
 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 453              		.loc 1 359 0 is_stmt 0 discriminator 4
 454 00ca 052B     		cmp	r3, #5
 455 00cc 09D0     		beq	.L130
 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 456              		.loc 1 359 0 discriminator 6
 457 00ce 734B     		ldr	r3, .L142
 458 00d0 1A68     		ldr	r2, [r3]
 459 00d2 22F48032 		bic	r2, r2, #65536
 460 00d6 1A60     		str	r2, [r3]
 461 00d8 1A68     		ldr	r2, [r3]
 462 00da 22F48022 		bic	r2, r2, #262144
 463 00de 1A60     		str	r2, [r3]
 464 00e0 B1E7     		b	.L39
 465              	.L130:
 359:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 466              		.loc 1 359 0 discriminator 5
 467 00e2 6E4B     		ldr	r3, .L142
 468 00e4 1A68     		ldr	r2, [r3]
 469 00e6 42F48022 		orr	r2, r2, #262144
 470 00ea 1A60     		str	r2, [r3]
 471 00ec 1A68     		ldr	r2, [r3]
 472 00ee 42F48032 		orr	r2, r2, #65536
 473 00f2 1A60     		str	r2, [r3]
 474 00f4 A7E7     		b	.L39
 475              	.L42:
 379:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 476              		.loc 1 379 0 is_stmt 1
 477 00f6 FFF7FEFF 		bl	HAL_GetTick
 478              	.LVL36:
 479 00fa 0746     		mov	r7, r0
 480              	.LVL37:
 481              	.L45:
 382:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 482              		.loc 1 382 0
 483 00fc 674B     		ldr	r3, .L142
 484 00fe 1B68     		ldr	r3, [r3]
 485 0100 13F4003F 		tst	r3, #131072
 486 0104 BCD0     		beq	.L35
 384:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 487              		.loc 1 384 0
 488 0106 FFF7FEFF 		bl	HAL_GetTick
 489              	.LVL38:
 490 010a C01B     		subs	r0, r0, r7
 491 010c 6428     		cmp	r0, #100
 492 010e F5D9     		bls	.L45
 386:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 493              		.loc 1 386 0
 494 0110 0323     		movs	r3, #3
ARM GAS  /tmp/ccdKfIlQ.s 			page 35


 495 0112 EAE1     		b	.L34
 496              	.LVL39:
 497              	.L128:
 401:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 498              		.loc 1 401 0 discriminator 1
 499 0114 002E     		cmp	r6, #0
 500 0116 BBD1     		bne	.L49
 501              	.L48:
 404:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 502              		.loc 1 404 0
 503 0118 604B     		ldr	r3, .L142
 504 011a 1B68     		ldr	r3, [r3]
 505 011c 13F0020F 		tst	r3, #2
 506 0120 04D0     		beq	.L50
 404:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 507              		.loc 1 404 0 is_stmt 0 discriminator 1
 508 0122 E368     		ldr	r3, [r4, #12]
 509 0124 012B     		cmp	r3, #1
 510 0126 01D0     		beq	.L50
 406:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 511              		.loc 1 406 0 is_stmt 1
 512 0128 0123     		movs	r3, #1
 513 012a DEE1     		b	.L34
 514              	.L50:
 412:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 515              		.loc 1 412 0
 516 012c 5B4A     		ldr	r2, .L142
 517 012e 5368     		ldr	r3, [r2, #4]
 518 0130 23F4F853 		bic	r3, r3, #7936
 519 0134 2169     		ldr	r1, [r4, #16]
 520 0136 43EA0123 		orr	r3, r3, r1, lsl #8
 521 013a 5360     		str	r3, [r2, #4]
 522              	.LVL40:
 523              	.L47:
 458:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 524              		.loc 1 458 0
 525 013c 2368     		ldr	r3, [r4]
 526 013e 13F0100F 		tst	r3, #16
 527 0142 3CD0     		beq	.L56
 461:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 528              		.loc 1 461 0
 529 0144 002D     		cmp	r5, #0
 530 0146 40F08580 		bne	.L57
 463:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 531              		.loc 1 463 0
 532 014a 544B     		ldr	r3, .L142
 533 014c 1B68     		ldr	r3, [r3]
 534 014e 13F4007F 		tst	r3, #512
 535 0152 03D0     		beq	.L58
 463:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 536              		.loc 1 463 0 is_stmt 0 discriminator 1
 537 0154 A369     		ldr	r3, [r4, #24]
 538 0156 002B     		cmp	r3, #0
 539 0158 00F0C281 		beq	.L102
 540              	.L58:
 477:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 541              		.loc 1 477 0 is_stmt 1
ARM GAS  /tmp/ccdKfIlQ.s 			page 36


 542 015c 206A     		ldr	r0, [r4, #32]
 543 015e 4F4B     		ldr	r3, .L142
 544 0160 5B68     		ldr	r3, [r3, #4]
 545 0162 03F46043 		and	r3, r3, #57344
 546 0166 9842     		cmp	r0, r3
 547 0168 60D9     		bls	.L59
 480:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 548              		.loc 1 480 0
 549 016a FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 550              	.LVL41:
 551 016e 0028     		cmp	r0, #0
 552 0170 40F0B881 		bne	.L103
 486:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 553              		.loc 1 486 0
 554 0174 494A     		ldr	r2, .L142
 555 0176 5368     		ldr	r3, [r2, #4]
 556 0178 23F46043 		bic	r3, r3, #57344
 557 017c 216A     		ldr	r1, [r4, #32]
 558 017e 0B43     		orrs	r3, r3, r1
 559 0180 5360     		str	r3, [r2, #4]
 488:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 560              		.loc 1 488 0
 561 0182 5368     		ldr	r3, [r2, #4]
 562 0184 23F07F43 		bic	r3, r3, #-16777216
 563 0188 E169     		ldr	r1, [r4, #28]
 564 018a 43EA0163 		orr	r3, r3, r1, lsl #24
 565 018e 5360     		str	r3, [r2, #4]
 566              	.L60:
 506:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 567              		.loc 1 506 0
 568 0190 236A     		ldr	r3, [r4, #32]
 569 0192 5B0B     		lsrs	r3, r3, #13
 570 0194 5A1C     		adds	r2, r3, #1
 571 0196 4FF40043 		mov	r3, #32768
 572 019a 9340     		lsls	r3, r3, r2
 507:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 573              		.loc 1 507 0
 574 019c 3F4A     		ldr	r2, .L142
 575 019e 9268     		ldr	r2, [r2, #8]
 576 01a0 C2F30312 		ubfx	r2, r2, #4, #4
 577 01a4 3F49     		ldr	r1, .L142+8
 578 01a6 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 579 01a8 D340     		lsrs	r3, r3, r2
 506:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                            >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 580              		.loc 1 506 0
 581 01aa 3F4A     		ldr	r2, .L142+12
 582 01ac 1360     		str	r3, [r2]
 510:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if(status != HAL_OK)
 583              		.loc 1 510 0
 584 01ae 3F4B     		ldr	r3, .L142+16
 585 01b0 1868     		ldr	r0, [r3]
 586 01b2 FFF7FEFF 		bl	HAL_InitTick
 587              	.LVL42:
 511:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 588              		.loc 1 511 0
 589 01b6 0346     		mov	r3, r0
 590 01b8 0028     		cmp	r0, #0
ARM GAS  /tmp/ccdKfIlQ.s 			page 37


 591 01ba 40F09681 		bne	.L34
 592              	.LVL43:
 593              	.L56:
 569:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 594              		.loc 1 569 0
 595 01be 2368     		ldr	r3, [r4]
 596 01c0 13F0080F 		tst	r3, #8
 597 01c4 00F09D80 		beq	.L66
 575:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 598              		.loc 1 575 0
 599 01c8 6369     		ldr	r3, [r4, #20]
 600 01ca 002B     		cmp	r3, #0
 601 01cc 00F08780 		beq	.L67
 578:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 602              		.loc 1 578 0
 603 01d0 0122     		movs	r2, #1
 604 01d2 374B     		ldr	r3, .L142+20
 605 01d4 1A60     		str	r2, [r3]
 581:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 606              		.loc 1 581 0
 607 01d6 FFF7FEFF 		bl	HAL_GetTick
 608              	.LVL44:
 609 01da 0646     		mov	r6, r0
 610              	.LVL45:
 611              	.L68:
 584:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 612              		.loc 1 584 0
 613 01dc 2F4B     		ldr	r3, .L142
 614 01de 5B6B     		ldr	r3, [r3, #52]
 615 01e0 13F0020F 		tst	r3, #2
 616 01e4 40F08D80 		bne	.L66
 586:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 617              		.loc 1 586 0
 618 01e8 FFF7FEFF 		bl	HAL_GetTick
 619              	.LVL46:
 620 01ec 801B     		subs	r0, r0, r6
 621 01ee 0228     		cmp	r0, #2
 622 01f0 F4D9     		bls	.L68
 588:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 623              		.loc 1 588 0
 624 01f2 0323     		movs	r3, #3
 625 01f4 79E1     		b	.L34
 626              	.L129:
 436:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 627              		.loc 1 436 0
 628 01f6 294A     		ldr	r2, .L142
 629 01f8 5368     		ldr	r3, [r2, #4]
 630 01fa 23F4F853 		bic	r3, r3, #7936
 631 01fe 2169     		ldr	r1, [r4, #16]
 632 0200 43EA0123 		orr	r3, r3, r1, lsl #8
 633 0204 5360     		str	r3, [r2, #4]
 634 0206 99E7     		b	.L47
 635              	.LVL47:
 636              	.L51:
 441:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 637              		.loc 1 441 0
 638 0208 0022     		movs	r2, #0
ARM GAS  /tmp/ccdKfIlQ.s 			page 38


 639 020a 254B     		ldr	r3, .L142+4
 640 020c 1A60     		str	r2, [r3]
 444:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 641              		.loc 1 444 0
 642 020e FFF7FEFF 		bl	HAL_GetTick
 643              	.LVL48:
 644 0212 0646     		mov	r6, r0
 645              	.LVL49:
 646              	.L54:
 447:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 647              		.loc 1 447 0
 648 0214 214B     		ldr	r3, .L142
 649 0216 1B68     		ldr	r3, [r3]
 650 0218 13F0020F 		tst	r3, #2
 651 021c 8ED0     		beq	.L47
 449:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 652              		.loc 1 449 0
 653 021e FFF7FEFF 		bl	HAL_GetTick
 654              	.LVL50:
 655 0222 801B     		subs	r0, r0, r6
 656 0224 0228     		cmp	r0, #2
 657 0226 F5D9     		bls	.L54
 451:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 658              		.loc 1 451 0
 659 0228 0323     		movs	r3, #3
 660 022a 5EE1     		b	.L34
 661              	.LVL51:
 662              	.L59:
 494:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 663              		.loc 1 494 0
 664 022c 1B4A     		ldr	r2, .L142
 665 022e 5368     		ldr	r3, [r2, #4]
 666 0230 23F46043 		bic	r3, r3, #57344
 667 0234 1843     		orrs	r0, r0, r3
 668 0236 5060     		str	r0, [r2, #4]
 496:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 669              		.loc 1 496 0
 670 0238 5368     		ldr	r3, [r2, #4]
 671 023a 23F07F43 		bic	r3, r3, #-16777216
 672 023e E169     		ldr	r1, [r4, #28]
 673 0240 43EA0163 		orr	r3, r3, r1, lsl #24
 674 0244 5360     		str	r3, [r2, #4]
 499:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 675              		.loc 1 499 0
 676 0246 206A     		ldr	r0, [r4, #32]
 677 0248 FFF7FEFF 		bl	RCC_SetFlashLatencyFromMSIRange
 678              	.LVL52:
 679 024c 0028     		cmp	r0, #0
 680 024e 9FD0     		beq	.L60
 501:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 681              		.loc 1 501 0
 682 0250 0123     		movs	r3, #1
 683 0252 4AE1     		b	.L34
 684              	.L57:
 523:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 685              		.loc 1 523 0
 686 0254 A369     		ldr	r3, [r4, #24]
ARM GAS  /tmp/ccdKfIlQ.s 			page 39


 687 0256 7BB3     		cbz	r3, .L61
 526:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 688              		.loc 1 526 0
 689 0258 0122     		movs	r2, #1
 690 025a 164B     		ldr	r3, .L142+24
 691 025c 1A60     		str	r2, [r3]
 529:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 692              		.loc 1 529 0
 693 025e FFF7FEFF 		bl	HAL_GetTick
 694              	.LVL53:
 695 0262 0646     		mov	r6, r0
 696              	.LVL54:
 697              	.L62:
 532:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 698              		.loc 1 532 0
 699 0264 0D4B     		ldr	r3, .L142
 700 0266 1B68     		ldr	r3, [r3]
 701 0268 13F4007F 		tst	r3, #512
 702 026c 06D1     		bne	.L131
 534:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 703              		.loc 1 534 0
 704 026e FFF7FEFF 		bl	HAL_GetTick
 705              	.LVL55:
 706 0272 801B     		subs	r0, r0, r6
 707 0274 0228     		cmp	r0, #2
 708 0276 F5D9     		bls	.L62
 536:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 709              		.loc 1 536 0
 710 0278 0323     		movs	r3, #3
 711 027a 36E1     		b	.L34
 712              	.L131:
 544:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
 713              		.loc 1 544 0
 714 027c 074A     		ldr	r2, .L142
 715 027e 5368     		ldr	r3, [r2, #4]
 716 0280 23F46043 		bic	r3, r3, #57344
 717 0284 216A     		ldr	r1, [r4, #32]
 718 0286 0B43     		orrs	r3, r3, r1
 719 0288 5360     		str	r3, [r2, #4]
 546:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 720              		.loc 1 546 0
 721 028a 5368     		ldr	r3, [r2, #4]
 722 028c 23F07F43 		bic	r3, r3, #-16777216
 723 0290 E169     		ldr	r1, [r4, #28]
 724 0292 43EA0163 		orr	r3, r3, r1, lsl #24
 725 0296 5360     		str	r3, [r2, #4]
 726 0298 91E7     		b	.L56
 727              	.L143:
 728 029a 00BF     		.align	2
 729              	.L142:
 730 029c 00380240 		.word	1073887232
 731 02a0 00004742 		.word	1111949312
 732 02a4 00000000 		.word	AHBPrescTable
 733 02a8 00000000 		.word	SystemCoreClock
 734 02ac 00000000 		.word	uwTickPrio
 735 02b0 80064742 		.word	1111950976
 736 02b4 20004742 		.word	1111949344
ARM GAS  /tmp/ccdKfIlQ.s 			page 40


 737              	.LVL56:
 738              	.L61:
 552:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 739              		.loc 1 552 0
 740 02b8 0022     		movs	r2, #0
 741 02ba 8F4B     		ldr	r3, .L144
 742 02bc 1A60     		str	r2, [r3]
 555:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 743              		.loc 1 555 0
 744 02be FFF7FEFF 		bl	HAL_GetTick
 745              	.LVL57:
 746 02c2 0646     		mov	r6, r0
 747              	.LVL58:
 748              	.L64:
 558:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 749              		.loc 1 558 0
 750 02c4 8D4B     		ldr	r3, .L144+4
 751 02c6 1B68     		ldr	r3, [r3]
 752 02c8 13F4007F 		tst	r3, #512
 753 02cc 3FF477AF 		beq	.L56
 560:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 754              		.loc 1 560 0
 755 02d0 FFF7FEFF 		bl	HAL_GetTick
 756              	.LVL59:
 757 02d4 801B     		subs	r0, r0, r6
 758 02d6 0228     		cmp	r0, #2
 759 02d8 F4D9     		bls	.L64
 562:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 760              		.loc 1 562 0
 761 02da 0323     		movs	r3, #3
 762 02dc 05E1     		b	.L34
 763              	.LVL60:
 764              	.L67:
 595:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 765              		.loc 1 595 0
 766 02de 0022     		movs	r2, #0
 767 02e0 874B     		ldr	r3, .L144+8
 768 02e2 1A60     		str	r2, [r3]
 598:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 769              		.loc 1 598 0
 770 02e4 FFF7FEFF 		bl	HAL_GetTick
 771              	.LVL61:
 772 02e8 0646     		mov	r6, r0
 773              	.LVL62:
 774              	.L70:
 601:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 775              		.loc 1 601 0
 776 02ea 844B     		ldr	r3, .L144+4
 777 02ec 5B6B     		ldr	r3, [r3, #52]
 778 02ee 13F0020F 		tst	r3, #2
 779 02f2 06D0     		beq	.L66
 603:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 780              		.loc 1 603 0
 781 02f4 FFF7FEFF 		bl	HAL_GetTick
 782              	.LVL63:
 783 02f8 801B     		subs	r0, r0, r6
 784 02fa 0228     		cmp	r0, #2
ARM GAS  /tmp/ccdKfIlQ.s 			page 41


 785 02fc F5D9     		bls	.L70
 605:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 786              		.loc 1 605 0
 787 02fe 0323     		movs	r3, #3
 788 0300 F3E0     		b	.L34
 789              	.LVL64:
 790              	.L66:
 611:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 791              		.loc 1 611 0
 792 0302 2368     		ldr	r3, [r4]
 793 0304 13F0040F 		tst	r3, #4
 794 0308 7AD0     		beq	.L72
 795              	.LVL65:
 796              	.LBB3:
 620:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 797              		.loc 1 620 0
 798 030a 7C4B     		ldr	r3, .L144+4
 799 030c 5B6A     		ldr	r3, [r3, #36]
 800 030e 13F0805F 		tst	r3, #268435456
 801 0312 31D1     		bne	.L109
 802              	.LBB4:
 622:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       pwrclkchanged = SET;
 803              		.loc 1 622 0
 804 0314 794B     		ldr	r3, .L144+4
 805 0316 5A6A     		ldr	r2, [r3, #36]
 806 0318 42F08052 		orr	r2, r2, #268435456
 807 031c 5A62     		str	r2, [r3, #36]
 808 031e 5B6A     		ldr	r3, [r3, #36]
 809 0320 03F08053 		and	r3, r3, #268435456
 810 0324 0193     		str	r3, [sp, #4]
 811 0326 019B     		ldr	r3, [sp, #4]
 812              	.LVL66:
 813              	.LBE4:
 623:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 814              		.loc 1 623 0
 815 0328 0126     		movs	r6, #1
 816              	.LVL67:
 817              	.L73:
 626:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 818              		.loc 1 626 0
 819 032a 764B     		ldr	r3, .L144+12
 820 032c 1B68     		ldr	r3, [r3]
 821 032e 13F4807F 		tst	r3, #256
 822 0332 23D0     		beq	.L132
 823              	.L74:
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 824              		.loc 1 644 0
 825 0334 A368     		ldr	r3, [r4, #8]
 826 0336 012B     		cmp	r3, #1
 827 0338 34D0     		beq	.L133
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 828              		.loc 1 644 0 is_stmt 0 discriminator 2
 829 033a 002B     		cmp	r3, #0
 830 033c 38D1     		bne	.L79
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 831              		.loc 1 644 0 discriminator 3
 832 033e 6F4B     		ldr	r3, .L144+4
ARM GAS  /tmp/ccdKfIlQ.s 			page 42


 833 0340 5A6B     		ldr	r2, [r3, #52]
 834 0342 22F48072 		bic	r2, r2, #256
 835 0346 5A63     		str	r2, [r3, #52]
 836 0348 5A6B     		ldr	r2, [r3, #52]
 837 034a 22F48062 		bic	r2, r2, #1024
 838 034e 5A63     		str	r2, [r3, #52]
 839              	.L78:
 646:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 840              		.loc 1 646 0 is_stmt 1
 841 0350 A368     		ldr	r3, [r4, #8]
 842 0352 002B     		cmp	r3, #0
 843 0354 42D0     		beq	.L81
 649:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 844              		.loc 1 649 0
 845 0356 FFF7FEFF 		bl	HAL_GetTick
 846              	.LVL68:
 847 035a 0746     		mov	r7, r0
 848              	.LVL69:
 849              	.L82:
 652:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 850              		.loc 1 652 0
 851 035c 674B     		ldr	r3, .L144+4
 852 035e 5B6B     		ldr	r3, [r3, #52]
 853 0360 13F4007F 		tst	r3, #512
 854 0364 4BD1     		bne	.L84
 654:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 855              		.loc 1 654 0
 856 0366 FFF7FEFF 		bl	HAL_GetTick
 857              	.LVL70:
 858 036a C01B     		subs	r0, r0, r7
 859 036c 41F28833 		movw	r3, #5000
 860 0370 9842     		cmp	r0, r3
 861 0372 F3D9     		bls	.L82
 656:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 862              		.loc 1 656 0
 863 0374 0323     		movs	r3, #3
 864 0376 B8E0     		b	.L34
 865              	.LVL71:
 866              	.L109:
 613:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 867              		.loc 1 613 0
 868 0378 0026     		movs	r6, #0
 869 037a D6E7     		b	.L73
 870              	.LVL72:
 871              	.L132:
 629:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 872              		.loc 1 629 0
 873 037c 614A     		ldr	r2, .L144+12
 874 037e 1368     		ldr	r3, [r2]
 875 0380 43F48073 		orr	r3, r3, #256
 876 0384 1360     		str	r3, [r2]
 632:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 877              		.loc 1 632 0
 878 0386 FFF7FEFF 		bl	HAL_GetTick
 879              	.LVL73:
 880 038a 0746     		mov	r7, r0
 881              	.LVL74:
ARM GAS  /tmp/ccdKfIlQ.s 			page 43


 882              	.L75:
 634:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 883              		.loc 1 634 0
 884 038c 5D4B     		ldr	r3, .L144+12
 885 038e 1B68     		ldr	r3, [r3]
 886 0390 13F4807F 		tst	r3, #256
 887 0394 CED1     		bne	.L74
 636:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 888              		.loc 1 636 0
 889 0396 FFF7FEFF 		bl	HAL_GetTick
 890              	.LVL75:
 891 039a C01B     		subs	r0, r0, r7
 892 039c 6428     		cmp	r0, #100
 893 039e F5D9     		bls	.L75
 638:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 894              		.loc 1 638 0
 895 03a0 0323     		movs	r3, #3
 896 03a2 A2E0     		b	.L34
 897              	.LVL76:
 898              	.L133:
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 899              		.loc 1 644 0 discriminator 1
 900 03a4 554A     		ldr	r2, .L144+4
 901 03a6 536B     		ldr	r3, [r2, #52]
 902 03a8 43F48073 		orr	r3, r3, #256
 903 03ac 5363     		str	r3, [r2, #52]
 904 03ae CFE7     		b	.L78
 905              	.L79:
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 906              		.loc 1 644 0 is_stmt 0 discriminator 4
 907 03b0 052B     		cmp	r3, #5
 908 03b2 09D0     		beq	.L134
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 909              		.loc 1 644 0 discriminator 6
 910 03b4 514B     		ldr	r3, .L144+4
 911 03b6 5A6B     		ldr	r2, [r3, #52]
 912 03b8 22F48072 		bic	r2, r2, #256
 913 03bc 5A63     		str	r2, [r3, #52]
 914 03be 5A6B     		ldr	r2, [r3, #52]
 915 03c0 22F48062 		bic	r2, r2, #1024
 916 03c4 5A63     		str	r2, [r3, #52]
 917 03c6 C3E7     		b	.L78
 918              	.L134:
 644:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     /* Check the LSE State */
 919              		.loc 1 644 0 discriminator 5
 920 03c8 4C4B     		ldr	r3, .L144+4
 921 03ca 5A6B     		ldr	r2, [r3, #52]
 922 03cc 42F48062 		orr	r2, r2, #1024
 923 03d0 5A63     		str	r2, [r3, #52]
 924 03d2 5A6B     		ldr	r2, [r3, #52]
 925 03d4 42F48072 		orr	r2, r2, #256
 926 03d8 5A63     		str	r2, [r3, #52]
 927 03da B9E7     		b	.L78
 928              	.L81:
 663:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 929              		.loc 1 663 0 is_stmt 1
 930 03dc FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccdKfIlQ.s 			page 44


 931              	.LVL77:
 932 03e0 0746     		mov	r7, r0
 933              	.LVL78:
 934              	.L85:
 666:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 935              		.loc 1 666 0
 936 03e2 464B     		ldr	r3, .L144+4
 937 03e4 5B6B     		ldr	r3, [r3, #52]
 938 03e6 13F4007F 		tst	r3, #512
 939 03ea 08D0     		beq	.L84
 668:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 940              		.loc 1 668 0
 941 03ec FFF7FEFF 		bl	HAL_GetTick
 942              	.LVL79:
 943 03f0 C01B     		subs	r0, r0, r7
 944 03f2 41F28833 		movw	r3, #5000
 945 03f6 9842     		cmp	r0, r3
 946 03f8 F3D9     		bls	.L85
 670:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 947              		.loc 1 670 0
 948 03fa 0323     		movs	r3, #3
 949 03fc 75E0     		b	.L34
 950              	.L84:
 676:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 951              		.loc 1 676 0
 952 03fe C6B9     		cbnz	r6, .L135
 953              	.LVL80:
 954              	.L72:
 955              	.LBE3:
 685:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 956              		.loc 1 685 0
 957 0400 636A     		ldr	r3, [r4, #36]
 958 0402 002B     		cmp	r3, #0
 959 0404 70D0     		beq	.L113
 688:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 960              		.loc 1 688 0
 961 0406 0C2D     		cmp	r5, #12
 962 0408 4CD0     		beq	.L87
 690:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 963              		.loc 1 690 0
 964 040a 022B     		cmp	r3, #2
 965 040c 17D0     		beq	.L136
 734:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 966              		.loc 1 734 0
 967 040e 0022     		movs	r2, #0
 968 0410 3D4B     		ldr	r3, .L144+16
 969 0412 1A60     		str	r2, [r3]
 737:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 970              		.loc 1 737 0
 971 0414 FFF7FEFF 		bl	HAL_GetTick
 972              	.LVL81:
 973 0418 0446     		mov	r4, r0
 974              	.LVL82:
 975              	.L93:
 740:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 976              		.loc 1 740 0
 977 041a 384B     		ldr	r3, .L144+4
ARM GAS  /tmp/ccdKfIlQ.s 			page 45


 978 041c 1B68     		ldr	r3, [r3]
 979 041e 13F0007F 		tst	r3, #33554432
 980 0422 3DD0     		beq	.L137
 742:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 981              		.loc 1 742 0
 982 0424 FFF7FEFF 		bl	HAL_GetTick
 983              	.LVL83:
 984 0428 001B     		subs	r0, r0, r4
 985 042a 0228     		cmp	r0, #2
 986 042c F5D9     		bls	.L93
 744:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 987              		.loc 1 744 0
 988 042e 0323     		movs	r3, #3
 989 0430 5BE0     		b	.L34
 990              	.LVL84:
 991              	.L135:
 992              	.LBB5:
 678:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 993              		.loc 1 678 0
 994 0432 324A     		ldr	r2, .L144+4
 995 0434 536A     		ldr	r3, [r2, #36]
 996 0436 23F08053 		bic	r3, r3, #268435456
 997 043a 5362     		str	r3, [r2, #36]
 998 043c E0E7     		b	.L72
 999              	.LVL85:
 1000              	.L136:
 1001              	.LBE5:
 698:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1002              		.loc 1 698 0
 1003 043e 0022     		movs	r2, #0
 1004 0440 314B     		ldr	r3, .L144+16
 1005 0442 1A60     		str	r2, [r3]
 701:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1006              		.loc 1 701 0
 1007 0444 FFF7FEFF 		bl	HAL_GetTick
 1008              	.LVL86:
 1009 0448 0546     		mov	r5, r0
 1010              	.LVL87:
 1011              	.L89:
 704:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1012              		.loc 1 704 0
 1013 044a 2C4B     		ldr	r3, .L144+4
 1014 044c 1B68     		ldr	r3, [r3]
 1015 044e 13F0007F 		tst	r3, #33554432
 1016 0452 06D0     		beq	.L138
 706:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1017              		.loc 1 706 0
 1018 0454 FFF7FEFF 		bl	HAL_GetTick
 1019              	.LVL88:
 1020 0458 401B     		subs	r0, r0, r5
 1021 045a 0228     		cmp	r0, #2
 1022 045c F5D9     		bls	.L89
 708:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1023              		.loc 1 708 0
 1024 045e 0323     		movs	r3, #3
 1025 0460 43E0     		b	.L34
 1026              	.L138:
ARM GAS  /tmp/ccdKfIlQ.s 			page 46


 713:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL,
 1027              		.loc 1 713 0
 1028 0462 2649     		ldr	r1, .L144+4
 1029 0464 8B68     		ldr	r3, [r1, #8]
 1030 0466 23F47D03 		bic	r3, r3, #16580608
 1031 046a A26A     		ldr	r2, [r4, #40]
 1032 046c E06A     		ldr	r0, [r4, #44]
 1033 046e 0243     		orrs	r2, r2, r0
 1034 0470 206B     		ldr	r0, [r4, #48]
 1035 0472 0243     		orrs	r2, r2, r0
 1036 0474 1343     		orrs	r3, r3, r2
 1037 0476 8B60     		str	r3, [r1, #8]
 717:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1038              		.loc 1 717 0
 1039 0478 0122     		movs	r2, #1
 1040 047a 234B     		ldr	r3, .L144+16
 1041 047c 1A60     		str	r2, [r3]
 720:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1042              		.loc 1 720 0
 1043 047e FFF7FEFF 		bl	HAL_GetTick
 1044              	.LVL89:
 1045 0482 0446     		mov	r4, r0
 1046              	.LVL90:
 1047              	.L91:
 723:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1048              		.loc 1 723 0
 1049 0484 1D4B     		ldr	r3, .L144+4
 1050 0486 1B68     		ldr	r3, [r3]
 1051 0488 13F0007F 		tst	r3, #33554432
 1052 048c 06D1     		bne	.L139
 725:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           {
 1053              		.loc 1 725 0
 1054 048e FFF7FEFF 		bl	HAL_GetTick
 1055              	.LVL91:
 1056 0492 001B     		subs	r0, r0, r4
 1057 0494 0228     		cmp	r0, #2
 1058 0496 F5D9     		bls	.L91
 727:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1059              		.loc 1 727 0
 1060 0498 0323     		movs	r3, #3
 1061 049a 26E0     		b	.L34
 1062              	.L139:
 770:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1063              		.loc 1 770 0
 1064 049c 0023     		movs	r3, #0
 1065 049e 24E0     		b	.L34
 1066              	.LVL92:
 1067              	.L137:
 1068 04a0 0023     		movs	r3, #0
 1069 04a2 22E0     		b	.L34
 1070              	.LVL93:
 1071              	.L87:
 752:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1072              		.loc 1 752 0
 1073 04a4 012B     		cmp	r3, #1
 1074 04a6 23D0     		beq	.L117
 759:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
ARM GAS  /tmp/ccdKfIlQ.s 			page 47


 1075              		.loc 1 759 0
 1076 04a8 144B     		ldr	r3, .L144+4
 1077 04aa 9B68     		ldr	r3, [r3, #8]
 1078              	.LVL94:
 760:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 1079              		.loc 1 760 0
 1080 04ac 03F48031 		and	r1, r3, #65536
 1081 04b0 A26A     		ldr	r2, [r4, #40]
 1082 04b2 9142     		cmp	r1, r2
 1083 04b4 01D0     		beq	.L140
 764:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1084              		.loc 1 764 0
 1085 04b6 0123     		movs	r3, #1
 1086              	.LVL95:
 1087 04b8 17E0     		b	.L34
 1088              	.LVL96:
 1089              	.L140:
 761:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 1090              		.loc 1 761 0 discriminator 1
 1091 04ba 03F47012 		and	r2, r3, #3932160
 1092 04be E16A     		ldr	r1, [r4, #44]
 760:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 1093              		.loc 1 760 0 discriminator 1
 1094 04c0 8A42     		cmp	r2, r1
 1095 04c2 01D0     		beq	.L141
 764:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1096              		.loc 1 764 0
 1097 04c4 0123     		movs	r3, #1
 1098              	.LVL97:
 1099 04c6 10E0     		b	.L34
 1100              	.LVL98:
 1101              	.L141:
 762:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1102              		.loc 1 762 0
 1103 04c8 03F44003 		and	r3, r3, #12582912
 1104              	.LVL99:
 1105 04cc 226B     		ldr	r2, [r4, #48]
 761:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 1106              		.loc 1 761 0
 1107 04ce 9342     		cmp	r3, r2
 1108 04d0 10D0     		beq	.L120
 764:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1109              		.loc 1 764 0
 1110 04d2 0123     		movs	r3, #1
 1111 04d4 09E0     		b	.L34
 1112              	.LVL100:
 1113              	.L95:
 1114              	.LCFI6:
 1115              		.cfi_def_cfa_offset 0
 1116              		.cfi_restore 4
 1117              		.cfi_restore 5
 1118              		.cfi_restore 6
 1119              		.cfi_restore 7
 1120              		.cfi_restore 14
 333:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1121              		.loc 1 333 0
 1122 04d6 0123     		movs	r3, #1
ARM GAS  /tmp/ccdKfIlQ.s 			page 48


 771:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1123              		.loc 1 771 0
 1124 04d8 1846     		mov	r0, r3
 1125              	.LVL101:
 1126 04da 7047     		bx	lr
 1127              	.LVL102:
 1128              	.L127:
 1129              	.LCFI7:
 1130              		.cfi_def_cfa_offset 32
 1131              		.cfi_offset 4, -20
 1132              		.cfi_offset 5, -16
 1133              		.cfi_offset 6, -12
 1134              		.cfi_offset 7, -8
 1135              		.cfi_offset 14, -4
 353:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1136              		.loc 1 353 0
 1137 04dc 0123     		movs	r3, #1
 1138 04de 04E0     		b	.L34
 1139              	.LVL103:
 1140              	.L102:
 465:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1141              		.loc 1 465 0
 1142 04e0 0123     		movs	r3, #1
 1143 04e2 02E0     		b	.L34
 1144              	.L103:
 482:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****           }
 1145              		.loc 1 482 0
 1146 04e4 0123     		movs	r3, #1
 1147 04e6 00E0     		b	.L34
 1148              	.L113:
 770:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1149              		.loc 1 770 0
 1150 04e8 0023     		movs	r3, #0
 1151              	.LVL104:
 1152              	.L34:
 771:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1153              		.loc 1 771 0
 1154 04ea 1846     		mov	r0, r3
 1155 04ec 03B0     		add	sp, sp, #12
 1156              	.LCFI8:
 1157              		.cfi_remember_state
 1158              		.cfi_def_cfa_offset 20
 1159              		@ sp needed
 1160 04ee F0BD     		pop	{r4, r5, r6, r7, pc}
 1161              	.LVL105:
 1162              	.L117:
 1163              	.LCFI9:
 1164              		.cfi_restore_state
 754:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1165              		.loc 1 754 0
 1166 04f0 0123     		movs	r3, #1
 1167 04f2 FAE7     		b	.L34
 1168              	.L120:
 770:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1169              		.loc 1 770 0
 1170 04f4 0023     		movs	r3, #0
 1171 04f6 F8E7     		b	.L34
ARM GAS  /tmp/ccdKfIlQ.s 			page 49


 1172              	.L145:
 1173              		.align	2
 1174              	.L144:
 1175 04f8 20004742 		.word	1111949344
 1176 04fc 00380240 		.word	1073887232
 1177 0500 80064742 		.word	1111950976
 1178 0504 00700040 		.word	1073770496
 1179 0508 60004742 		.word	1111949408
 1180              		.cfi_endproc
 1181              	.LFE73:
 1183              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1184              		.align	1
 1185              		.global	HAL_RCC_MCOConfig
 1186              		.syntax unified
 1187              		.thumb
 1188              		.thumb_func
 1189              		.fpu softvfp
 1191              	HAL_RCC_MCOConfig:
 1192              	.LFB75:
1006:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 1193              		.loc 1 1006 0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 24
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 1197              	.LVL106:
 1198 0000 70B5     		push	{r4, r5, r6, lr}
 1199              	.LCFI10:
 1200              		.cfi_def_cfa_offset 16
 1201              		.cfi_offset 4, -16
 1202              		.cfi_offset 5, -12
 1203              		.cfi_offset 6, -8
 1204              		.cfi_offset 14, -4
 1205 0002 86B0     		sub	sp, sp, #24
 1206              	.LCFI11:
 1207              		.cfi_def_cfa_offset 40
 1208 0004 0D46     		mov	r5, r1
 1209 0006 1646     		mov	r6, r2
1015:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1210              		.loc 1 1015 0
 1211 0008 0223     		movs	r3, #2
 1212 000a 0293     		str	r3, [sp, #8]
1016:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 1213              		.loc 1 1016 0
 1214 000c 0493     		str	r3, [sp, #16]
1017:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 1215              		.loc 1 1017 0
 1216 000e 0023     		movs	r3, #0
 1217 0010 0393     		str	r3, [sp, #12]
1018:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 1218              		.loc 1 1018 0
 1219 0012 4FF48072 		mov	r2, #256
 1220              	.LVL107:
 1221 0016 0192     		str	r2, [sp, #4]
1019:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1222              		.loc 1 1019 0
 1223 0018 0593     		str	r3, [sp, #20]
 1224              	.LBB6:
ARM GAS  /tmp/ccdKfIlQ.s 			page 50


1022:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1225              		.loc 1 1022 0
 1226 001a 0B4C     		ldr	r4, .L148
 1227 001c E369     		ldr	r3, [r4, #28]
 1228 001e 43F00103 		orr	r3, r3, #1
 1229 0022 E361     		str	r3, [r4, #28]
 1230 0024 E369     		ldr	r3, [r4, #28]
 1231 0026 03F00103 		and	r3, r3, #1
 1232 002a 0093     		str	r3, [sp]
 1233 002c 009B     		ldr	r3, [sp]
 1234              	.LBE6:
1024:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1235              		.loc 1 1024 0
 1236 002e 01A9     		add	r1, sp, #4
 1237              	.LVL108:
 1238 0030 0648     		ldr	r0, .L148+4
 1239              	.LVL109:
 1240 0032 FFF7FEFF 		bl	HAL_GPIO_Init
 1241              	.LVL110:
1027:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1242              		.loc 1 1027 0
 1243 0036 A268     		ldr	r2, [r4, #8]
 1244 0038 22F0EE42 		bic	r2, r2, #1996488704
 1245 003c 3543     		orrs	r5, r5, r6
 1246              	.LVL111:
 1247 003e 2A43     		orrs	r2, r2, r5
 1248 0040 A260     		str	r2, [r4, #8]
1028:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1249              		.loc 1 1028 0
 1250 0042 06B0     		add	sp, sp, #24
 1251              	.LCFI12:
 1252              		.cfi_def_cfa_offset 16
 1253              		@ sp needed
 1254 0044 70BD     		pop	{r4, r5, r6, pc}
 1255              	.LVL112:
 1256              	.L149:
 1257 0046 00BF     		.align	2
 1258              	.L148:
 1259 0048 00380240 		.word	1073887232
 1260 004c 00000240 		.word	1073872896
 1261              		.cfi_endproc
 1262              	.LFE75:
 1264              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1265              		.align	1
 1266              		.global	HAL_RCC_EnableCSS
 1267              		.syntax unified
 1268              		.thumb
 1269              		.thumb_func
 1270              		.fpu softvfp
 1272              	HAL_RCC_EnableCSS:
 1273              	.LFB76:
1040:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1274              		.loc 1 1040 0
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 0
 1277              		@ frame_needed = 0, uses_anonymous_args = 0
 1278              		@ link register save eliminated.
ARM GAS  /tmp/ccdKfIlQ.s 			page 51


1041:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1279              		.loc 1 1041 0
 1280 0000 0122     		movs	r2, #1
 1281 0002 014B     		ldr	r3, .L151
 1282 0004 1A60     		str	r2, [r3]
 1283 0006 7047     		bx	lr
 1284              	.L152:
 1285              		.align	2
 1286              	.L151:
 1287 0008 70004742 		.word	1111949424
 1288              		.cfi_endproc
 1289              	.LFE76:
 1291              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1292              		.align	1
 1293              		.global	HAL_RCC_DisableCSS
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1297              		.fpu softvfp
 1299              	HAL_RCC_DisableCSS:
 1300              	.LFB77:
1049:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1301              		.loc 1 1049 0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305              		@ link register save eliminated.
1050:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1306              		.loc 1 1050 0
 1307 0000 0022     		movs	r2, #0
 1308 0002 014B     		ldr	r3, .L154
 1309 0004 1A60     		str	r2, [r3]
 1310 0006 7047     		bx	lr
 1311              	.L155:
 1312              		.align	2
 1313              	.L154:
 1314 0008 70004742 		.word	1111949424
 1315              		.cfi_endproc
 1316              	.LFE77:
 1318              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1319              		.align	1
 1320              		.global	HAL_RCC_GetSysClockFreq
 1321              		.syntax unified
 1322              		.thumb
 1323              		.thumb_func
 1324              		.fpu softvfp
 1326              	HAL_RCC_GetSysClockFreq:
 1327              	.LFB78:
1084:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;
 1328              		.loc 1 1084 0
 1329              		.cfi_startproc
 1330              		@ args = 0, pretend = 0, frame = 0
 1331              		@ frame_needed = 0, uses_anonymous_args = 0
 1332              		@ link register save eliminated.
1087:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1333              		.loc 1 1087 0
 1334 0000 174B     		ldr	r3, .L165
ARM GAS  /tmp/ccdKfIlQ.s 			page 52


 1335 0002 9868     		ldr	r0, [r3, #8]
 1336              	.LVL113:
1090:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1337              		.loc 1 1090 0
 1338 0004 00F00C02 		and	r2, r0, #12
 1339 0008 082A     		cmp	r2, #8
 1340 000a 26D0     		beq	.L162
 1341 000c 0C2A     		cmp	r2, #12
 1342 000e 0CD0     		beq	.L159
 1343 0010 042A     		cmp	r2, #4
 1344 0012 08D0     		beq	.L164
1122:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 1345              		.loc 1 1122 0
 1346 0014 124B     		ldr	r3, .L165
 1347 0016 5868     		ldr	r0, [r3, #4]
 1348              	.LVL114:
 1349 0018 C0F34230 		ubfx	r0, r0, #13, #3
 1350              	.LVL115:
1123:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
 1351              		.loc 1 1123 0
 1352 001c 431C     		adds	r3, r0, #1
 1353 001e 4FF40040 		mov	r0, #32768
 1354              	.LVL116:
 1355 0022 9840     		lsls	r0, r0, r3
 1356              	.LVL117:
1124:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 1357              		.loc 1 1124 0
 1358 0024 7047     		bx	lr
 1359              	.LVL118:
 1360              	.L164:
1094:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
 1361              		.loc 1 1094 0
 1362 0026 0F48     		ldr	r0, .L165+4
 1363              	.LVL119:
 1364 0028 7047     		bx	lr
 1365              	.LVL120:
 1366              	.L159:
1104:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 1367              		.loc 1 1104 0
 1368 002a C0F38342 		ubfx	r2, r0, #18, #4
 1369 002e 0E49     		ldr	r1, .L165+8
 1370 0030 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1371              	.LVL121:
1105:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1372              		.loc 1 1105 0
 1373 0032 C0F38150 		ubfx	r0, r0, #22, #2
 1374              	.LVL122:
 1375 0036 0130     		adds	r0, r0, #1
 1376              	.LVL123:
1106:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1377              		.loc 1 1106 0
 1378 0038 094B     		ldr	r3, .L165
 1379 003a 9B68     		ldr	r3, [r3, #8]
 1380 003c 13F4803F 		tst	r3, #65536
 1381 0040 05D0     		beq	.L161
1109:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1382              		.loc 1 1109 0
ARM GAS  /tmp/ccdKfIlQ.s 			page 53


 1383 0042 0A4B     		ldr	r3, .L165+12
 1384 0044 03FB02F3 		mul	r3, r3, r2
 1385 0048 B3FBF0F0 		udiv	r0, r3, r0
 1386              	.LVL124:
 1387 004c 7047     		bx	lr
 1388              	.LVL125:
 1389              	.L161:
1114:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1390              		.loc 1 1114 0
 1391 004e 054B     		ldr	r3, .L165+4
 1392 0050 03FB02F3 		mul	r3, r3, r2
 1393 0054 B3FBF0F0 		udiv	r0, r3, r0
 1394              	.LVL126:
 1395 0058 7047     		bx	lr
 1396              	.LVL127:
 1397              	.L162:
1099:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       break;
 1398              		.loc 1 1099 0
 1399 005a 0448     		ldr	r0, .L165+12
 1400              	.LVL128:
1128:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1401              		.loc 1 1128 0
 1402 005c 7047     		bx	lr
 1403              	.L166:
 1404 005e 00BF     		.align	2
 1405              	.L165:
 1406 0060 00380240 		.word	1073887232
 1407 0064 0024F400 		.word	16000000
 1408 0068 00000000 		.word	PLLMulTable
 1409 006c 00366E01 		.word	24000000
 1410              		.cfi_endproc
 1411              	.LFE78:
 1413              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1414              		.align	1
 1415              		.global	HAL_RCC_ClockConfig
 1416              		.syntax unified
 1417              		.thumb
 1418              		.thumb_func
 1419              		.fpu softvfp
 1421              	HAL_RCC_ClockConfig:
 1422              	.LFB74:
 800:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 1423              		.loc 1 800 0
 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 0
 1426              		@ frame_needed = 0, uses_anonymous_args = 0
 1427              	.LVL129:
 805:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1428              		.loc 1 805 0
 1429 0000 0028     		cmp	r0, #0
 1430 0002 00F0DC80 		beq	.L191
 800:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   uint32_t tickstart;
 1431              		.loc 1 800 0
 1432 0006 70B5     		push	{r4, r5, r6, lr}
 1433              	.LCFI13:
 1434              		.cfi_def_cfa_offset 16
 1435              		.cfi_offset 4, -16
ARM GAS  /tmp/ccdKfIlQ.s 			page 54


 1436              		.cfi_offset 5, -12
 1437              		.cfi_offset 6, -8
 1438              		.cfi_offset 14, -4
 1439 0008 0446     		mov	r4, r0
 817:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1440              		.loc 1 817 0
 1441 000a 6F4B     		ldr	r3, .L213
 1442 000c 1B68     		ldr	r3, [r3]
 1443 000e 03F00103 		and	r3, r3, #1
 1444 0012 8B42     		cmp	r3, r1
 1445 0014 14D2     		bcs	.L169
 820:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1446              		.loc 1 820 0
 1447 0016 0129     		cmp	r1, #1
 1448 0018 0CD0     		beq	.L208
 1449              	.L170:
 820:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1450              		.loc 1 820 0 is_stmt 0 discriminator 3
 1451 001a 6B4A     		ldr	r2, .L213
 1452 001c 1368     		ldr	r3, [r2]
 1453 001e 23F00103 		bic	r3, r3, #1
 1454 0022 0B43     		orrs	r3, r3, r1
 1455 0024 1360     		str	r3, [r2]
 824:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1456              		.loc 1 824 0 is_stmt 1 discriminator 3
 1457 0026 1368     		ldr	r3, [r2]
 1458 0028 03F00103 		and	r3, r3, #1
 1459 002c 9942     		cmp	r1, r3
 1460 002e 07D0     		beq	.L169
 826:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 1461              		.loc 1 826 0
 1462 0030 0120     		movs	r0, #1
 1463              	.LVL130:
 1464 0032 70BD     		pop	{r4, r5, r6, pc}
 1465              	.LVL131:
 1466              	.L208:
 820:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1467              		.loc 1 820 0 discriminator 1
 1468 0034 644A     		ldr	r2, .L213
 1469 0036 1368     		ldr	r3, [r2]
 1470 0038 43F00403 		orr	r3, r3, #4
 1471 003c 1360     		str	r3, [r2]
 1472 003e ECE7     		b	.L170
 1473              	.L169:
 831:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1474              		.loc 1 831 0
 1475 0040 2368     		ldr	r3, [r4]
 1476 0042 13F0020F 		tst	r3, #2
 1477 0046 06D0     		beq	.L171
 834:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1478              		.loc 1 834 0
 1479 0048 604A     		ldr	r2, .L213+4
 1480 004a 9368     		ldr	r3, [r2, #8]
 1481 004c 23F0F003 		bic	r3, r3, #240
 1482 0050 A068     		ldr	r0, [r4, #8]
 1483              	.LVL132:
 1484 0052 0343     		orrs	r3, r3, r0
ARM GAS  /tmp/ccdKfIlQ.s 			page 55


 1485 0054 9360     		str	r3, [r2, #8]
 1486              	.L171:
 1487 0056 0E46     		mov	r6, r1
 838:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1488              		.loc 1 838 0
 1489 0058 2368     		ldr	r3, [r4]
 1490 005a 13F0010F 		tst	r3, #1
 1491 005e 6CD0     		beq	.L172
 843:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1492              		.loc 1 843 0
 1493 0060 6368     		ldr	r3, [r4, #4]
 1494 0062 022B     		cmp	r3, #2
 1495 0064 27D0     		beq	.L209
 852:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1496              		.loc 1 852 0
 1497 0066 032B     		cmp	r3, #3
 1498 0068 2CD0     		beq	.L210
 861:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1499              		.loc 1 861 0
 1500 006a 012B     		cmp	r3, #1
 1501 006c 31D0     		beq	.L211
 873:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1502              		.loc 1 873 0
 1503 006e 574A     		ldr	r2, .L213+4
 1504 0070 1268     		ldr	r2, [r2]
 1505 0072 12F4007F 		tst	r2, #512
 1506 0076 00F0A480 		beq	.L196
 1507              	.L174:
 878:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1508              		.loc 1 878 0
 1509 007a 5449     		ldr	r1, .L213+4
 1510              	.LVL133:
 1511 007c 8A68     		ldr	r2, [r1, #8]
 1512 007e 22F00302 		bic	r2, r2, #3
 1513 0082 1343     		orrs	r3, r3, r2
 1514 0084 8B60     		str	r3, [r1, #8]
 881:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1515              		.loc 1 881 0
 1516 0086 FFF7FEFF 		bl	HAL_GetTick
 1517              	.LVL134:
 1518 008a 0546     		mov	r5, r0
 1519              	.LVL135:
 883:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1520              		.loc 1 883 0
 1521 008c 6368     		ldr	r3, [r4, #4]
 1522 008e 022B     		cmp	r3, #2
 1523 0090 26D0     		beq	.L177
 893:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1524              		.loc 1 893 0
 1525 0092 032B     		cmp	r3, #3
 1526 0094 33D0     		beq	.L180
 903:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1527              		.loc 1 903 0
 1528 0096 012B     		cmp	r3, #1
 1529 0098 40D0     		beq	.L183
 1530              	.LVL136:
 1531              	.L184:
ARM GAS  /tmp/ccdKfIlQ.s 			page 56


 915:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1532              		.loc 1 915 0
 1533 009a 4C4B     		ldr	r3, .L213+4
 1534 009c 9B68     		ldr	r3, [r3, #8]
 1535 009e 13F00C0F 		tst	r3, #12
 1536 00a2 4AD0     		beq	.L172
 917:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1537              		.loc 1 917 0
 1538 00a4 FFF7FEFF 		bl	HAL_GetTick
 1539              	.LVL137:
 1540 00a8 401B     		subs	r0, r0, r5
 1541 00aa 41F28833 		movw	r3, #5000
 1542 00ae 9842     		cmp	r0, r3
 1543 00b0 F3D9     		bls	.L184
 919:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1544              		.loc 1 919 0
 1545 00b2 0320     		movs	r0, #3
 1546 00b4 70BD     		pop	{r4, r5, r6, pc}
 1547              	.LVL138:
 1548              	.L209:
 846:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1549              		.loc 1 846 0
 1550 00b6 454A     		ldr	r2, .L213+4
 1551 00b8 1268     		ldr	r2, [r2]
 1552 00ba 12F4003F 		tst	r2, #131072
 1553 00be DCD1     		bne	.L174
 848:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1554              		.loc 1 848 0
 1555 00c0 0120     		movs	r0, #1
 1556 00c2 70BD     		pop	{r4, r5, r6, pc}
 1557              	.LVL139:
 1558              	.L210:
 855:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1559              		.loc 1 855 0
 1560 00c4 414A     		ldr	r2, .L213+4
 1561 00c6 1268     		ldr	r2, [r2]
 1562 00c8 12F0007F 		tst	r2, #33554432
 1563 00cc D5D1     		bne	.L174
 857:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1564              		.loc 1 857 0
 1565 00ce 0120     		movs	r0, #1
 1566 00d0 70BD     		pop	{r4, r5, r6, pc}
 1567              	.LVL140:
 1568              	.L211:
 864:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1569              		.loc 1 864 0
 1570 00d2 3E4A     		ldr	r2, .L213+4
 1571 00d4 1268     		ldr	r2, [r2]
 1572 00d6 12F0020F 		tst	r2, #2
 1573 00da CED1     		bne	.L174
 866:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1574              		.loc 1 866 0
 1575 00dc 0120     		movs	r0, #1
 1576 00de 70BD     		pop	{r4, r5, r6, pc}
 1577              	.LVL141:
 1578              	.L177:
 885:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccdKfIlQ.s 			page 57


 1579              		.loc 1 885 0
 1580 00e0 3A4B     		ldr	r3, .L213+4
 1581 00e2 9B68     		ldr	r3, [r3, #8]
 1582 00e4 03F00C03 		and	r3, r3, #12
 1583 00e8 082B     		cmp	r3, #8
 1584 00ea 26D0     		beq	.L172
 887:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1585              		.loc 1 887 0
 1586 00ec FFF7FEFF 		bl	HAL_GetTick
 1587              	.LVL142:
 1588 00f0 401B     		subs	r0, r0, r5
 1589 00f2 41F28833 		movw	r3, #5000
 1590 00f6 9842     		cmp	r0, r3
 1591 00f8 F2D9     		bls	.L177
 889:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1592              		.loc 1 889 0
 1593 00fa 0320     		movs	r0, #3
 1594 00fc 70BD     		pop	{r4, r5, r6, pc}
 1595              	.LVL143:
 1596              	.L180:
 895:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1597              		.loc 1 895 0
 1598 00fe 334B     		ldr	r3, .L213+4
 1599 0100 9B68     		ldr	r3, [r3, #8]
 1600 0102 03F00C03 		and	r3, r3, #12
 1601 0106 0C2B     		cmp	r3, #12
 1602 0108 17D0     		beq	.L172
 897:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1603              		.loc 1 897 0
 1604 010a FFF7FEFF 		bl	HAL_GetTick
 1605              	.LVL144:
 1606 010e 401B     		subs	r0, r0, r5
 1607 0110 41F28833 		movw	r3, #5000
 1608 0114 9842     		cmp	r0, r3
 1609 0116 F2D9     		bls	.L180
 899:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
 1610              		.loc 1 899 0
 1611 0118 0320     		movs	r0, #3
 1612 011a 70BD     		pop	{r4, r5, r6, pc}
 1613              	.LVL145:
 1614              	.L183:
 905:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       {
 1615              		.loc 1 905 0
 1616 011c 2B4B     		ldr	r3, .L213+4
 1617 011e 9B68     		ldr	r3, [r3, #8]
 1618 0120 03F00C03 		and	r3, r3, #12
 1619 0124 042B     		cmp	r3, #4
 1620 0126 08D0     		beq	.L172
 907:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         {
 1621              		.loc 1 907 0
 1622 0128 FFF7FEFF 		bl	HAL_GetTick
 1623              	.LVL146:
 1624 012c 401B     		subs	r0, r0, r5
 1625 012e 41F28833 		movw	r3, #5000
 1626 0132 9842     		cmp	r0, r3
 1627 0134 F2D9     		bls	.L183
 909:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****         }
ARM GAS  /tmp/ccdKfIlQ.s 			page 58


 1628              		.loc 1 909 0
 1629 0136 0320     		movs	r0, #3
 1630 0138 70BD     		pop	{r4, r5, r6, pc}
 1631              	.LVL147:
 1632              	.L172:
 925:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1633              		.loc 1 925 0
 1634 013a 234B     		ldr	r3, .L213
 1635 013c 1B68     		ldr	r3, [r3]
 1636 013e 03F00103 		and	r3, r3, #1
 1637 0142 9E42     		cmp	r6, r3
 1638 0144 14D2     		bcs	.L187
 928:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1639              		.loc 1 928 0
 1640 0146 012E     		cmp	r6, #1
 1641 0148 0CD0     		beq	.L212
 1642              	.L188:
 928:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1643              		.loc 1 928 0 is_stmt 0 discriminator 3
 1644 014a 1F4A     		ldr	r2, .L213
 1645 014c 1368     		ldr	r3, [r2]
 1646 014e 23F00103 		bic	r3, r3, #1
 1647 0152 3343     		orrs	r3, r3, r6
 1648 0154 1360     		str	r3, [r2]
 932:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     {
 1649              		.loc 1 932 0 is_stmt 1 discriminator 3
 1650 0156 1368     		ldr	r3, [r2]
 1651 0158 03F00103 		and	r3, r3, #1
 1652 015c 9E42     		cmp	r6, r3
 1653 015e 07D0     		beq	.L187
 934:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****     }
 1654              		.loc 1 934 0
 1655 0160 0120     		movs	r0, #1
 959:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1656              		.loc 1 959 0
 1657 0162 70BD     		pop	{r4, r5, r6, pc}
 1658              	.LVL148:
 1659              	.L212:
 928:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1660              		.loc 1 928 0 discriminator 1
 1661 0164 184A     		ldr	r2, .L213
 1662 0166 1368     		ldr	r3, [r2]
 1663 0168 43F00403 		orr	r3, r3, #4
 1664 016c 1360     		str	r3, [r2]
 1665 016e ECE7     		b	.L188
 1666              	.L187:
 939:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1667              		.loc 1 939 0
 1668 0170 2368     		ldr	r3, [r4]
 1669 0172 13F0040F 		tst	r3, #4
 1670 0176 06D0     		beq	.L189
 942:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1671              		.loc 1 942 0
 1672 0178 144A     		ldr	r2, .L213+4
 1673 017a 9368     		ldr	r3, [r2, #8]
 1674 017c 23F4E063 		bic	r3, r3, #1792
 1675 0180 E168     		ldr	r1, [r4, #12]
ARM GAS  /tmp/ccdKfIlQ.s 			page 59


 1676 0182 0B43     		orrs	r3, r3, r1
 1677 0184 9360     		str	r3, [r2, #8]
 1678              	.L189:
 946:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1679              		.loc 1 946 0
 1680 0186 2368     		ldr	r3, [r4]
 1681 0188 13F0080F 		tst	r3, #8
 1682 018c 07D0     		beq	.L190
 949:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1683              		.loc 1 949 0
 1684 018e 0F4A     		ldr	r2, .L213+4
 1685 0190 9368     		ldr	r3, [r2, #8]
 1686 0192 23F46053 		bic	r3, r3, #14336
 1687 0196 2169     		ldr	r1, [r4, #16]
 1688 0198 43EAC103 		orr	r3, r3, r1, lsl #3
 1689 019c 9360     		str	r3, [r2, #8]
 1690              	.L190:
 953:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1691              		.loc 1 953 0
 1692 019e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1693              	.LVL149:
 1694 01a2 0A4B     		ldr	r3, .L213+4
 1695 01a4 9B68     		ldr	r3, [r3, #8]
 1696 01a6 C3F30313 		ubfx	r3, r3, #4, #4
 1697 01aa 094A     		ldr	r2, .L213+8
 1698 01ac D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1699 01ae D840     		lsrs	r0, r0, r3
 1700 01b0 084B     		ldr	r3, .L213+12
 1701 01b2 1860     		str	r0, [r3]
 956:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1702              		.loc 1 956 0
 1703 01b4 084B     		ldr	r3, .L213+16
 1704 01b6 1868     		ldr	r0, [r3]
 1705 01b8 FFF7FEFF 		bl	HAL_InitTick
 1706              	.LVL150:
 958:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1707              		.loc 1 958 0
 1708 01bc 70BD     		pop	{r4, r5, r6, pc}
 1709              	.LVL151:
 1710              	.L191:
 1711              	.LCFI14:
 1712              		.cfi_def_cfa_offset 0
 1713              		.cfi_restore 4
 1714              		.cfi_restore 5
 1715              		.cfi_restore 6
 1716              		.cfi_restore 14
 807:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1717              		.loc 1 807 0
 1718 01be 0120     		movs	r0, #1
 1719              	.LVL152:
 1720 01c0 7047     		bx	lr
 1721              	.LVL153:
 1722              	.L196:
 1723              	.LCFI15:
 1724              		.cfi_def_cfa_offset 16
 1725              		.cfi_offset 4, -16
 1726              		.cfi_offset 5, -12
ARM GAS  /tmp/ccdKfIlQ.s 			page 60


 1727              		.cfi_offset 6, -8
 1728              		.cfi_offset 14, -4
 875:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****       }
 1729              		.loc 1 875 0
 1730 01c2 0120     		movs	r0, #1
 1731 01c4 70BD     		pop	{r4, r5, r6, pc}
 1732              	.LVL154:
 1733              	.L214:
 1734 01c6 00BF     		.align	2
 1735              	.L213:
 1736 01c8 003C0240 		.word	1073888256
 1737 01cc 00380240 		.word	1073887232
 1738 01d0 00000000 		.word	AHBPrescTable
 1739 01d4 00000000 		.word	SystemCoreClock
 1740 01d8 00000000 		.word	uwTickPrio
 1741              		.cfi_endproc
 1742              	.LFE74:
 1744              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1745              		.align	1
 1746              		.global	HAL_RCC_GetHCLKFreq
 1747              		.syntax unified
 1748              		.thumb
 1749              		.thumb_func
 1750              		.fpu softvfp
 1752              	HAL_RCC_GetHCLKFreq:
 1753              	.LFB79:
1140:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   return SystemCoreClock;
 1754              		.loc 1 1140 0
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 0
 1757              		@ frame_needed = 0, uses_anonymous_args = 0
 1758              		@ link register save eliminated.
1142:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1759              		.loc 1 1142 0
 1760 0000 014B     		ldr	r3, .L216
 1761 0002 1868     		ldr	r0, [r3]
 1762 0004 7047     		bx	lr
 1763              	.L217:
 1764 0006 00BF     		.align	2
 1765              	.L216:
 1766 0008 00000000 		.word	SystemCoreClock
 1767              		.cfi_endproc
 1768              	.LFE79:
 1770              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1771              		.align	1
 1772              		.global	HAL_RCC_GetPCLK1Freq
 1773              		.syntax unified
 1774              		.thumb
 1775              		.thumb_func
 1776              		.fpu softvfp
 1778              	HAL_RCC_GetPCLK1Freq:
 1779              	.LFB80:
1151:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 1780              		.loc 1 1151 0
 1781              		.cfi_startproc
 1782              		@ args = 0, pretend = 0, frame = 0
 1783              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccdKfIlQ.s 			page 61


 1784 0000 08B5     		push	{r3, lr}
 1785              	.LCFI16:
 1786              		.cfi_def_cfa_offset 8
 1787              		.cfi_offset 3, -8
 1788              		.cfi_offset 14, -4
1153:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1789              		.loc 1 1153 0
 1790 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1791              	.LVL155:
 1792 0006 044B     		ldr	r3, .L220
 1793 0008 9B68     		ldr	r3, [r3, #8]
 1794 000a C3F30223 		ubfx	r3, r3, #8, #3
 1795 000e 034A     		ldr	r2, .L220+4
 1796 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1154:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1797              		.loc 1 1154 0
 1798 0012 D840     		lsrs	r0, r0, r3
 1799 0014 08BD     		pop	{r3, pc}
 1800              	.L221:
 1801 0016 00BF     		.align	2
 1802              	.L220:
 1803 0018 00380240 		.word	1073887232
 1804 001c 00000000 		.word	APBPrescTable
 1805              		.cfi_endproc
 1806              	.LFE80:
 1808              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1809              		.align	1
 1810              		.global	HAL_RCC_GetPCLK2Freq
 1811              		.syntax unified
 1812              		.thumb
 1813              		.thumb_func
 1814              		.fpu softvfp
 1816              	HAL_RCC_GetPCLK2Freq:
 1817              	.LFB81:
1163:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 1818              		.loc 1 1163 0
 1819              		.cfi_startproc
 1820              		@ args = 0, pretend = 0, frame = 0
 1821              		@ frame_needed = 0, uses_anonymous_args = 0
 1822 0000 08B5     		push	{r3, lr}
 1823              	.LCFI17:
 1824              		.cfi_def_cfa_offset 8
 1825              		.cfi_offset 3, -8
 1826              		.cfi_offset 14, -4
1165:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1827              		.loc 1 1165 0
 1828 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1829              	.LVL156:
 1830 0006 044B     		ldr	r3, .L224
 1831 0008 9B68     		ldr	r3, [r3, #8]
 1832 000a C3F3C223 		ubfx	r3, r3, #11, #3
 1833 000e 034A     		ldr	r2, .L224+4
 1834 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1166:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1835              		.loc 1 1166 0
 1836 0012 D840     		lsrs	r0, r0, r3
 1837 0014 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccdKfIlQ.s 			page 62


 1838              	.L225:
 1839 0016 00BF     		.align	2
 1840              	.L224:
 1841 0018 00380240 		.word	1073887232
 1842 001c 00000000 		.word	APBPrescTable
 1843              		.cfi_endproc
 1844              	.LFE81:
 1846              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1847              		.align	1
 1848              		.global	HAL_RCC_GetOscConfig
 1849              		.syntax unified
 1850              		.thumb
 1851              		.thumb_func
 1852              		.fpu softvfp
 1854              	HAL_RCC_GetOscConfig:
 1855              	.LFB82:
1176:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 1856              		.loc 1 1176 0
 1857              		.cfi_startproc
 1858              		@ args = 0, pretend = 0, frame = 0
 1859              		@ frame_needed = 0, uses_anonymous_args = 0
 1860              		@ link register save eliminated.
 1861              	.LVL157:
1181:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_MSI;
 1862              		.loc 1 1181 0
 1863 0000 1F23     		movs	r3, #31
 1864 0002 0360     		str	r3, [r0]
1186:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1865              		.loc 1 1186 0
 1866 0004 324B     		ldr	r3, .L242
 1867 0006 1B68     		ldr	r3, [r3]
 1868 0008 13F4802F 		tst	r3, #262144
 1869 000c 3DD0     		beq	.L227
1188:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1870              		.loc 1 1188 0
 1871 000e 0523     		movs	r3, #5
 1872 0010 4360     		str	r3, [r0, #4]
 1873              	.L228:
1200:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1874              		.loc 1 1200 0
 1875 0012 2F4B     		ldr	r3, .L242
 1876 0014 1B68     		ldr	r3, [r3]
 1877 0016 13F0010F 		tst	r3, #1
 1878 001a 41D0     		beq	.L230
1202:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1879              		.loc 1 1202 0
 1880 001c 0123     		movs	r3, #1
 1881 001e C360     		str	r3, [r0, #12]
 1882              	.L231:
1209:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1883              		.loc 1 1209 0
 1884 0020 2B4A     		ldr	r2, .L242
 1885 0022 5368     		ldr	r3, [r2, #4]
 1886 0024 C3F30423 		ubfx	r3, r3, #8, #5
 1887 0028 0361     		str	r3, [r0, #16]
1212:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1888              		.loc 1 1212 0
ARM GAS  /tmp/ccdKfIlQ.s 			page 63


 1889 002a 1368     		ldr	r3, [r2]
 1890 002c 13F4807F 		tst	r3, #256
 1891 0030 39D0     		beq	.L232
1214:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1892              		.loc 1 1214 0
 1893 0032 0123     		movs	r3, #1
 1894 0034 8361     		str	r3, [r0, #24]
 1895              	.L233:
1221:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSIRANGE));
 1896              		.loc 1 1221 0
 1897 0036 264B     		ldr	r3, .L242
 1898 0038 5A68     		ldr	r2, [r3, #4]
 1899 003a 120E     		lsrs	r2, r2, #24
 1900 003c C261     		str	r2, [r0, #28]
1222:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 1901              		.loc 1 1222 0
 1902 003e 5A68     		ldr	r2, [r3, #4]
 1903 0040 02F46042 		and	r2, r2, #57344
 1904 0044 0262     		str	r2, [r0, #32]
1225:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1905              		.loc 1 1225 0
 1906 0046 5B6B     		ldr	r3, [r3, #52]
 1907 0048 13F4806F 		tst	r3, #1024
 1908 004c 2ED0     		beq	.L234
1227:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1909              		.loc 1 1227 0
 1910 004e 0523     		movs	r3, #5
 1911 0050 8360     		str	r3, [r0, #8]
 1912              	.L235:
1239:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1913              		.loc 1 1239 0
 1914 0052 1F4B     		ldr	r3, .L242
 1915 0054 5B6B     		ldr	r3, [r3, #52]
 1916 0056 13F0010F 		tst	r3, #1
 1917 005a 32D0     		beq	.L237
1241:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1918              		.loc 1 1241 0
 1919 005c 0123     		movs	r3, #1
 1920 005e 4361     		str	r3, [r0, #20]
 1921              	.L238:
1250:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1922              		.loc 1 1250 0
 1923 0060 1B4B     		ldr	r3, .L242
 1924 0062 1B68     		ldr	r3, [r3]
 1925 0064 13F0807F 		tst	r3, #16777216
 1926 0068 2ED1     		bne	.L241
1256:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1927              		.loc 1 1256 0
 1928 006a 0123     		movs	r3, #1
 1929 006c 4362     		str	r3, [r0, #36]
 1930              	.L240:
1258:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 1931              		.loc 1 1258 0
 1932 006e 184B     		ldr	r3, .L242
 1933 0070 9A68     		ldr	r2, [r3, #8]
 1934 0072 02F48032 		and	r2, r2, #65536
 1935 0076 8262     		str	r2, [r0, #40]
ARM GAS  /tmp/ccdKfIlQ.s 			page 64


1259:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLDIV = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLDIV);
 1936              		.loc 1 1259 0
 1937 0078 9A68     		ldr	r2, [r3, #8]
 1938 007a 02F47012 		and	r2, r2, #3932160
 1939 007e C262     		str	r2, [r0, #44]
1260:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 1940              		.loc 1 1260 0
 1941 0080 9B68     		ldr	r3, [r3, #8]
 1942 0082 03F44003 		and	r3, r3, #12582912
 1943 0086 0363     		str	r3, [r0, #48]
 1944 0088 7047     		bx	lr
 1945              	.L227:
1190:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1946              		.loc 1 1190 0
 1947 008a 114B     		ldr	r3, .L242
 1948 008c 1B68     		ldr	r3, [r3]
 1949 008e 13F4803F 		tst	r3, #65536
 1950 0092 02D0     		beq	.L229
1192:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1951              		.loc 1 1192 0
 1952 0094 0123     		movs	r3, #1
 1953 0096 4360     		str	r3, [r0, #4]
 1954 0098 BBE7     		b	.L228
 1955              	.L229:
1196:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1956              		.loc 1 1196 0
 1957 009a 0023     		movs	r3, #0
 1958 009c 4360     		str	r3, [r0, #4]
 1959 009e B8E7     		b	.L228
 1960              	.L230:
1206:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1961              		.loc 1 1206 0
 1962 00a0 0023     		movs	r3, #0
 1963 00a2 C360     		str	r3, [r0, #12]
 1964 00a4 BCE7     		b	.L231
 1965              	.L232:
1218:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1966              		.loc 1 1218 0
 1967 00a6 0023     		movs	r3, #0
 1968 00a8 8361     		str	r3, [r0, #24]
 1969 00aa C4E7     		b	.L233
 1970              	.L234:
1229:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 1971              		.loc 1 1229 0
 1972 00ac 084B     		ldr	r3, .L242
 1973 00ae 5B6B     		ldr	r3, [r3, #52]
 1974 00b0 13F4807F 		tst	r3, #256
 1975 00b4 02D0     		beq	.L236
1231:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1976              		.loc 1 1231 0
 1977 00b6 0123     		movs	r3, #1
 1978 00b8 8360     		str	r3, [r0, #8]
 1979 00ba CAE7     		b	.L235
 1980              	.L236:
1235:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1981              		.loc 1 1235 0
 1982 00bc 0023     		movs	r3, #0
ARM GAS  /tmp/ccdKfIlQ.s 			page 65


 1983 00be 8360     		str	r3, [r0, #8]
 1984 00c0 C7E7     		b	.L235
 1985              	.L237:
1245:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1986              		.loc 1 1245 0
 1987 00c2 0023     		movs	r3, #0
 1988 00c4 4361     		str	r3, [r0, #20]
 1989 00c6 CBE7     		b	.L238
 1990              	.L241:
1252:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 1991              		.loc 1 1252 0
 1992 00c8 0223     		movs	r3, #2
 1993 00ca 4362     		str	r3, [r0, #36]
 1994 00cc CFE7     		b	.L240
 1995              	.L243:
 1996 00ce 00BF     		.align	2
 1997              	.L242:
 1998 00d0 00380240 		.word	1073887232
 1999              		.cfi_endproc
 2000              	.LFE82:
 2002              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2003              		.align	1
 2004              		.global	HAL_RCC_GetClockConfig
 2005              		.syntax unified
 2006              		.thumb
 2007              		.thumb_func
 2008              		.fpu softvfp
 2010              	HAL_RCC_GetClockConfig:
 2011              	.LFB83:
1272:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check the parameters */
 2012              		.loc 1 1272 0
 2013              		.cfi_startproc
 2014              		@ args = 0, pretend = 0, frame = 0
 2015              		@ frame_needed = 0, uses_anonymous_args = 0
 2016              		@ link register save eliminated.
 2017              	.LVL158:
1278:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2018              		.loc 1 1278 0
 2019 0000 0F23     		movs	r3, #15
 2020 0002 0360     		str	r3, [r0]
1281:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2021              		.loc 1 1281 0
 2022 0004 0B4B     		ldr	r3, .L245
 2023 0006 9A68     		ldr	r2, [r3, #8]
 2024 0008 02F00302 		and	r2, r2, #3
 2025 000c 4260     		str	r2, [r0, #4]
1284:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2026              		.loc 1 1284 0
 2027 000e 9A68     		ldr	r2, [r3, #8]
 2028 0010 02F0F002 		and	r2, r2, #240
 2029 0014 8260     		str	r2, [r0, #8]
1287:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2030              		.loc 1 1287 0
 2031 0016 9A68     		ldr	r2, [r3, #8]
 2032 0018 02F4E062 		and	r2, r2, #1792
 2033 001c C260     		str	r2, [r0, #12]
1290:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccdKfIlQ.s 			page 66


 2034              		.loc 1 1290 0
 2035 001e 9B68     		ldr	r3, [r3, #8]
 2036 0020 DB08     		lsrs	r3, r3, #3
 2037 0022 03F4E063 		and	r3, r3, #1792
 2038 0026 0361     		str	r3, [r0, #16]
1293:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** }
 2039              		.loc 1 1293 0
 2040 0028 034B     		ldr	r3, .L245+4
 2041 002a 1B68     		ldr	r3, [r3]
 2042 002c 03F00103 		and	r3, r3, #1
 2043 0030 0B60     		str	r3, [r1]
 2044 0032 7047     		bx	lr
 2045              	.L246:
 2046              		.align	2
 2047              	.L245:
 2048 0034 00380240 		.word	1073887232
 2049 0038 003C0240 		.word	1073888256
 2050              		.cfi_endproc
 2051              	.LFE83:
 2053              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2054              		.align	1
 2055              		.weak	HAL_RCC_CSSCallback
 2056              		.syntax unified
 2057              		.thumb
 2058              		.thumb_func
 2059              		.fpu softvfp
 2061              	HAL_RCC_CSSCallback:
 2062              	.LFB85:
1319:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 2063              		.loc 1 1319 0
 2064              		.cfi_startproc
 2065              		@ args = 0, pretend = 0, frame = 0
 2066              		@ frame_needed = 0, uses_anonymous_args = 0
 2067              		@ link register save eliminated.
 2068 0000 7047     		bx	lr
 2069              		.cfi_endproc
 2070              	.LFE85:
 2072              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2073              		.align	1
 2074              		.global	HAL_RCC_NMI_IRQHandler
 2075              		.syntax unified
 2076              		.thumb
 2077              		.thumb_func
 2078              		.fpu softvfp
 2080              	HAL_RCC_NMI_IRQHandler:
 2081              	.LFB84:
1302:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2082              		.loc 1 1302 0
 2083              		.cfi_startproc
 2084              		@ args = 0, pretend = 0, frame = 0
 2085              		@ frame_needed = 0, uses_anonymous_args = 0
1302:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2086              		.loc 1 1302 0
 2087 0000 08B5     		push	{r3, lr}
 2088              	.LCFI18:
 2089              		.cfi_def_cfa_offset 8
 2090              		.cfi_offset 3, -8
ARM GAS  /tmp/ccdKfIlQ.s 			page 67


 2091              		.cfi_offset 14, -4
1304:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   {
 2092              		.loc 1 1304 0
 2093 0002 064B     		ldr	r3, .L252
 2094 0004 DB68     		ldr	r3, [r3, #12]
 2095 0006 13F0800F 		tst	r3, #128
 2096 000a 00D1     		bne	.L251
 2097              	.L248:
 2098 000c 08BD     		pop	{r3, pc}
 2099              	.L251:
1307:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2100              		.loc 1 1307 0
 2101 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2102              	.LVL159:
1310:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c ****   }
 2103              		.loc 1 1310 0
 2104 0012 8022     		movs	r2, #128
 2105 0014 024B     		ldr	r3, .L252+4
 2106 0016 1A70     		strb	r2, [r3]
1312:..//Source/stm/lib/STM32L1xx_HAL_Driver/Src/stm32l1xx_hal_rcc.c **** 
 2107              		.loc 1 1312 0
 2108 0018 F8E7     		b	.L248
 2109              	.L253:
 2110 001a 00BF     		.align	2
 2111              	.L252:
 2112 001c 00380240 		.word	1073887232
 2113 0020 0E380240 		.word	1073887246
 2114              		.cfi_endproc
 2115              	.LFE84:
 2117              		.text
 2118              	.Letext0:
 2119              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 2120              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 2121              		.file 4 "..//Source/stm/lib/CMSIS/Include/core_cm3.h"
 2122              		.file 5 "..//Source/stm/lib/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 2123              		.file 6 "..//Source/stm/lib/CMSIS/Device/ST/STM32L1xx/Include/stm32l151xba.h"
 2124              		.file 7 "..//Source/stm/lib/CMSIS/Device/ST/STM32L1xx/Include/stm32l1xx.h"
 2125              		.file 8 "..//Source/stm/lib/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_def.h"
 2126              		.file 9 "..//Source/stm/lib/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
 2127              		.file 10 "..//Source/stm/lib/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_gpio.h"
 2128              		.file 11 "..//Source/stm/lib/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal.h"
ARM GAS  /tmp/ccdKfIlQ.s 			page 68


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_rcc.c
     /tmp/ccdKfIlQ.s:16     .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 $t
     /tmp/ccdKfIlQ.s:22     .text.RCC_SetFlashLatencyFromMSIRange:0000000000000000 RCC_SetFlashLatencyFromMSIRange
     /tmp/ccdKfIlQ.s:140    .text.RCC_SetFlashLatencyFromMSIRange:000000000000008c $d
     /tmp/ccdKfIlQ.s:147    .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccdKfIlQ.s:154    .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccdKfIlQ.s:290    .text.HAL_RCC_DeInit:00000000000000c0 $d
     /tmp/ccdKfIlQ.s:298    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccdKfIlQ.s:305    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccdKfIlQ.s:730    .text.HAL_RCC_OscConfig:000000000000029c $d
     /tmp/ccdKfIlQ.s:740    .text.HAL_RCC_OscConfig:00000000000002b8 $t
     /tmp/ccdKfIlQ.s:1175   .text.HAL_RCC_OscConfig:00000000000004f8 $d
     /tmp/ccdKfIlQ.s:1184   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1191   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccdKfIlQ.s:1259   .text.HAL_RCC_MCOConfig:0000000000000048 $d
     /tmp/ccdKfIlQ.s:1265   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1272   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccdKfIlQ.s:1287   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccdKfIlQ.s:1292   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1299   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccdKfIlQ.s:1314   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccdKfIlQ.s:1319   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1326   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccdKfIlQ.s:1406   .text.HAL_RCC_GetSysClockFreq:0000000000000060 $d
     /tmp/ccdKfIlQ.s:1414   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1421   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccdKfIlQ.s:1736   .text.HAL_RCC_ClockConfig:00000000000001c8 $d
     /tmp/ccdKfIlQ.s:1745   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1752   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccdKfIlQ.s:1766   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccdKfIlQ.s:1771   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1778   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccdKfIlQ.s:1803   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccdKfIlQ.s:1809   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1816   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccdKfIlQ.s:1841   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccdKfIlQ.s:1847   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccdKfIlQ.s:1854   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccdKfIlQ.s:1998   .text.HAL_RCC_GetOscConfig:00000000000000d0 $d
     /tmp/ccdKfIlQ.s:2003   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccdKfIlQ.s:2010   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccdKfIlQ.s:2048   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccdKfIlQ.s:2054   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccdKfIlQ.s:2061   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccdKfIlQ.s:2073   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccdKfIlQ.s:2080   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccdKfIlQ.s:2112   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
AHBPrescTable
HAL_GPIO_Init
ARM GAS  /tmp/ccdKfIlQ.s 			page 69


PLLMulTable
APBPrescTable
