# R-TYPE(for register)
![[Pasted image 20220829105407.png]]
# I-TYPE(with immediate)
![[Pasted image 20220829105823.png]]
# S-TYPE(Store)
![[Pasted image 20220829110154.png]]
The 12-bit immediate in the S-type format is split into two fields, which supply the lower 5 bits and upper 7 bits. The RISC-V architects chose this design because it keeps the rs1 and rs2 fields in the same place in all instruction formats.
# Branches
![[Pasted image 20220829110719.png]]
![[Pasted image 20220829110737.png]]![[Pasted image 20220829110757.png]]
![[Pasted image 20220829110826.png]]
![[Pasted image 20220829111208.png]]
# J-Format
![[Pasted image 20220829113830.png]]
# U-Format
![[Pasted image 20220829113930.png]]
![[Pasted image 20220829113949.png]]
![[Pasted image 20220829114059.png]]
![[Pasted image 20220829114144.png]]
![[Pasted image 20220829114201.png]]
# Summary
![[Pasted image 20220917095105.png]]
![[Pasted image 20220829114224.png]]
![[Pasted image 20220918212408.png]]