{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$289": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$172": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$173": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$175": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$176": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$208": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$209": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$210": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$211": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$212": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$213": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$214": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$215": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$216": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$217": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$220": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$221": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$222": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$290": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$299": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$300": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$301": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$302": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$303": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$304": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$305": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$309": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$310": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$311": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$312": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$313": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$314": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$315": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$317": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$318": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$319": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$320": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$321": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$322": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$323": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$324": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$325": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$326": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$327": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$328": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$329": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$330": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$331": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$332": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$333": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$334": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$335": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$336": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$337": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$338": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$339": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$340": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$341": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$342": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$343": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$344": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$345": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$346": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$347": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$348": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$349": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$350": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$351": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$352": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$353": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$354": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$187": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$188": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$193": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$195": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$198": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$199": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$200": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$201": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$202": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$203": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$204": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$205": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$206": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:21.1-114.10"
      },
      "parameter_default_values": {
        "STARTUP_WAIT": "00000000100110001001011010000000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ioSdin": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "uartRx": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "c.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 9 ]
          }
        },
        "c.clockCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 10 ],
            "Q": [ 11 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 13 ],
            "Q": [ 14 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 15 ],
            "Q": [ 16 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 17 ],
            "Q": [ 18 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 19 ],
            "Q": [ 20 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 21 ],
            "Q": [ 22 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 23 ],
            "Q": [ 24 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 25 ],
            "Q": [ 26 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 27 ],
            "Q": [ 28 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 29 ],
            "Q": [ 30 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 31 ],
            "Q": [ 32 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 33 ],
            "Q": [ 34 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 35 ],
            "Q": [ 36 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 37 ],
            "Q": [ 38 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 39 ],
            "Q": [ 40 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 41 ],
            "Q": [ 42 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 43 ],
            "Q": [ 44 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 45 ],
            "Q": [ 46 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 47 ],
            "Q": [ 48 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 49 ],
            "Q": [ 50 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 51 ],
            "Q": [ 52 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 53 ],
            "Q": [ 54 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 55 ],
            "Q": [ 56 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 57 ],
            "Q": [ 58 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 59 ],
            "Q": [ 60 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 61 ],
            "Q": [ 62 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_32": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 63 ],
            "Q": [ 64 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_32_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 63 ],
            "I0": [ 64 ]
          }
        },
        "c.clockCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 65 ],
            "Q": [ 66 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 67 ],
            "Q": [ 68 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 69 ],
            "Q": [ 70 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 71 ],
            "Q": [ 72 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 73 ],
            "Q": [ 74 ],
            "RESET": [ 12 ]
          }
        },
        "c.clockCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 75 ],
            "Q": [ 76 ],
            "RESET": [ 12 ]
          }
        },
        "c.counterValue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 77 ],
            "Q": [ 78 ]
          }
        },
        "c.counterValue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 79 ],
            "Q": [ 80 ]
          }
        },
        "c.counterValue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 81 ],
            "Q": [ 82 ]
          }
        },
        "c.counterValue_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 83 ],
            "Q": [ 84 ]
          }
        },
        "c.counterValue_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 85 ],
            "Q": [ 86 ]
          }
        },
        "c.counterValue_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 87 ],
            "Q": [ 88 ]
          }
        },
        "c.counterValue_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 89 ],
            "Q": [ 90 ]
          }
        },
        "c.counterValue_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:11.5-18.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 12 ],
            "CLK": [ 9 ],
            "D": [ 91 ],
            "Q": [ 92 ]
          }
        },
        "c.counterValue_DFFE_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 91 ],
            "I0": [ 92 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 12 ],
            "I0": [ 93 ],
            "I1": [ 94 ],
            "I2": [ 95 ],
            "I3": [ 96 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 94 ],
            "I0": [ 26 ],
            "I1": [ 24 ],
            "I2": [ 22 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 96 ],
            "I0": [ 58 ],
            "I1": [ 36 ],
            "I2": [ 14 ],
            "I3": [ 11 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 95 ],
            "I0": [ 50 ],
            "I1": [ 44 ],
            "I2": [ 32 ],
            "I3": [ 28 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 93 ],
            "I0": [ 64 ],
            "I1": [ 62 ],
            "I2": [ 97 ],
            "I3": [ 98 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 98 ],
            "I0": [ 60 ],
            "I1": [ 56 ],
            "I2": [ 54 ],
            "I3": [ 52 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 97 ],
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 101 ],
            "I3": [ 102 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 102 ],
            "I0": [ 18 ],
            "I1": [ 16 ],
            "I2": [ 76 ],
            "I3": [ 74 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 101 ],
            "I0": [ 72 ],
            "I1": [ 70 ],
            "I2": [ 68 ],
            "I3": [ 66 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 100 ],
            "I0": [ 48 ],
            "I1": [ 46 ],
            "I2": [ 42 ],
            "I3": [ 40 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 99 ],
            "I0": [ 38 ],
            "I1": [ 34 ],
            "I2": [ 30 ],
            "I3": [ 20 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 103 ],
            "I0": [ 104 ],
            "I1": [ 94 ],
            "I2": [ 20 ],
            "I3": [ 28 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 19 ],
            "I0": [ 104 ],
            "I1": [ 94 ],
            "I2": [ 28 ],
            "I3": [ 20 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 35 ],
            "I0": [ 105 ],
            "I1": [ 36 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 67 ],
            "I0": [ 106 ],
            "I1": [ 68 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_10": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 61 ],
            "I0": [ 64 ],
            "I1": [ 62 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 106 ],
            "I0": [ 107 ],
            "I1": [ 74 ],
            "I2": [ 72 ],
            "I3": [ 70 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 73 ],
            "I0": [ 107 ],
            "I1": [ 74 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 17 ],
            "I0": [ 103 ],
            "I1": [ 18 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 25 ],
            "I0": [ 108 ],
            "I1": [ 26 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_4_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 108 ],
            "I0": [ 104 ],
            "I1": [ 28 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 27 ],
            "I0": [ 104 ],
            "I1": [ 28 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_6": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 33 ],
            "I0": [ 109 ],
            "I1": [ 34 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_6_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 109 ],
            "I0": [ 110 ],
            "I1": [ 42 ],
            "I2": [ 40 ],
            "I3": [ 38 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_7": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 41 ],
            "I0": [ 110 ],
            "I1": [ 42 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_7_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 110 ],
            "I0": [ 111 ],
            "I1": [ 48 ],
            "I2": [ 46 ],
            "I3": [ 44 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_8": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 47 ],
            "I0": [ 111 ],
            "I1": [ 48 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_8_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 111 ],
            "I0": [ 112 ],
            "I1": [ 54 ],
            "I2": [ 52 ],
            "I3": [ 50 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_9": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 53 ],
            "I0": [ 112 ],
            "I1": [ 54 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_9_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 64 ],
            "I1": [ 62 ],
            "I2": [ 60 ],
            "I3": [ 56 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 105 ],
            "I0": [ 106 ],
            "I1": [ 68 ],
            "I2": [ 66 ],
            "I3": [ 58 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 13 ],
            "I0": [ 105 ],
            "I1": [ 36 ],
            "I2": [ 14 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 106 ],
            "I1": [ 68 ],
            "I2": [ 66 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 71 ],
            "I0": [ 107 ],
            "I1": [ 74 ],
            "I2": [ 72 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 15 ],
            "I0": [ 103 ],
            "I1": [ 18 ],
            "I2": [ 16 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 23 ],
            "I0": [ 108 ],
            "I1": [ 26 ],
            "I2": [ 24 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 31 ],
            "I0": [ 109 ],
            "I1": [ 34 ],
            "I2": [ 32 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 39 ],
            "I0": [ 110 ],
            "I1": [ 42 ],
            "I2": [ 40 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 45 ],
            "I0": [ 111 ],
            "I1": [ 48 ],
            "I2": [ 46 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_8": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 51 ],
            "I0": [ 112 ],
            "I1": [ 54 ],
            "I2": [ 52 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT3_F_9": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 59 ],
            "I0": [ 64 ],
            "I1": [ 62 ],
            "I2": [ 60 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 10 ],
            "I0": [ 105 ],
            "I1": [ 36 ],
            "I2": [ 14 ],
            "I3": [ 11 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 57 ],
            "I0": [ 106 ],
            "I1": [ 68 ],
            "I2": [ 66 ],
            "I3": [ 58 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 69 ],
            "I0": [ 107 ],
            "I1": [ 74 ],
            "I2": [ 72 ],
            "I3": [ 70 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 75 ],
            "I0": [ 103 ],
            "I1": [ 18 ],
            "I2": [ 16 ],
            "I3": [ 76 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 21 ],
            "I0": [ 108 ],
            "I1": [ 26 ],
            "I2": [ 24 ],
            "I3": [ 22 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 29 ],
            "I0": [ 109 ],
            "I1": [ 34 ],
            "I2": [ 32 ],
            "I3": [ 30 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 37 ],
            "I0": [ 110 ],
            "I1": [ 42 ],
            "I2": [ 40 ],
            "I3": [ 38 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 43 ],
            "I0": [ 111 ],
            "I1": [ 48 ],
            "I2": [ 46 ],
            "I3": [ 44 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 49 ],
            "I0": [ 112 ],
            "I1": [ 54 ],
            "I2": [ 52 ],
            "I3": [ 50 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT4_F_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 55 ],
            "I0": [ 64 ],
            "I1": [ 62 ],
            "I2": [ 60 ],
            "I3": [ 56 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 107 ],
            "I0": [ 103 ],
            "I1": [ 18 ],
            "I2": [ 16 ],
            "I3": [ 76 ]
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 104 ],
            "I0": [ 109 ],
            "I1": [ 34 ],
            "I2": [ 30 ],
            "I3": [ 32 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 77 ],
            "I0": [ 113 ],
            "I1": [ 78 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 83 ],
            "I0": [ 114 ],
            "I1": [ 84 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 89 ],
            "I0": [ 92 ],
            "I1": [ 90 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 113 ],
            "I0": [ 114 ],
            "I1": [ 84 ],
            "I2": [ 82 ],
            "I3": [ 80 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 81 ],
            "I0": [ 114 ],
            "I1": [ 84 ],
            "I2": [ 82 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 87 ],
            "I0": [ 92 ],
            "I1": [ 90 ],
            "I2": [ 88 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 114 ],
            "I0": [ 92 ],
            "I1": [ 90 ],
            "I2": [ 88 ],
            "I3": [ 86 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 79 ],
            "I0": [ 114 ],
            "I1": [ 84 ],
            "I2": [ 82 ],
            "I3": [ 80 ]
          }
        },
        "c.counterValue_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 85 ],
            "I0": [ 92 ],
            "I1": [ 90 ],
            "I2": [ 88 ],
            "I3": [ 86 ]
          }
        },
        "charOutput_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 115 ],
            "Q": [ 116 ]
          }
        },
        "charOutput_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 117 ],
            "Q": [ 118 ]
          }
        },
        "charOutput_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 119 ],
            "Q": [ 120 ]
          }
        },
        "charOutput_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 121 ],
            "Q": [ 122 ]
          }
        },
        "charOutput_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 123 ],
            "Q": [ 124 ]
          }
        },
        "charOutput_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 125 ],
            "Q": [ 126 ]
          }
        },
        "charOutput_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 127 ],
            "Q": [ 128 ]
          }
        },
        "charOutput_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:105.5-112.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 129 ],
            "Q": [ 130 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 119 ],
            "I0": [ 131 ],
            "I1": [ 132 ],
            "I2": [ 133 ],
            "I3": [ 134 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 121 ],
            "I0": [ 135 ],
            "I1": [ 136 ],
            "I2": [ 133 ],
            "I3": [ 137 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 123 ],
            "I0": [ 138 ],
            "I1": [ 139 ],
            "I2": [ 133 ],
            "I3": [ 140 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 125 ],
            "I0": [ 141 ],
            "I1": [ 142 ],
            "I2": [ 133 ],
            "I3": [ 143 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 127 ],
            "I0": [ 144 ],
            "I1": [ 145 ],
            "I2": [ 133 ],
            "I3": [ 146 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 129 ],
            "I0": [ 147 ],
            "I1": [ 148 ],
            "I2": [ 133 ],
            "I3": [ 149 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 115 ],
            "I0": [ 150 ],
            "I1": [ 151 ],
            "I2": [ 152 ],
            "I3": [ 133 ]
          }
        },
        "charOutput_DFF_Q_D_LUT4_F_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 117 ],
            "I0": [ 153 ],
            "I1": [ 154 ],
            "I2": [ 155 ],
            "I3": [ 156 ]
          }
        },
        "ioCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 157 ],
            "O": [ 5 ]
          }
        },
        "ioDc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 158 ],
            "O": [ 6 ]
          }
        },
        "ioReset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 159 ],
            "O": [ 7 ]
          }
        },
        "ioSclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 160 ],
            "O": [ 3 ]
          }
        },
        "ioSdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 161 ],
            "O": [ 4 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 163 ],
            "Q": [ 164 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 165 ],
            "Q": [ 166 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010011010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 165 ],
            "I0": [ 167 ],
            "I1": [ 168 ],
            "I2": [ 166 ],
            "I3": [ 169 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 170 ],
            "Q": [ 169 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 170 ],
            "I0": [ 167 ],
            "I1": [ 168 ],
            "I2": [ 169 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 171 ],
            "Q": [ 168 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 171 ],
            "I0": [ 168 ]
          }
        },
        "row1.inputCharIndex_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 163 ],
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 174 ],
            "I3": [ 167 ]
          }
        },
        "row1.outByte_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 175 ]
          }
        },
        "row1.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 176 ],
            "CLK": [ 9 ],
            "D": [ 177 ],
            "Q": [ 178 ]
          }
        },
        "row1.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 176 ],
            "CLK": [ 9 ],
            "D": [ 179 ],
            "Q": [ 180 ]
          }
        },
        "row1.state_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 177 ],
            "I0": [ 178 ],
            "I1": [ 180 ]
          }
        },
        "row1.state_DFFE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 179 ],
            "I0": [ 178 ],
            "I1": [ 180 ]
          }
        },
        "row1.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 162 ],
            "I0": [ 180 ],
            "I1": [ 178 ]
          }
        },
        "row1.textBuffer_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 181 ],
            "Q": [ 182 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 183 ],
            "Q": [ 184 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 185 ],
            "Q": [ 186 ]
          }
        },
        "row1.textBuffer_DFFE_Q_100": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 187 ],
            "Q": [ 188 ]
          }
        },
        "row1.textBuffer_DFFE_Q_100_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 187 ],
            "I0": [ 189 ],
            "I1": [ 188 ],
            "I2": [ 190 ]
          }
        },
        "row1.textBuffer_DFFE_Q_101": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 191 ],
            "Q": [ 192 ]
          }
        },
        "row1.textBuffer_DFFE_Q_101_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 191 ],
            "I0": [ 193 ],
            "I1": [ 192 ],
            "I2": [ 190 ]
          }
        },
        "row1.textBuffer_DFFE_Q_102": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 194 ],
            "Q": [ 195 ]
          }
        },
        "row1.textBuffer_DFFE_Q_102_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 194 ],
            "I0": [ 196 ],
            "I1": [ 195 ],
            "I2": [ 190 ]
          }
        },
        "row1.textBuffer_DFFE_Q_103": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 197 ],
            "Q": [ 198 ]
          }
        },
        "row1.textBuffer_DFFE_Q_103_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 197 ],
            "I0": [ 199 ],
            "I1": [ 198 ],
            "I2": [ 190 ]
          }
        },
        "row1.textBuffer_DFFE_Q_104": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 200 ],
            "Q": [ 201 ]
          }
        },
        "row1.textBuffer_DFFE_Q_104_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 200 ],
            "I0": [ 202 ],
            "I1": [ 201 ],
            "I2": [ 203 ]
          }
        },
        "row1.textBuffer_DFFE_Q_105": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 204 ],
            "Q": [ 205 ]
          }
        },
        "row1.textBuffer_DFFE_Q_105_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 204 ],
            "I0": [ 206 ],
            "I1": [ 205 ],
            "I2": [ 203 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 207 ],
            "Q": [ 208 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 207 ],
            "I0": [ 209 ],
            "I1": [ 208 ],
            "I2": [ 210 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 209 ],
            "I0": [ 164 ],
            "I1": [ 211 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 212 ],
            "I0": [ 213 ],
            "I1": [ 209 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 214 ],
            "I0": [ 215 ],
            "I1": [ 216 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 210 ],
            "I0": [ 217 ],
            "I1": [ 208 ],
            "I2": [ 218 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 218 ],
            "I0": [ 172 ],
            "I1": [ 219 ],
            "I2": [ 211 ]
          }
        },
        "row1.textBuffer_DFFE_Q_107": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 220 ],
            "Q": [ 221 ]
          }
        },
        "row1.textBuffer_DFFE_Q_107_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 220 ],
            "I0": [ 222 ],
            "I1": [ 221 ],
            "I2": [ 203 ]
          }
        },
        "row1.textBuffer_DFFE_Q_108": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 223 ],
            "Q": [ 224 ]
          }
        },
        "row1.textBuffer_DFFE_Q_108_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 223 ],
            "I0": [ 225 ],
            "I1": [ 224 ],
            "I2": [ 203 ]
          }
        },
        "row1.textBuffer_DFFE_Q_109": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 226 ],
            "Q": [ 227 ]
          }
        },
        "row1.textBuffer_DFFE_Q_109_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 226 ],
            "I0": [ 228 ],
            "I1": [ 227 ],
            "I2": [ 203 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 185 ],
            "I0": [ 229 ],
            "I1": [ 230 ],
            "I2": [ 231 ],
            "I3": [ 186 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 230 ],
            "I0": [ 164 ],
            "I1": [ 232 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 233 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 230 ]
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 231 ],
            "I0": [ 234 ],
            "I1": [ 219 ],
            "I2": [ 172 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 235 ],
            "Q": [ 236 ]
          }
        },
        "row1.textBuffer_DFFE_Q_110": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 237 ],
            "Q": [ 238 ]
          }
        },
        "row1.textBuffer_DFFE_Q_110_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 237 ],
            "I0": [ 239 ],
            "I1": [ 238 ],
            "I2": [ 203 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 240 ],
            "Q": [ 241 ]
          }
        },
        "row1.textBuffer_DFFE_Q_111_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 240 ],
            "I0": [ 242 ],
            "I1": [ 241 ],
            "I2": [ 203 ]
          }
        },
        "row1.textBuffer_DFFE_Q_112": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 243 ],
            "Q": [ 244 ]
          }
        },
        "row1.textBuffer_DFFE_Q_112_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 243 ],
            "I0": [ 245 ],
            "I1": [ 244 ],
            "I2": [ 212 ]
          }
        },
        "row1.textBuffer_DFFE_Q_113": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 246 ],
            "Q": [ 247 ]
          }
        },
        "row1.textBuffer_DFFE_Q_113_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 246 ],
            "I0": [ 248 ],
            "I1": [ 247 ],
            "I2": [ 212 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 249 ],
            "Q": [ 250 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 249 ],
            "I0": [ 213 ],
            "I1": [ 250 ],
            "I2": [ 251 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 251 ],
            "I0": [ 209 ],
            "I1": [ 250 ],
            "I2": [ 252 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 252 ],
            "I0": [ 172 ],
            "I1": [ 219 ],
            "I2": [ 215 ]
          }
        },
        "row1.textBuffer_DFFE_Q_115": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 253 ],
            "Q": [ 254 ]
          }
        },
        "row1.textBuffer_DFFE_Q_115_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 253 ],
            "I0": [ 255 ],
            "I1": [ 254 ],
            "I2": [ 212 ]
          }
        },
        "row1.textBuffer_DFFE_Q_116": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 256 ],
            "Q": [ 257 ]
          }
        },
        "row1.textBuffer_DFFE_Q_116_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 256 ],
            "I0": [ 258 ],
            "I1": [ 257 ],
            "I2": [ 212 ]
          }
        },
        "row1.textBuffer_DFFE_Q_117": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 259 ],
            "Q": [ 260 ]
          }
        },
        "row1.textBuffer_DFFE_Q_117_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 259 ],
            "I0": [ 261 ],
            "I1": [ 260 ],
            "I2": [ 212 ]
          }
        },
        "row1.textBuffer_DFFE_Q_118": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 262 ],
            "Q": [ 263 ]
          }
        },
        "row1.textBuffer_DFFE_Q_118_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 262 ],
            "I0": [ 264 ],
            "I1": [ 263 ],
            "I2": [ 212 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 265 ],
            "Q": [ 266 ]
          }
        },
        "row1.textBuffer_DFFE_Q_119_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 265 ],
            "I0": [ 214 ],
            "I1": [ 266 ],
            "I2": [ 212 ]
          }
        },
        "row1.textBuffer_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 235 ],
            "I0": [ 267 ],
            "I1": [ 236 ],
            "I2": [ 233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 268 ],
            "Q": [ 269 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 270 ],
            "Q": [ 271 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 270 ],
            "I0": [ 213 ],
            "I1": [ 271 ],
            "I2": [ 272 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 272 ],
            "I0": [ 271 ],
            "I1": [ 273 ],
            "I2": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 274 ],
            "Q": [ 275 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 274 ],
            "I0": [ 213 ],
            "I1": [ 275 ],
            "I2": [ 276 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 276 ],
            "I0": [ 275 ],
            "I1": [ 277 ],
            "I2": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 278 ],
            "Q": [ 279 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 278 ],
            "I0": [ 167 ],
            "I1": [ 213 ],
            "I2": [ 280 ]
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 280 ],
            "I0": [ 281 ],
            "I1": [ 279 ],
            "I2": [ 167 ],
            "I3": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 282 ],
            "Q": [ 283 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 282 ],
            "I0": [ 213 ],
            "I1": [ 283 ],
            "I2": [ 284 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 284 ],
            "I0": [ 283 ],
            "I1": [ 285 ],
            "I2": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 286 ],
            "Q": [ 287 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 286 ],
            "I0": [ 213 ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 288 ],
            "I0": [ 287 ],
            "I1": [ 289 ],
            "I2": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 290 ],
            "Q": [ 291 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 290 ],
            "I0": [ 213 ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 292 ],
            "I0": [ 291 ],
            "I1": [ 293 ],
            "I2": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 294 ],
            "Q": [ 295 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 294 ],
            "I0": [ 213 ],
            "I1": [ 295 ],
            "I2": [ 296 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 296 ],
            "I0": [ 295 ],
            "I1": [ 297 ],
            "I2": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 298 ],
            "Q": [ 299 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 298 ],
            "I0": [ 213 ],
            "I1": [ 299 ],
            "I2": [ 300 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 213 ],
            "I0": [ 164 ],
            "I1": [ 215 ]
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 300 ],
            "I0": [ 299 ],
            "I1": [ 216 ],
            "I2": [ 173 ]
          }
        },
        "row1.textBuffer_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 268 ],
            "I0": [ 301 ],
            "I1": [ 269 ],
            "I2": [ 233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 302 ],
            "Q": [ 303 ]
          }
        },
        "row1.textBuffer_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 302 ],
            "I0": [ 304 ],
            "I1": [ 303 ],
            "I2": [ 233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 305 ],
            "Q": [ 306 ]
          }
        },
        "row1.textBuffer_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 305 ],
            "I0": [ 307 ],
            "I1": [ 306 ],
            "I2": [ 233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 308 ],
            "Q": [ 309 ]
          }
        },
        "row1.textBuffer_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 308 ],
            "I0": [ 310 ],
            "I1": [ 309 ],
            "I2": [ 233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 311 ],
            "Q": [ 312 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 311 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 313 ]
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 313 ],
            "I0": [ 314 ],
            "I1": [ 312 ],
            "I2": [ 315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 316 ],
            "Q": [ 317 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 316 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 318 ]
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 318 ],
            "I0": [ 319 ],
            "I1": [ 317 ],
            "I2": [ 315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 320 ],
            "Q": [ 321 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 320 ],
            "I0": [ 322 ],
            "I1": [ 323 ],
            "I2": [ 219 ],
            "I3": [ 324 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 323 ],
            "I0": [ 167 ],
            "I1": [ 172 ]
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 324 ],
            "I0": [ 229 ],
            "I1": [ 325 ],
            "I2": [ 167 ],
            "I3": [ 321 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 326 ],
            "Q": [ 327 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 326 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 328 ]
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 328 ],
            "I0": [ 329 ],
            "I1": [ 327 ],
            "I2": [ 315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 183 ],
            "I0": [ 330 ],
            "I1": [ 184 ],
            "I2": [ 331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 330 ],
            "I0": [ 232 ],
            "I1": [ 277 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 332 ],
            "Q": [ 333 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 334 ],
            "Q": [ 335 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 334 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 336 ]
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 336 ],
            "I0": [ 337 ],
            "I1": [ 335 ],
            "I2": [ 315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 338 ],
            "Q": [ 339 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 338 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 340 ]
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 340 ],
            "I0": [ 341 ],
            "I1": [ 339 ],
            "I2": [ 315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 342 ],
            "Q": [ 343 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 342 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 344 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 344 ],
            "I0": [ 345 ],
            "I1": [ 343 ],
            "I2": [ 315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 315 ],
            "I0": [ 167 ],
            "I1": [ 325 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 346 ],
            "I0": [ 347 ],
            "I1": [ 348 ],
            "I2": [ 315 ]
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 229 ],
            "I0": [ 234 ],
            "I1": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 349 ],
            "Q": [ 348 ]
          }
        },
        "row1.textBuffer_DFFE_Q_23_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 349 ],
            "I0": [ 229 ],
            "I1": [ 167 ],
            "I2": [ 346 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 350 ],
            "Q": [ 351 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 350 ],
            "I0": [ 325 ],
            "I1": [ 351 ],
            "I2": [ 352 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 352 ],
            "I0": [ 351 ],
            "I1": [ 273 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_25": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 354 ],
            "Q": [ 355 ]
          }
        },
        "row1.textBuffer_DFFE_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 325 ],
            "I1": [ 355 ],
            "I2": [ 356 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_25_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 355 ],
            "I1": [ 277 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_26": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 357 ],
            "Q": [ 358 ]
          }
        },
        "row1.textBuffer_DFFE_Q_26_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 325 ],
            "I1": [ 358 ],
            "I2": [ 359 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_26_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 359 ],
            "I0": [ 358 ],
            "I1": [ 281 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_27": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 360 ],
            "Q": [ 361 ]
          }
        },
        "row1.textBuffer_DFFE_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 325 ],
            "I1": [ 361 ],
            "I2": [ 362 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_27_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 362 ],
            "I0": [ 361 ],
            "I1": [ 285 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 363 ],
            "Q": [ 364 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 363 ],
            "I0": [ 325 ],
            "I1": [ 364 ],
            "I2": [ 365 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 365 ],
            "I0": [ 364 ],
            "I1": [ 289 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_29": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 366 ],
            "Q": [ 367 ]
          }
        },
        "row1.textBuffer_DFFE_Q_29_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 325 ],
            "I1": [ 367 ],
            "I2": [ 368 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_29_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 367 ],
            "I1": [ 293 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 332 ],
            "I0": [ 173 ],
            "I1": [ 333 ],
            "I2": [ 369 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 369 ],
            "I0": [ 219 ],
            "I1": [ 333 ],
            "I2": [ 232 ],
            "I3": [ 172 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 370 ],
            "Q": [ 371 ]
          }
        },
        "row1.textBuffer_DFFE_Q_30": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 372 ],
            "Q": [ 373 ]
          }
        },
        "row1.textBuffer_DFFE_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 372 ],
            "I0": [ 325 ],
            "I1": [ 373 ],
            "I2": [ 374 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_30_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 373 ],
            "I1": [ 297 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 375 ],
            "Q": [ 376 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 325 ],
            "I1": [ 376 ],
            "I2": [ 377 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 325 ],
            "I0": [ 322 ],
            "I1": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 377 ],
            "I0": [ 376 ],
            "I1": [ 216 ],
            "I2": [ 353 ]
          }
        },
        "row1.textBuffer_DFFE_Q_32": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 378 ],
            "Q": [ 379 ]
          }
        },
        "row1.textBuffer_DFFE_Q_32_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 380 ],
            "I1": [ 379 ],
            "I2": [ 381 ]
          }
        },
        "row1.textBuffer_DFFE_Q_33": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 382 ],
            "Q": [ 383 ]
          }
        },
        "row1.textBuffer_DFFE_Q_33_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 382 ],
            "I0": [ 384 ],
            "I1": [ 383 ],
            "I2": [ 381 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 385 ],
            "Q": [ 386 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 387 ],
            "I1": [ 386 ],
            "I2": [ 388 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 389 ],
            "I1": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 388 ],
            "I0": [ 353 ],
            "I1": [ 386 ],
            "I2": [ 390 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 390 ],
            "I0": [ 219 ],
            "I1": [ 389 ],
            "I2": [ 172 ]
          }
        },
        "row1.textBuffer_DFFE_Q_35": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 391 ],
            "Q": [ 392 ]
          }
        },
        "row1.textBuffer_DFFE_Q_35_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 393 ],
            "I1": [ 392 ],
            "I2": [ 381 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 394 ],
            "Q": [ 395 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 394 ],
            "I0": [ 189 ],
            "I1": [ 395 ],
            "I2": [ 381 ]
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 189 ],
            "I0": [ 389 ],
            "I1": [ 289 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 396 ],
            "Q": [ 397 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 396 ],
            "I0": [ 193 ],
            "I1": [ 397 ],
            "I2": [ 381 ]
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 193 ],
            "I0": [ 389 ],
            "I1": [ 293 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 398 ],
            "Q": [ 399 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 398 ],
            "I0": [ 196 ],
            "I1": [ 399 ],
            "I2": [ 381 ]
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 196 ],
            "I0": [ 389 ],
            "I1": [ 297 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 400 ],
            "Q": [ 401 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 199 ],
            "I1": [ 401 ],
            "I2": [ 381 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 387 ],
            "I1": [ 353 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 168 ],
            "I1": [ 169 ],
            "I2": [ 164 ],
            "I3": [ 166 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 370 ],
            "I0": [ 402 ],
            "I1": [ 371 ],
            "I2": [ 331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 402 ],
            "I0": [ 232 ],
            "I1": [ 285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 403 ],
            "Q": [ 404 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 405 ],
            "Q": [ 406 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 202 ],
            "I1": [ 406 ],
            "I2": [ 407 ]
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 202 ],
            "I0": [ 211 ],
            "I1": [ 273 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 408 ],
            "Q": [ 409 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 408 ],
            "I0": [ 206 ],
            "I1": [ 409 ],
            "I2": [ 407 ]
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 206 ],
            "I0": [ 211 ],
            "I1": [ 277 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 410 ],
            "Q": [ 411 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 412 ],
            "I1": [ 411 ],
            "I2": [ 413 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 211 ],
            "I1": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 413 ],
            "I0": [ 387 ],
            "I1": [ 411 ],
            "I2": [ 414 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 219 ],
            "I1": [ 172 ],
            "I2": [ 211 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 415 ],
            "Q": [ 416 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 415 ],
            "I0": [ 222 ],
            "I1": [ 416 ],
            "I2": [ 407 ]
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 222 ],
            "I0": [ 211 ],
            "I1": [ 285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 417 ],
            "Q": [ 418 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 225 ],
            "I1": [ 418 ],
            "I2": [ 407 ]
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 225 ],
            "I0": [ 211 ],
            "I1": [ 289 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 419 ],
            "Q": [ 420 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 419 ],
            "I0": [ 228 ],
            "I1": [ 420 ],
            "I2": [ 407 ]
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 228 ],
            "I0": [ 211 ],
            "I1": [ 293 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 421 ],
            "Q": [ 422 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 421 ],
            "I0": [ 239 ],
            "I1": [ 422 ],
            "I2": [ 407 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 239 ],
            "I0": [ 211 ],
            "I1": [ 297 ]
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 211 ],
            "I0": [ 168 ],
            "I1": [ 166 ],
            "I2": [ 169 ]
          }
        },
        "row1.textBuffer_DFFE_Q_47": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 423 ],
            "Q": [ 424 ]
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 242 ],
            "I1": [ 424 ],
            "I2": [ 407 ]
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 407 ],
            "I0": [ 412 ],
            "I1": [ 387 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 425 ],
            "Q": [ 426 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 425 ],
            "I0": [ 245 ],
            "I1": [ 426 ],
            "I2": [ 427 ]
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 245 ],
            "I0": [ 215 ],
            "I1": [ 273 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 428 ],
            "Q": [ 429 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 428 ],
            "I0": [ 248 ],
            "I1": [ 429 ],
            "I2": [ 427 ]
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 248 ],
            "I0": [ 215 ],
            "I1": [ 277 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 403 ],
            "I0": [ 430 ],
            "I1": [ 404 ],
            "I2": [ 331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 430 ],
            "I0": [ 232 ],
            "I1": [ 289 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 431 ],
            "Q": [ 432 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 433 ],
            "Q": [ 434 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 433 ],
            "I0": [ 435 ],
            "I1": [ 434 ],
            "I2": [ 436 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 436 ],
            "I0": [ 412 ],
            "I1": [ 434 ],
            "I2": [ 437 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 437 ],
            "I0": [ 219 ],
            "I1": [ 172 ],
            "I2": [ 215 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 438 ],
            "Q": [ 439 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 438 ],
            "I0": [ 255 ],
            "I1": [ 439 ],
            "I2": [ 427 ]
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 255 ],
            "I0": [ 215 ],
            "I1": [ 285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_52": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 440 ],
            "Q": [ 441 ]
          }
        },
        "row1.textBuffer_DFFE_Q_52_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 440 ],
            "I0": [ 258 ],
            "I1": [ 441 ],
            "I2": [ 427 ]
          }
        },
        "row1.textBuffer_DFFE_Q_52_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 258 ],
            "I0": [ 215 ],
            "I1": [ 289 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 442 ],
            "Q": [ 443 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 442 ],
            "I0": [ 261 ],
            "I1": [ 443 ],
            "I2": [ 427 ]
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 261 ],
            "I0": [ 215 ],
            "I1": [ 293 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 444 ],
            "Q": [ 445 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 444 ],
            "I0": [ 264 ],
            "I1": [ 445 ],
            "I2": [ 427 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 264 ],
            "I0": [ 215 ],
            "I1": [ 297 ]
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 215 ],
            "I0": [ 169 ],
            "I1": [ 166 ],
            "I2": [ 168 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 446 ],
            "Q": [ 447 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 446 ],
            "I0": [ 214 ],
            "I1": [ 447 ],
            "I2": [ 427 ]
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 427 ],
            "I0": [ 435 ],
            "I1": [ 412 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 448 ],
            "Q": [ 449 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 448 ],
            "I0": [ 435 ],
            "I1": [ 449 ],
            "I2": [ 450 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 450 ],
            "I0": [ 449 ],
            "I1": [ 273 ],
            "I2": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 452 ],
            "Q": [ 453 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 452 ],
            "I0": [ 435 ],
            "I1": [ 453 ],
            "I2": [ 454 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 454 ],
            "I0": [ 453 ],
            "I1": [ 277 ],
            "I2": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_58": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 455 ],
            "Q": [ 456 ]
          }
        },
        "row1.textBuffer_DFFE_Q_58_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 455 ],
            "I0": [ 167 ],
            "I1": [ 435 ],
            "I2": [ 457 ]
          }
        },
        "row1.textBuffer_DFFE_Q_58_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 457 ],
            "I0": [ 281 ],
            "I1": [ 456 ],
            "I2": [ 167 ],
            "I3": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 458 ],
            "Q": [ 459 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 458 ],
            "I0": [ 435 ],
            "I1": [ 459 ],
            "I2": [ 460 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 460 ],
            "I0": [ 459 ],
            "I1": [ 285 ],
            "I2": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 431 ],
            "I0": [ 461 ],
            "I1": [ 432 ],
            "I2": [ 331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 461 ],
            "I0": [ 232 ],
            "I1": [ 293 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 462 ],
            "Q": [ 463 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 464 ],
            "Q": [ 465 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 464 ],
            "I0": [ 435 ],
            "I1": [ 465 ],
            "I2": [ 466 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 466 ],
            "I0": [ 465 ],
            "I1": [ 289 ],
            "I2": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 467 ],
            "Q": [ 468 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 467 ],
            "I0": [ 435 ],
            "I1": [ 468 ],
            "I2": [ 469 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 469 ],
            "I0": [ 468 ],
            "I1": [ 293 ],
            "I2": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 470 ],
            "Q": [ 471 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 470 ],
            "I0": [ 435 ],
            "I1": [ 471 ],
            "I2": [ 472 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 472 ],
            "I0": [ 471 ],
            "I1": [ 297 ],
            "I2": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 473 ],
            "Q": [ 474 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 473 ],
            "I0": [ 435 ],
            "I1": [ 474 ],
            "I2": [ 475 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 435 ],
            "I0": [ 215 ],
            "I1": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 475 ],
            "I0": [ 474 ],
            "I1": [ 216 ],
            "I2": [ 451 ]
          }
        },
        "row1.textBuffer_DFFE_Q_64": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 476 ],
            "Q": [ 477 ]
          }
        },
        "row1.textBuffer_DFFE_Q_64_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 476 ],
            "I0": [ 478 ],
            "I1": [ 477 ],
            "I2": [ 479 ]
          }
        },
        "row1.textBuffer_DFFE_Q_65": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 480 ],
            "Q": [ 481 ]
          }
        },
        "row1.textBuffer_DFFE_Q_65_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 480 ],
            "I0": [ 330 ],
            "I1": [ 481 ],
            "I2": [ 479 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 482 ],
            "Q": [ 483 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 482 ],
            "I0": [ 451 ],
            "I1": [ 483 ],
            "I2": [ 484 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 451 ],
            "I0": [ 168 ],
            "I1": [ 169 ],
            "I2": [ 166 ],
            "I3": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 484 ],
            "I0": [ 219 ],
            "I1": [ 483 ],
            "I2": [ 172 ],
            "I3": [ 232 ]
          }
        },
        "row1.textBuffer_DFFE_Q_67": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 485 ],
            "Q": [ 486 ]
          }
        },
        "row1.textBuffer_DFFE_Q_67_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 485 ],
            "I0": [ 402 ],
            "I1": [ 486 ],
            "I2": [ 479 ]
          }
        },
        "row1.textBuffer_DFFE_Q_68": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 487 ],
            "Q": [ 488 ]
          }
        },
        "row1.textBuffer_DFFE_Q_68_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 487 ],
            "I0": [ 430 ],
            "I1": [ 488 ],
            "I2": [ 479 ]
          }
        },
        "row1.textBuffer_DFFE_Q_69": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 489 ],
            "Q": [ 490 ]
          }
        },
        "row1.textBuffer_DFFE_Q_69_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 489 ],
            "I0": [ 461 ],
            "I1": [ 490 ],
            "I2": [ 479 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 462 ],
            "I0": [ 491 ],
            "I1": [ 463 ],
            "I2": [ 331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 491 ],
            "I0": [ 232 ],
            "I1": [ 297 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 492 ],
            "Q": [ 493 ]
          }
        },
        "row1.textBuffer_DFFE_Q_70": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 494 ],
            "Q": [ 495 ]
          }
        },
        "row1.textBuffer_DFFE_Q_70_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 494 ],
            "I0": [ 491 ],
            "I1": [ 495 ],
            "I2": [ 479 ]
          }
        },
        "row1.textBuffer_DFFE_Q_71": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 496 ],
            "Q": [ 497 ]
          }
        },
        "row1.textBuffer_DFFE_Q_71_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 496 ],
            "I0": [ 498 ],
            "I1": [ 497 ],
            "I2": [ 479 ]
          }
        },
        "row1.textBuffer_DFFE_Q_72": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 499 ],
            "Q": [ 500 ]
          }
        },
        "row1.textBuffer_DFFE_Q_72_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 499 ],
            "I0": [ 501 ],
            "I1": [ 500 ],
            "I2": [ 502 ]
          }
        },
        "row1.textBuffer_DFFE_Q_73": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 503 ],
            "Q": [ 504 ]
          }
        },
        "row1.textBuffer_DFFE_Q_73_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 503 ],
            "I0": [ 505 ],
            "I1": [ 504 ],
            "I2": [ 502 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 506 ],
            "Q": [ 507 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 506 ],
            "I0": [ 508 ],
            "I1": [ 509 ],
            "I2": [ 510 ],
            "I3": [ 507 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 509 ],
            "I0": [ 164 ],
            "I1": [ 232 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 502 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 509 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 310 ],
            "I0": [ 234 ],
            "I1": [ 216 ]
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 510 ],
            "I0": [ 172 ],
            "I1": [ 219 ],
            "I2": [ 234 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 511 ],
            "Q": [ 512 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 511 ],
            "I0": [ 267 ],
            "I1": [ 512 ],
            "I2": [ 502 ]
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 267 ],
            "I0": [ 234 ],
            "I1": [ 285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 513 ],
            "Q": [ 514 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 513 ],
            "I0": [ 301 ],
            "I1": [ 514 ],
            "I2": [ 502 ]
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 301 ],
            "I0": [ 234 ],
            "I1": [ 289 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 515 ],
            "Q": [ 516 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 515 ],
            "I0": [ 304 ],
            "I1": [ 516 ],
            "I2": [ 502 ]
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 304 ],
            "I0": [ 234 ],
            "I1": [ 293 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 517 ],
            "Q": [ 518 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 517 ],
            "I0": [ 307 ],
            "I1": [ 518 ],
            "I2": [ 502 ]
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 307 ],
            "I0": [ 234 ],
            "I1": [ 297 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 519 ],
            "Q": [ 520 ]
          }
        },
        "row1.textBuffer_DFFE_Q_79_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 519 ],
            "I0": [ 310 ],
            "I1": [ 520 ],
            "I2": [ 502 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 492 ],
            "I0": [ 498 ],
            "I1": [ 493 ],
            "I2": [ 331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 498 ],
            "I0": [ 232 ],
            "I1": [ 216 ]
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 479 ],
            "I0": [ 164 ],
            "I1": [ 232 ],
            "I2": [ 451 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 521 ],
            "Q": [ 522 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 523 ],
            "Q": [ 524 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 523 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 525 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 525 ],
            "I0": [ 314 ],
            "I1": [ 524 ],
            "I2": [ 526 ]
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 314 ],
            "I0": [ 322 ],
            "I1": [ 273 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 527 ],
            "Q": [ 528 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 527 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 529 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 529 ],
            "I0": [ 319 ],
            "I1": [ 528 ],
            "I2": [ 526 ]
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 319 ],
            "I0": [ 322 ],
            "I1": [ 277 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 530 ],
            "Q": [ 531 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 530 ],
            "I0": [ 322 ],
            "I1": [ 532 ],
            "I2": [ 219 ],
            "I3": [ 533 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 169 ],
            "I1": [ 168 ],
            "I2": [ 166 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 532 ],
            "I0": [ 167 ],
            "I1": [ 172 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 533 ],
            "I0": [ 508 ],
            "I1": [ 534 ],
            "I2": [ 167 ],
            "I3": [ 531 ]
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 219 ],
            "I0": [ 173 ],
            "I1": [ 281 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 535 ],
            "Q": [ 536 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 535 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 537 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 537 ],
            "I0": [ 329 ],
            "I1": [ 536 ],
            "I2": [ 526 ]
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 329 ],
            "I0": [ 322 ],
            "I1": [ 285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 538 ],
            "Q": [ 539 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 538 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 540 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 540 ],
            "I0": [ 337 ],
            "I1": [ 539 ],
            "I2": [ 526 ]
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 337 ],
            "I0": [ 322 ],
            "I1": [ 289 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 541 ],
            "Q": [ 542 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 541 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 543 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 543 ],
            "I0": [ 341 ],
            "I1": [ 542 ],
            "I2": [ 526 ]
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 341 ],
            "I0": [ 322 ],
            "I1": [ 293 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 544 ],
            "Q": [ 545 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 544 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 546 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 546 ],
            "I0": [ 345 ],
            "I1": [ 545 ],
            "I2": [ 526 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 345 ],
            "I0": [ 322 ],
            "I1": [ 297 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 347 ],
            "I0": [ 322 ],
            "I1": [ 216 ]
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 526 ],
            "I0": [ 167 ],
            "I1": [ 534 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 547 ],
            "Q": [ 548 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 547 ],
            "I0": [ 508 ],
            "I1": [ 167 ],
            "I2": [ 549 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 508 ],
            "I0": [ 164 ],
            "I1": [ 234 ]
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 549 ],
            "I0": [ 347 ],
            "I1": [ 548 ],
            "I2": [ 526 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 550 ],
            "Q": [ 551 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 550 ],
            "I0": [ 534 ],
            "I1": [ 551 ],
            "I2": [ 552 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 552 ],
            "I0": [ 551 ],
            "I1": [ 273 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 554 ],
            "Q": [ 555 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 554 ],
            "I0": [ 534 ],
            "I1": [ 555 ],
            "I2": [ 556 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 556 ],
            "I0": [ 555 ],
            "I1": [ 277 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 521 ],
            "I0": [ 501 ],
            "I1": [ 522 ],
            "I2": [ 233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 501 ],
            "I0": [ 234 ],
            "I1": [ 273 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 557 ],
            "Q": [ 558 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 559 ],
            "Q": [ 560 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 559 ],
            "I0": [ 534 ],
            "I1": [ 560 ],
            "I2": [ 561 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 561 ],
            "I0": [ 560 ],
            "I1": [ 281 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 562 ],
            "Q": [ 563 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 562 ],
            "I0": [ 534 ],
            "I1": [ 563 ],
            "I2": [ 564 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 564 ],
            "I0": [ 563 ],
            "I1": [ 285 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 565 ],
            "Q": [ 566 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 565 ],
            "I0": [ 534 ],
            "I1": [ 566 ],
            "I2": [ 567 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 567 ],
            "I0": [ 566 ],
            "I1": [ 289 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 568 ],
            "Q": [ 569 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 568 ],
            "I0": [ 534 ],
            "I1": [ 569 ],
            "I2": [ 570 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 570 ],
            "I0": [ 569 ],
            "I1": [ 293 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 571 ],
            "Q": [ 572 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 571 ],
            "I0": [ 534 ],
            "I1": [ 572 ],
            "I2": [ 573 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 573 ],
            "I0": [ 572 ],
            "I1": [ 297 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 574 ],
            "Q": [ 575 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 574 ],
            "I0": [ 534 ],
            "I1": [ 575 ],
            "I2": [ 576 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 534 ],
            "I0": [ 164 ],
            "I1": [ 322 ]
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 576 ],
            "I0": [ 575 ],
            "I1": [ 216 ],
            "I2": [ 553 ]
          }
        },
        "row1.textBuffer_DFFE_Q_96": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 577 ],
            "Q": [ 578 ]
          }
        },
        "row1.textBuffer_DFFE_Q_96_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 577 ],
            "I0": [ 380 ],
            "I1": [ 578 ],
            "I2": [ 190 ]
          }
        },
        "row1.textBuffer_DFFE_Q_96_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 380 ],
            "I0": [ 389 ],
            "I1": [ 273 ]
          }
        },
        "row1.textBuffer_DFFE_Q_97": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 579 ],
            "Q": [ 580 ]
          }
        },
        "row1.textBuffer_DFFE_Q_97_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 579 ],
            "I0": [ 384 ],
            "I1": [ 580 ],
            "I2": [ 190 ]
          }
        },
        "row1.textBuffer_DFFE_Q_97_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 389 ],
            "I1": [ 277 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 581 ],
            "Q": [ 582 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 581 ],
            "I0": [ 217 ],
            "I1": [ 582 ],
            "I2": [ 583 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 217 ],
            "I0": [ 164 ],
            "I1": [ 389 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 389 ],
            "I0": [ 166 ],
            "I1": [ 169 ],
            "I2": [ 168 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 190 ],
            "I0": [ 217 ],
            "I1": [ 553 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 199 ],
            "I0": [ 389 ],
            "I1": [ 216 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 203 ],
            "I0": [ 209 ],
            "I1": [ 217 ],
            "I2": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 242 ],
            "I0": [ 211 ],
            "I1": [ 216 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 583 ],
            "I0": [ 553 ],
            "I1": [ 582 ],
            "I2": [ 584 ],
            "I3": [ 167 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 553 ],
            "I0": [ 168 ],
            "I1": [ 164 ],
            "I2": [ 169 ],
            "I3": [ 166 ]
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 584 ],
            "I0": [ 172 ],
            "I1": [ 389 ],
            "I2": [ 219 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 162 ],
            "CLK": [ 9 ],
            "D": [ 585 ],
            "Q": [ 586 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 585 ],
            "I0": [ 393 ],
            "I1": [ 586 ],
            "I2": [ 190 ]
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 393 ],
            "I0": [ 389 ],
            "I1": [ 285 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 557 ],
            "I0": [ 505 ],
            "I1": [ 558 ],
            "I2": [ 233 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 505 ],
            "I0": [ 234 ],
            "I1": [ 277 ]
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 234 ],
            "I0": [ 168 ],
            "I1": [ 169 ],
            "I2": [ 166 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 181 ],
            "I0": [ 478 ],
            "I1": [ 182 ],
            "I2": [ 331 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 478 ],
            "I0": [ 232 ],
            "I1": [ 273 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 174 ],
            "I0": [ 232 ],
            "I1": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 173 ],
            "I0": [ 168 ],
            "I1": [ 164 ],
            "I2": [ 169 ],
            "I3": [ 166 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 172 ],
            "I0": [ 166 ],
            "I1": [ 168 ],
            "I2": [ 169 ],
            "I3": [ 164 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 232 ],
            "I0": [ 168 ],
            "I1": [ 169 ],
            "I2": [ 166 ]
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 232 ],
            "I1": [ 164 ],
            "I2": [ 173 ],
            "I3": [ 167 ]
          }
        },
        "row2.outByteReg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 587 ],
            "Q": [ 588 ]
          }
        },
        "row2.outByteReg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 589 ],
            "Q": [ 590 ]
          }
        },
        "row2.outByteReg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 591 ],
            "Q": [ 592 ]
          }
        },
        "row2.outByteReg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 593 ],
            "Q": [ 594 ]
          }
        },
        "row2.outByteReg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 595 ],
            "Q": [ 596 ]
          }
        },
        "row2.outByteReg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 597 ],
            "Q": [ 598 ]
          }
        },
        "row2.outByteReg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:57.5-67.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 599 ],
            "Q": [ 600 ]
          }
        },
        "row2.outByteReg_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 134 ],
            "I0": [ 590 ],
            "I1": [ 601 ],
            "I2": [ 155 ],
            "I3": [ 156 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 137 ],
            "I0": [ 592 ],
            "I1": [ 602 ],
            "I2": [ 155 ],
            "I3": [ 156 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 135 ],
            "I0": [ 603 ],
            "I1": [ 604 ],
            "I2": [ 605 ],
            "I3": [ 606 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 136 ],
            "I0": [ 607 ],
            "I1": [ 608 ],
            "I2": [ 609 ],
            "I3": [ 610 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 608 ],
            "I0": [ 254 ],
            "I1": [ 586 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 607 ],
            "I0": [ 283 ],
            "I1": [ 221 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 610 ],
            "I0": [ 612 ],
            "I1": [ 613 ],
            "I2": [ 606 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 612 ],
            "I0": [ 439 ],
            "I1": [ 392 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 613 ],
            "I0": [ 459 ],
            "I1": [ 416 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 604 ],
            "I0": [ 327 ],
            "I1": [ 536 ],
            "I2": [ 611 ],
            "I3": [ 615 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 603 ],
            "I0": [ 563 ],
            "I1": [ 512 ],
            "I2": [ 614 ],
            "I3": [ 616 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 361 ],
            "I1": [ 236 ],
            "I2": [ 614 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 615 ],
            "I0": [ 486 ],
            "I1": [ 371 ],
            "I2": [ 611 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 140 ],
            "I0": [ 594 ],
            "I1": [ 617 ],
            "I2": [ 155 ],
            "I3": [ 156 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 138 ],
            "I0": [ 618 ],
            "I1": [ 619 ],
            "I2": [ 614 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 139 ],
            "I0": [ 620 ],
            "I1": [ 621 ],
            "I2": [ 622 ],
            "I3": [ 623 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 621 ],
            "I0": [ 335 ],
            "I1": [ 404 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 364 ],
            "I1": [ 269 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 623 ],
            "I0": [ 624 ],
            "I1": [ 625 ],
            "I2": [ 606 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 624 ],
            "I0": [ 441 ],
            "I1": [ 395 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 625 ],
            "I0": [ 465 ],
            "I1": [ 418 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 619 ],
            "I0": [ 539 ],
            "I1": [ 257 ],
            "I2": [ 611 ],
            "I3": [ 626 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 618 ],
            "I0": [ 287 ],
            "I1": [ 224 ],
            "I2": [ 606 ],
            "I3": [ 627 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 627 ],
            "I0": [ 566 ],
            "I1": [ 514 ],
            "I2": [ 606 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 626 ],
            "I0": [ 188 ],
            "I1": [ 488 ],
            "I2": [ 611 ],
            "I3": [ 606 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 146 ],
            "I0": [ 598 ],
            "I1": [ 628 ],
            "I2": [ 155 ],
            "I3": [ 156 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 144 ],
            "I0": [ 629 ],
            "I1": [ 630 ],
            "I2": [ 605 ],
            "I3": [ 606 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 145 ],
            "I0": [ 631 ],
            "I1": [ 632 ],
            "I2": [ 609 ],
            "I3": [ 633 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 632 ],
            "I0": [ 263 ],
            "I1": [ 195 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 631 ],
            "I0": [ 295 ],
            "I1": [ 238 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 633 ],
            "I0": [ 634 ],
            "I1": [ 635 ],
            "I2": [ 606 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 634 ],
            "I0": [ 445 ],
            "I1": [ 399 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 635 ],
            "I0": [ 471 ],
            "I1": [ 422 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 630 ],
            "I0": [ 343 ],
            "I1": [ 545 ],
            "I2": [ 611 ],
            "I3": [ 636 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 629 ],
            "I0": [ 572 ],
            "I1": [ 518 ],
            "I2": [ 614 ],
            "I3": [ 637 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 637 ],
            "I0": [ 373 ],
            "I1": [ 306 ],
            "I2": [ 614 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 636 ],
            "I0": [ 495 ],
            "I1": [ 463 ],
            "I2": [ 611 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 149 ],
            "I0": [ 600 ],
            "I1": [ 638 ],
            "I2": [ 155 ],
            "I3": [ 156 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 148 ],
            "I0": [ 639 ],
            "I1": [ 640 ],
            "I2": [ 605 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 147 ],
            "I0": [ 641 ],
            "I1": [ 642 ],
            "I2": [ 609 ],
            "I3": [ 643 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 643 ],
            "I0": [ 644 ],
            "I1": [ 645 ],
            "I2": [ 646 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 642 ],
            "I0": [ 266 ],
            "I1": [ 198 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 641 ],
            "I0": [ 299 ],
            "I1": [ 241 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 640 ],
            "I0": [ 348 ],
            "I1": [ 447 ],
            "I2": [ 611 ],
            "I3": [ 647 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 639 ],
            "I0": [ 474 ],
            "I1": [ 424 ],
            "I2": [ 606 ],
            "I3": [ 648 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 648 ],
            "I0": [ 376 ],
            "I1": [ 309 ],
            "I2": [ 606 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 647 ],
            "I0": [ 401 ],
            "I1": [ 493 ],
            "I2": [ 611 ],
            "I3": [ 606 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 131 ],
            "I0": [ 649 ],
            "I1": [ 650 ],
            "I2": [ 606 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 132 ],
            "I0": [ 651 ],
            "I1": [ 652 ],
            "I2": [ 622 ],
            "I3": [ 653 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 653 ],
            "I0": [ 654 ],
            "I1": [ 655 ],
            "I2": [ 646 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 654 ],
            "I0": [ 531 ],
            "I1": [ 483 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 655 ],
            "I0": [ 560 ],
            "I1": [ 507 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 652 ],
            "I0": [ 321 ],
            "I1": [ 333 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 651 ],
            "I0": [ 358 ],
            "I1": [ 186 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 650 ],
            "I0": [ 434 ],
            "I1": [ 250 ],
            "I2": [ 611 ],
            "I3": [ 656 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 649 ],
            "I0": [ 279 ],
            "I1": [ 208 ],
            "I2": [ 614 ],
            "I3": [ 657 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 657 ],
            "I0": [ 456 ],
            "I1": [ 411 ],
            "I2": [ 614 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 656 ],
            "I0": [ 582 ],
            "I1": [ 386 ],
            "I2": [ 611 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 154 ],
            "I0": [ 156 ],
            "I1": [ 588 ],
            "I2": [ 155 ],
            "I3": [ 658 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 153 ],
            "I0": [ 659 ],
            "I1": [ 660 ],
            "I2": [ 609 ],
            "I3": [ 661 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 660 ],
            "I0": [ 275 ],
            "I1": [ 580 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 659 ],
            "I0": [ 247 ],
            "I1": [ 205 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 661 ],
            "I0": [ 662 ],
            "I1": [ 663 ],
            "I2": [ 622 ],
            "I3": [ 664 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 663 ],
            "I0": [ 317 ],
            "I1": [ 184 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 662 ],
            "I0": [ 355 ],
            "I1": [ 558 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 664 ],
            "I0": [ 665 ],
            "I1": [ 666 ],
            "I2": [ 646 ],
            "I3": [ 667 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 666 ],
            "I0": [ 528 ],
            "I1": [ 481 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 665 ],
            "I0": [ 555 ],
            "I1": [ 504 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 667 ],
            "I0": [ 668 ],
            "I1": [ 669 ],
            "I2": [ 606 ],
            "I3": [ 614 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 668 ],
            "I0": [ 429 ],
            "I1": [ 383 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 669 ],
            "I0": [ 453 ],
            "I1": [ 409 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 671 ],
            "Q": [ 672 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 673 ],
            "Q": [ 674 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 673 ],
            "I0": [ 80 ],
            "I1": [ 675 ],
            "I2": [ 676 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 677 ],
            "Q": [ 675 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 677 ],
            "I0": [ 82 ],
            "I1": [ 678 ],
            "I2": [ 676 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 679 ],
            "Q": [ 678 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 679 ],
            "I0": [ 84 ],
            "I1": [ 680 ],
            "I2": [ 676 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 681 ],
            "Q": [ 680 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 681 ],
            "I0": [ 86 ],
            "I1": [ 682 ],
            "I2": [ 676 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 683 ],
            "Q": [ 682 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 683 ],
            "I0": [ 88 ],
            "I1": [ 684 ],
            "I2": [ 676 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 685 ],
            "Q": [ 684 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 685 ],
            "I0": [ 90 ],
            "I1": [ 686 ],
            "I2": [ 676 ]
          }
        },
        "row3.dec.cachedValue_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 671 ],
            "I0": [ 78 ],
            "I1": [ 674 ],
            "I2": [ 676 ]
          }
        },
        "row3.dec.cachedValue_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 670 ],
            "CLK": [ 9 ],
            "D": [ 92 ],
            "Q": [ 686 ],
            "RESET": [ 676 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 687 ],
            "I0": [ 672 ],
            "I1": [ 688 ],
            "I2": [ 689 ],
            "I3": [ 690 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 691 ],
            "I0": [ 676 ],
            "I1": [ 692 ],
            "I2": [ 693 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 694 ],
            "I0": [ 676 ],
            "I1": [ 695 ],
            "I2": [ 696 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 696 ],
            "I0": [ 697 ],
            "I1": [ 698 ],
            "I2": [ 692 ],
            "I3": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 697 ],
            "I0": [ 700 ],
            "I1": [ 695 ],
            "I2": [ 698 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 701 ],
            "I0": [ 676 ],
            "I1": [ 702 ],
            "I2": [ 703 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 703 ],
            "I0": [ 700 ],
            "I1": [ 698 ],
            "I2": [ 695 ],
            "I3": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 704 ],
            "I0": [ 676 ],
            "I1": [ 705 ],
            "I2": [ 706 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 706 ],
            "I0": [ 700 ],
            "I1": [ 707 ],
            "I2": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 700 ],
            "I0": [ 708 ],
            "I1": [ 705 ],
            "I2": [ 702 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 709 ],
            "I0": [ 676 ],
            "I1": [ 710 ],
            "I2": [ 711 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 711 ],
            "I0": [ 708 ],
            "I1": [ 705 ],
            "I2": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 708 ],
            "I0": [ 712 ],
            "I1": [ 707 ],
            "I2": [ 710 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 713 ],
            "I0": [ 676 ],
            "I1": [ 714 ],
            "I2": [ 715 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 715 ],
            "I0": [ 712 ],
            "I1": [ 707 ],
            "I2": [ 710 ],
            "I3": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 712 ],
            "I0": [ 716 ],
            "I1": [ 714 ],
            "I2": [ 707 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 717 ],
            "I0": [ 676 ],
            "I1": [ 718 ],
            "I2": [ 719 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 719 ],
            "I0": [ 716 ],
            "I1": [ 707 ],
            "I2": [ 714 ],
            "I3": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 716 ],
            "I0": [ 720 ],
            "I1": [ 721 ],
            "I2": [ 718 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 707 ],
            "I0": [ 714 ],
            "I1": [ 710 ],
            "I2": [ 705 ],
            "I3": [ 702 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 722 ],
            "I0": [ 676 ],
            "I1": [ 721 ],
            "I2": [ 723 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_7_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 723 ],
            "I0": [ 720 ],
            "I1": [ 721 ],
            "I2": [ 718 ],
            "I3": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_8": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 724 ],
            "I0": [ 676 ],
            "I1": [ 725 ],
            "I2": [ 726 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_8_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 726 ],
            "I0": [ 718 ],
            "I1": [ 720 ],
            "I2": [ 721 ],
            "I3": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 693 ],
            "I0": [ 727 ],
            "I1": [ 728 ],
            "I2": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 727 ],
            "I0": [ 697 ],
            "I1": [ 692 ],
            "I2": [ 698 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 729 ],
            "I0": [ 730 ],
            "I1": [ 699 ],
            "I2": [ 731 ],
            "I3": [ 676 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 732 ],
            "I0": [ 676 ],
            "I1": [ 728 ],
            "I2": [ 698 ],
            "I3": [ 733 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 698 ],
            "I0": [ 695 ],
            "I1": [ 692 ],
            "I2": [ 728 ],
            "I3": [ 734 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 733 ],
            "I0": [ 727 ],
            "I1": [ 728 ],
            "I2": [ 734 ],
            "I3": [ 699 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 730 ],
            "I0": [ 721 ],
            "I1": [ 731 ],
            "I2": [ 718 ],
            "I3": [ 725 ]
          }
        },
        "row3.dec.cachedValue_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 688 ],
            "I0": [ 725 ],
            "I1": [ 718 ],
            "I2": [ 721 ],
            "I3": [ 731 ]
          }
        },
        "row3.dec.digits_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 732 ],
            "Q": [ 734 ]
          }
        },
        "row3.dec.digits_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 691 ],
            "Q": [ 728 ]
          }
        },
        "row3.dec.digits_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 729 ],
            "Q": [ 725 ]
          }
        },
        "row3.dec.digits_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 687 ],
            "Q": [ 731 ]
          }
        },
        "row3.dec.digits_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 694 ],
            "Q": [ 692 ]
          }
        },
        "row3.dec.digits_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 701 ],
            "Q": [ 695 ]
          }
        },
        "row3.dec.digits_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 704 ],
            "Q": [ 702 ]
          }
        },
        "row3.dec.digits_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 709 ],
            "Q": [ 705 ]
          }
        },
        "row3.dec.digits_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 713 ],
            "Q": [ 710 ]
          }
        },
        "row3.dec.digits_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 717 ],
            "Q": [ 714 ]
          }
        },
        "row3.dec.digits_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 722 ],
            "Q": [ 718 ]
          }
        },
        "row3.dec.digits_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 735 ],
            "CLK": [ 9 ],
            "D": [ 724 ],
            "Q": [ 721 ]
          }
        },
        "row3.dec.digits_DFFE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 735 ],
            "I0": [ 736 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 734 ],
            "Q": [ 737 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 728 ],
            "Q": [ 738 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 692 ],
            "Q": [ 739 ]
          }
        },
        "row3.dec.hundreds_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 695 ],
            "Q": [ 740 ]
          }
        },
        "row3.dec.hundreds_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 741 ]
          }
        },
        "row3.dec.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 741 ],
            "CLK": [ 9 ],
            "D": [ 742 ],
            "Q": [ 690 ]
          }
        },
        "row3.dec.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 741 ],
            "CLK": [ 9 ],
            "D": [ 743 ],
            "Q": [ 689 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 743 ],
            "I0": [ 689 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 742 ],
            "I0": [ 744 ],
            "I1": [ 745 ],
            "I2": [ 689 ],
            "I3": [ 690 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 746 ],
            "I0": [ 745 ],
            "I1": [ 744 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 747 ],
            "I0": [ 748 ],
            "I1": [ 749 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 750 ],
            "I0": [ 748 ],
            "I1": [ 749 ],
            "I2": [ 751 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 745 ],
            "I0": [ 748 ],
            "I1": [ 749 ],
            "I2": [ 751 ]
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 752 ],
            "I0": [ 744 ],
            "I1": [ 690 ],
            "I2": [ 745 ],
            "I3": [ 689 ]
          }
        },
        "row3.dec.state_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 670 ],
            "I0": [ 689 ]
          }
        },
        "row3.dec.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 699 ],
            "I0": [ 690 ],
            "I1": [ 689 ]
          }
        },
        "row3.dec.state_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 676 ],
            "I0": [ 689 ],
            "I1": [ 690 ]
          }
        },
        "row3.dec.state_LUT2_I0_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 736 ],
            "I0": [ 689 ],
            "I1": [ 690 ]
          }
        },
        "row3.dec.state_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 720 ],
            "I0": [ 731 ],
            "I1": [ 725 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 752 ],
            "CLK": [ 9 ],
            "D": [ 746 ],
            "Q": [ 744 ],
            "RESET": [ 753 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 752 ],
            "CLK": [ 9 ],
            "D": [ 750 ],
            "Q": [ 751 ],
            "RESET": [ 753 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 752 ],
            "CLK": [ 9 ],
            "D": [ 747 ],
            "Q": [ 749 ],
            "RESET": [ 753 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 752 ],
            "CLK": [ 9 ],
            "D": [ 754 ],
            "Q": [ 748 ],
            "RESET": [ 753 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 754 ],
            "I0": [ 748 ]
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 753 ],
            "I0": [ 689 ],
            "I1": [ 690 ]
          }
        },
        "row3.dec.tens_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 702 ],
            "Q": [ 755 ]
          }
        },
        "row3.dec.tens_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 705 ],
            "Q": [ 756 ]
          }
        },
        "row3.dec.tens_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 710 ],
            "Q": [ 757 ]
          }
        },
        "row3.dec.tens_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 714 ],
            "Q": [ 758 ]
          }
        },
        "row3.dec.tens_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 759 ],
            "I0": [ 622 ],
            "I1": [ 760 ],
            "I2": [ 755 ]
          }
        },
        "row3.dec.tens_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 761 ],
            "I0": [ 614 ],
            "I1": [ 611 ],
            "I2": [ 606 ],
            "I3": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 762 ],
            "I0": [ 611 ],
            "I1": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 622 ],
            "I0": [ 606 ],
            "I1": [ 614 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 760 ],
            "I0": [ 605 ],
            "I1": [ 611 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 763 ],
            "I0": [ 760 ],
            "I1": [ 646 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 646 ],
            "I0": [ 614 ],
            "I1": [ 606 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 150 ],
            "I0": [ 764 ],
            "I1": [ 765 ],
            "I2": [ 646 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 133 ],
            "I0": [ 155 ],
            "I1": [ 156 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 151 ],
            "I0": [ 766 ],
            "I1": [ 767 ],
            "I2": [ 609 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 766 ],
            "I0": [ 244 ],
            "I1": [ 578 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 767 ],
            "I0": [ 271 ],
            "I1": [ 201 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 152 ],
            "I0": [ 768 ],
            "I1": [ 769 ],
            "I2": [ 622 ],
            "I3": [ 770 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 769 ],
            "I0": [ 312 ],
            "I1": [ 182 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 768 ],
            "I0": [ 351 ],
            "I1": [ 522 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 770 ],
            "I0": [ 771 ],
            "I1": [ 772 ],
            "I2": [ 606 ],
            "I3": [ 614 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 771 ],
            "I0": [ 426 ],
            "I1": [ 379 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 772 ],
            "I0": [ 449 ],
            "I1": [ 406 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 764 ],
            "I0": [ 524 ],
            "I1": [ 477 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 765 ],
            "I0": [ 551 ],
            "I1": [ 500 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 644 ],
            "I0": [ 548 ],
            "I1": [ 497 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 645 ],
            "I0": [ 575 ],
            "I1": [ 520 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 595 ],
            "I0": [ 609 ],
            "I1": [ 760 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 587 ],
            "I0": [ 762 ],
            "I1": [ 609 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 593 ],
            "I0": [ 773 ],
            "I1": [ 609 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 589 ],
            "I0": [ 609 ],
            "I1": [ 773 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 599 ],
            "I0": [ 774 ],
            "I1": [ 775 ],
            "I2": [ 611 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 774 ],
            "I0": [ 776 ],
            "I1": [ 614 ],
            "I2": [ 777 ],
            "I3": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 775 ],
            "I0": [ 778 ],
            "I1": [ 779 ],
            "I2": [ 606 ],
            "I3": [ 614 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 778 ],
            "I0": [ 88 ],
            "I1": [ 90 ],
            "I2": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 779 ],
            "I0": [ 80 ],
            "I1": [ 82 ],
            "I2": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 776 ],
            "I0": [ 84 ],
            "I1": [ 92 ],
            "I2": [ 605 ],
            "I3": [ 606 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 777 ],
            "I0": [ 78 ],
            "I1": [ 86 ],
            "I2": [ 776 ],
            "I3": [ 614 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011111101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 591 ],
            "I0": [ 611 ],
            "I1": [ 606 ],
            "I2": [ 605 ],
            "I3": [ 614 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 773 ],
            "I0": [ 611 ],
            "I1": [ 605 ]
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 609 ],
            "I0": [ 606 ],
            "I1": [ 614 ]
          }
        },
        "row3.dec.tens_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 780 ],
            "I0": [ 757 ],
            "I1": [ 606 ],
            "I2": [ 605 ],
            "I3": [ 614 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 781 ],
            "I0": [ 756 ],
            "I1": [ 622 ],
            "I2": [ 760 ],
            "I3": [ 782 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 783 ],
            "I0": [ 606 ],
            "I1": [ 773 ],
            "I2": [ 614 ],
            "I3": [ 784 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 784 ],
            "I0": [ 614 ],
            "I1": [ 738 ],
            "I2": [ 606 ],
            "I3": [ 785 ]
          }
        },
        "row3.dec.tens_LUT4_I0_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 782 ],
            "I0": [ 786 ],
            "I1": [ 787 ],
            "I2": [ 763 ],
            "I3": [ 788 ]
          }
        },
        "row3.dec.tens_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 789 ],
            "I0": [ 790 ],
            "I1": [ 787 ],
            "I2": [ 763 ],
            "I3": [ 791 ]
          }
        },
        "row3.dec.tens_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 792 ],
            "I0": [ 740 ],
            "I1": [ 758 ],
            "I2": [ 611 ],
            "I3": [ 622 ]
          }
        },
        "row3.dec.units_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 718 ],
            "Q": [ 793 ]
          }
        },
        "row3.dec.units_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 721 ],
            "Q": [ 794 ]
          }
        },
        "row3.dec.units_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 725 ],
            "Q": [ 795 ]
          }
        },
        "row3.dec.units_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 736 ],
            "CLK": [ 9 ],
            "D": [ 731 ],
            "Q": [ 796 ]
          }
        },
        "row3.dec.units_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 797 ],
            "I0": [ 798 ],
            "I1": [ 796 ],
            "I2": [ 799 ]
          }
        },
        "row3.dec.units_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 800 ],
            "I0": [ 614 ],
            "I1": [ 605 ],
            "I2": [ 611 ],
            "I3": [ 792 ]
          }
        },
        "row3.dec.units_LUT3_I1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 799 ],
            "I0": [ 801 ],
            "I1": [ 787 ],
            "I2": [ 763 ],
            "I3": [ 802 ]
          }
        },
        "row3.dec.units_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 803 ],
            "I0": [ 793 ],
            "I1": [ 798 ],
            "I2": [ 759 ],
            "I3": [ 761 ]
          }
        },
        "row3.dec.units_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 804 ],
            "I0": [ 794 ],
            "I1": [ 798 ],
            "I2": [ 781 ],
            "I3": [ 783 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 805 ],
            "I0": [ 806 ],
            "I1": [ 807 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 807 ],
            "I0": [ 614 ],
            "I1": [ 605 ],
            "I2": [ 606 ],
            "I3": [ 611 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 808 ],
            "I0": [ 763 ],
            "I1": [ 809 ],
            "I2": [ 810 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 810 ],
            "I0": [ 606 ],
            "I1": [ 762 ],
            "I2": [ 787 ],
            "I3": [ 811 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 812 ],
            "I0": [ 780 ],
            "I1": [ 611 ],
            "I2": [ 813 ],
            "I3": [ 789 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 814 ],
            "I0": [ 606 ],
            "I1": [ 797 ],
            "I2": [ 792 ],
            "I3": [ 800 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 806 ],
            "I0": [ 815 ],
            "I1": [ 763 ],
            "I2": [ 816 ],
            "I3": [ 817 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 816 ],
            "I0": [ 787 ],
            "I1": [ 818 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 817 ],
            "I0": [ 611 ],
            "I1": [ 605 ],
            "I2": [ 614 ],
            "I3": [ 606 ]
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 819 ],
            "I0": [ 737 ],
            "I1": [ 820 ],
            "I2": [ 821 ],
            "I3": [ 803 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 820 ],
            "I0": [ 622 ],
            "I1": [ 785 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 785 ],
            "I0": [ 611 ],
            "I1": [ 605 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 787 ],
            "I0": [ 785 ],
            "I1": [ 646 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 597 ],
            "I0": [ 785 ],
            "I1": [ 609 ]
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 821 ],
            "I0": [ 822 ],
            "I1": [ 787 ],
            "I2": [ 763 ],
            "I3": [ 823 ]
          }
        },
        "row3.dec.units_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 813 ],
            "I0": [ 798 ],
            "I1": [ 795 ],
            "I2": [ 739 ],
            "I3": [ 820 ]
          }
        },
        "row3.h1.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 824 ],
            "Q": [ 809 ],
            "RESET": [ 825 ]
          }
        },
        "row3.h1.hexChar_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 824 ],
            "I0": [ 92 ],
            "I1": [ 90 ],
            "I2": [ 88 ],
            "I3": [ 86 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 826 ],
            "Q": [ 815 ],
            "SET": [ 825 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 826 ],
            "I0": [ 824 ]
          }
        },
        "row3.h1.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 825 ],
            "I0": [ 88 ],
            "I1": [ 90 ],
            "I2": [ 86 ]
          }
        },
        "row3.h1.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 827 ],
            "Q": [ 823 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 828 ],
            "Q": [ 788 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 828 ],
            "I0": [ 90 ],
            "I1": [ 92 ],
            "I2": [ 86 ],
            "I3": [ 88 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 829 ],
            "Q": [ 791 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 829 ],
            "I0": [ 88 ],
            "I1": [ 92 ],
            "I2": [ 86 ],
            "I3": [ 90 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 830 ],
            "Q": [ 802 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 830 ],
            "I0": [ 825 ],
            "I1": [ 92 ]
          }
        },
        "row3.h1.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 827 ],
            "I0": [ 90 ],
            "I1": [ 88 ],
            "I2": [ 86 ]
          }
        },
        "row3.h2.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 831 ],
            "Q": [ 811 ],
            "RESET": [ 832 ]
          }
        },
        "row3.h2.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 831 ],
            "I0": [ 84 ],
            "I1": [ 78 ],
            "I2": [ 832 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 833 ],
            "Q": [ 818 ],
            "SET": [ 832 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 833 ],
            "I0": [ 831 ]
          }
        },
        "row3.h2.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 832 ],
            "I0": [ 80 ],
            "I1": [ 82 ],
            "I2": [ 78 ]
          }
        },
        "row3.h2.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 834 ],
            "Q": [ 822 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 835 ],
            "Q": [ 786 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 835 ],
            "I0": [ 82 ],
            "I1": [ 84 ],
            "I2": [ 78 ],
            "I3": [ 80 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 836 ],
            "Q": [ 790 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 80 ],
            "I1": [ 84 ],
            "I2": [ 78 ],
            "I3": [ 82 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 837 ],
            "Q": [ 801 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 832 ],
            "I1": [ 84 ]
          }
        },
        "row3.h2.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 834 ],
            "I0": [ 82 ],
            "I1": [ 80 ],
            "I2": [ 78 ]
          }
        },
        "row3.outByteReg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 808 ],
            "Q": [ 658 ]
          }
        },
        "row3.outByteReg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 805 ],
            "Q": [ 601 ]
          }
        },
        "row3.outByteReg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 806 ],
            "Q": [ 602 ]
          }
        },
        "row3.outByteReg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 819 ],
            "Q": [ 617 ]
          }
        },
        "row3.outByteReg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 804 ],
            "Q": [ 838 ]
          }
        },
        "row3.outByteReg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 812 ],
            "Q": [ 628 ]
          }
        },
        "row3.outByteReg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:152.5-169.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 814 ],
            "Q": [ 638 ]
          }
        },
        "row3.outByteReg_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 143 ],
            "I0": [ 838 ],
            "I1": [ 596 ],
            "I2": [ 155 ],
            "I3": [ 156 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 141 ],
            "I0": [ 839 ],
            "I1": [ 840 ],
            "I2": [ 605 ],
            "I3": [ 614 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 142 ],
            "I0": [ 841 ],
            "I1": [ 842 ],
            "I2": [ 609 ],
            "I3": [ 843 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 843 ],
            "I0": [ 844 ],
            "I1": [ 845 ],
            "I2": [ 646 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 844 ],
            "I0": [ 542 ],
            "I1": [ 490 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 845 ],
            "I0": [ 569 ],
            "I1": [ 516 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 842 ],
            "I0": [ 260 ],
            "I1": [ 192 ],
            "I2": [ 611 ],
            "I3": [ 605 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 841 ],
            "I0": [ 291 ],
            "I1": [ 227 ],
            "I2": [ 605 ],
            "I3": [ 611 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 339 ],
            "I1": [ 443 ],
            "I2": [ 611 ],
            "I3": [ 846 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 839 ],
            "I0": [ 468 ],
            "I1": [ 420 ],
            "I2": [ 606 ],
            "I3": [ 847 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 847 ],
            "I0": [ 367 ],
            "I1": [ 303 ],
            "I2": [ 606 ],
            "I3": [ 611 ]
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 846 ],
            "I0": [ 397 ],
            "I1": [ 432 ],
            "I2": [ 611 ],
            "I3": [ 606 ]
          }
        },
        "row4.outByteReg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 848 ],
            "Q": [ 849 ]
          }
        },
        "row4.outByteReg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 850 ],
            "Q": [ 851 ]
          }
        },
        "row4.outByteReg_DFF_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 850 ],
            "I0": [ 852 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 854 ],
            "Q": [ 855 ]
          }
        },
        "row4.outByteReg_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 854 ],
            "I0": [ 856 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 857 ],
            "Q": [ 858 ]
          }
        },
        "row4.outByteReg_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 857 ],
            "I0": [ 859 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 860 ],
            "Q": [ 861 ]
          }
        },
        "row4.outByteReg_DFF_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 860 ],
            "I0": [ 859 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_4_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 859 ],
            "I0": [ 862 ],
            "I1": [ 863 ],
            "I2": [ 864 ],
            "I3": [ 865 ]
          }
        },
        "row4.outByteReg_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 866 ],
            "Q": [ 867 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 866 ],
            "I0": [ 856 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 856 ],
            "I0": [ 865 ],
            "I1": [ 863 ],
            "I2": [ 864 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 863 ],
            "I0": [ 868 ],
            "I1": [ 869 ],
            "I2": [ 870 ],
            "I3": [ 862 ]
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 589 ],
            "I1": [ 798 ],
            "I2": [ 870 ],
            "I3": [ 871 ]
          }
        },
        "row4.outByteReg_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 872 ],
            "Q": [ 873 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 872 ],
            "I0": [ 852 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 852 ],
            "I0": [ 874 ],
            "I1": [ 862 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 589 ],
            "I1": [ 875 ],
            "I2": [ 871 ],
            "I3": [ 876 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 876 ],
            "I0": [ 871 ],
            "I1": [ 870 ],
            "I2": [ 869 ],
            "I3": [ 798 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 798 ],
            "I0": [ 622 ],
            "I1": [ 762 ]
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_I3_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 877 ],
            "I0": [ 878 ],
            "I1": [ 798 ]
          }
        },
        "row4.outByteReg_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 879 ],
            "Q": [ 880 ]
          }
        },
        "row4.outByteReg_DFF_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 879 ],
            "I0": [ 874 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 848 ],
            "I0": [ 874 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 874 ],
            "I0": [ 865 ],
            "I1": [ 864 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 864 ],
            "I0": [ 614 ],
            "I1": [ 881 ],
            "I2": [ 882 ],
            "I3": [ 78 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 865 ],
            "I0": [ 589 ],
            "I1": [ 871 ],
            "I2": [ 875 ],
            "I3": [ 877 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 877 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 884 ],
            "I0": [ 885 ],
            "I1": [ 606 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 886 ],
            "I0": [ 878 ],
            "I1": [ 605 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 887 ],
            "I0": [ 869 ],
            "I1": [ 871 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 888 ],
            "I0": [ 889 ],
            "I1": [ 870 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 869 ],
            "I1": [ 871 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 878 ],
            "I0": [ 889 ],
            "I1": [ 870 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 875 ],
            "I0": [ 870 ],
            "I1": [ 869 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 875 ],
            "I1": [ 871 ],
            "I2": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 878 ],
            "I1": [ 875 ],
            "I2": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 893 ],
            "I1": [ 891 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 894 ],
            "I0": [ 895 ],
            "I1": [ 896 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 897 ],
            "I0": [ 892 ],
            "I1": [ 898 ],
            "I2": [ 899 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 901 ],
            "I0": [ 891 ],
            "I1": [ 902 ],
            "I2": [ 903 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 904 ],
            "I0": [ 905 ],
            "I1": [ 906 ],
            "I2": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 908 ],
            "I0": [ 909 ],
            "I1": [ 901 ],
            "I2": [ 904 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 910 ],
            "I0": [ 908 ],
            "I1": [ 911 ],
            "I2": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 913 ],
            "I0": [ 914 ],
            "I1": [ 915 ],
            "I2": [ 912 ],
            "I3": [ 916 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 917 ],
            "I0": [ 893 ],
            "I1": [ 915 ],
            "I2": [ 918 ],
            "I3": [ 919 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 916 ],
            "I0": [ 920 ],
            "I1": [ 921 ],
            "I2": [ 922 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 923 ],
            "I0": [ 913 ],
            "I1": [ 917 ],
            "I2": [ 910 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 925 ],
            "I0": [ 903 ],
            "I1": [ 126 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 903 ],
            "I0": [ 926 ],
            "I1": [ 919 ],
            "I2": [ 927 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 928 ],
            "I0": [ 891 ],
            "I1": [ 905 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 929 ],
            "I0": [ 891 ],
            "I1": [ 930 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 931 ],
            "I0": [ 932 ],
            "I1": [ 915 ],
            "I2": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 933 ],
            "I0": [ 934 ],
            "I1": [ 932 ],
            "I2": [ 907 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 935 ],
            "I0": [ 871 ],
            "I1": [ 894 ],
            "I2": [ 892 ],
            "I3": [ 128 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 936 ],
            "I0": [ 870 ],
            "I1": [ 906 ],
            "I2": [ 900 ],
            "I3": [ 937 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 938 ],
            "I0": [ 936 ],
            "I1": [ 928 ],
            "I2": [ 907 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 939 ],
            "I0": [ 900 ],
            "I1": [ 937 ],
            "I2": [ 895 ],
            "I3": [ 896 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 940 ],
            "I0": [ 937 ],
            "I1": [ 891 ],
            "I2": [ 896 ],
            "I3": [ 941 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 942 ],
            "I0": [ 934 ],
            "I1": [ 943 ],
            "I2": [ 932 ],
            "I3": [ 940 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 944 ],
            "I0": [ 945 ],
            "I1": [ 929 ],
            "I2": [ 946 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 947 ],
            "I0": [ 912 ],
            "I1": [ 944 ],
            "I2": [ 942 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 948 ],
            "I0": [ 949 ],
            "I1": [ 912 ],
            "I2": [ 950 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 951 ],
            "I0": [ 929 ],
            "I1": [ 935 ],
            "I2": [ 933 ],
            "I3": [ 931 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 949 ],
            "I0": [ 952 ],
            "I1": [ 953 ],
            "I2": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 952 ],
            "I0": [ 937 ],
            "I1": [ 932 ],
            "I2": [ 128 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 953 ],
            "I0": [ 954 ],
            "I1": [ 937 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 950 ],
            "I0": [ 892 ],
            "I1": [ 955 ],
            "I2": [ 915 ],
            "I3": [ 956 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 957 ],
            "I0": [ 890 ],
            "I1": [ 937 ],
            "I2": [ 893 ],
            "I3": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 958 ],
            "I0": [ 890 ],
            "I1": [ 919 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 920 ],
            "I0": [ 907 ],
            "I1": [ 893 ],
            "I2": [ 937 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 919 ],
            "I0": [ 937 ],
            "I1": [ 870 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 959 ],
            "I0": [ 937 ],
            "I1": [ 954 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 960 ],
            "I0": [ 961 ],
            "I1": [ 900 ],
            "I2": [ 957 ],
            "I3": [ 959 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 962 ],
            "I0": [ 963 ],
            "I1": [ 900 ],
            "I2": [ 945 ],
            "I3": [ 961 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 945 ],
            "I0": [ 937 ],
            "I1": [ 907 ],
            "I2": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 946 ],
            "I0": [ 964 ],
            "I1": [ 965 ],
            "I2": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 966 ],
            "I0": [ 962 ],
            "I1": [ 960 ],
            "I2": [ 912 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 961 ],
            "I0": [ 954 ],
            "I1": [ 893 ],
            "I2": [ 937 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 967 ],
            "I0": [ 905 ],
            "I1": [ 890 ],
            "I2": [ 900 ],
            "I3": [ 968 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 969 ],
            "I0": [ 970 ],
            "I1": [ 126 ],
            "I2": [ 967 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 971 ],
            "I0": [ 907 ],
            "I1": [ 930 ],
            "I2": [ 914 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 972 ],
            "I0": [ 892 ],
            "I1": [ 128 ],
            "I2": [ 973 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 974 ],
            "I0": [ 896 ],
            "I1": [ 975 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 914 ],
            "I0": [ 954 ],
            "I1": [ 871 ],
            "I2": [ 930 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 976 ],
            "I0": [ 971 ],
            "I1": [ 972 ],
            "I2": [ 969 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 970 ],
            "I0": [ 893 ],
            "I1": [ 977 ],
            "I2": [ 128 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 968 ],
            "I0": [ 130 ],
            "I1": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 978 ],
            "I0": [ 893 ],
            "I1": [ 870 ],
            "I2": [ 890 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 979 ],
            "I0": [ 919 ],
            "I1": [ 980 ],
            "I2": [ 978 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 981 ],
            "I0": [ 900 ],
            "I1": [ 979 ],
            "I2": [ 982 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 982 ],
            "I0": [ 920 ],
            "I1": [ 958 ],
            "I2": [ 983 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 983 ],
            "I0": [ 905 ],
            "I1": [ 902 ],
            "I2": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 980 ],
            "I0": [ 984 ],
            "I1": [ 937 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 985 ],
            "I0": [ 986 ],
            "I1": [ 987 ],
            "I2": [ 128 ],
            "I3": [ 980 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 988 ],
            "I0": [ 905 ],
            "I1": [ 900 ],
            "I2": [ 924 ],
            "I3": [ 925 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 911 ],
            "I0": [ 937 ],
            "I1": [ 905 ],
            "I2": [ 900 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 989 ],
            "I0": [ 889 ],
            "I1": [ 870 ],
            "I2": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 990 ],
            "I0": [ 900 ],
            "I1": [ 989 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 991 ],
            "I0": [ 992 ],
            "I1": [ 989 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 993 ],
            "I0": [ 893 ],
            "I1": [ 991 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 994 ],
            "I0": [ 893 ],
            "I1": [ 991 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 995 ],
            "I0": [ 128 ],
            "I1": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 996 ],
            "I0": [ 997 ],
            "I1": [ 991 ],
            "I2": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 998 ],
            "I0": [ 996 ],
            "I1": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 999 ],
            "I0": [ 1000 ],
            "I1": [ 1001 ],
            "I2": [ 126 ],
            "I3": [ 998 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1002 ],
            "I0": [ 997 ],
            "I1": [ 915 ],
            "I2": [ 1003 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1004 ],
            "I0": [ 1005 ],
            "I1": [ 1006 ],
            "I2": [ 1007 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1007 ],
            "I0": [ 1008 ],
            "I1": [ 1009 ],
            "I2": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1010 ],
            "I0": [ 1011 ],
            "I1": [ 907 ],
            "I2": [ 871 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1003 ],
            "I0": [ 1012 ],
            "I1": [ 900 ],
            "I2": [ 1013 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1014 ],
            "I0": [ 1012 ],
            "I1": [ 996 ],
            "I2": [ 900 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1015 ],
            "I0": [ 993 ],
            "I1": [ 995 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1013 ],
            "I0": [ 907 ],
            "I1": [ 1012 ],
            "I2": [ 130 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1016 ],
            "I0": [ 1015 ],
            "I1": [ 1017 ],
            "I2": [ 1018 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1019 ],
            "I0": [ 1014 ],
            "I1": [ 1015 ],
            "I2": [ 1013 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1018 ],
            "I0": [ 1020 ],
            "I1": [ 1021 ],
            "I2": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1017 ],
            "I0": [ 968 ],
            "I1": [ 1022 ],
            "I2": [ 1023 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1023 ],
            "I0": [ 907 ],
            "I1": [ 1012 ],
            "I2": [ 1024 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1025 ],
            "I0": [ 991 ],
            "I1": [ 1020 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1026 ],
            "I0": [ 990 ],
            "I1": [ 1027 ],
            "I2": [ 893 ],
            "I3": [ 1028 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1029 ],
            "I0": [ 1030 ],
            "I1": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1030 ],
            "I0": [ 893 ],
            "I1": [ 870 ],
            "I2": [ 869 ],
            "I3": [ 1031 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1032 ],
            "I0": [ 907 ],
            "I1": [ 1033 ],
            "I2": [ 1030 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1034 ],
            "I0": [ 994 ],
            "I1": [ 1008 ],
            "I2": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1035 ],
            "I0": [ 893 ],
            "I1": [ 1020 ],
            "I2": [ 1036 ],
            "I3": [ 918 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1037 ],
            "I0": [ 1021 ],
            "I1": [ 995 ],
            "I2": [ 1038 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1038 ],
            "I0": [ 992 ],
            "I1": [ 1022 ],
            "I2": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1039 ],
            "I0": [ 1040 ],
            "I1": [ 900 ],
            "I2": [ 1038 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1041 ],
            "I0": [ 918 ],
            "I1": [ 994 ],
            "I2": [ 1042 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1043 ],
            "I0": [ 995 ],
            "I1": [ 900 ],
            "I2": [ 1044 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1044 ],
            "I0": [ 1012 ],
            "I1": [ 1024 ],
            "I2": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1040 ],
            "I0": [ 893 ],
            "I1": [ 1027 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1045 ],
            "I0": [ 1040 ],
            "I1": [ 1046 ],
            "I2": [ 993 ],
            "I3": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1047 ],
            "I0": [ 1029 ],
            "I1": [ 1026 ],
            "I2": [ 1037 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1048 ],
            "I0": [ 1049 ],
            "I1": [ 1050 ],
            "I2": [ 912 ],
            "I3": [ 1051 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1052 ],
            "I0": [ 1032 ],
            "I1": [ 1034 ],
            "I2": [ 1035 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1049 ],
            "I0": [ 1053 ],
            "I1": [ 1011 ],
            "I2": [ 1054 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1050 ],
            "I0": [ 902 ],
            "I1": [ 907 ],
            "I2": [ 900 ],
            "I3": [ 1055 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1051 ],
            "I0": [ 900 ],
            "I1": [ 907 ],
            "I2": [ 1012 ],
            "I3": [ 124 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1056 ],
            "I0": [ 1052 ],
            "I1": [ 1047 ],
            "I2": [ 1048 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1057 ],
            "I0": [ 120 ],
            "I1": [ 926 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1058 ],
            "I0": [ 1019 ],
            "I1": [ 1059 ],
            "I2": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1060 ],
            "I0": [ 1061 ],
            "I1": [ 915 ],
            "I2": [ 1062 ],
            "I3": [ 1063 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1028 ],
            "I0": [ 992 ],
            "I1": [ 1022 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1064 ],
            "I0": [ 989 ],
            "I1": [ 893 ],
            "I2": [ 1024 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1065 ],
            "I0": [ 893 ],
            "I1": [ 1022 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1066 ],
            "I0": [ 870 ],
            "I1": [ 893 ],
            "I2": [ 869 ],
            "I3": [ 1031 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1067 ],
            "I0": [ 870 ],
            "I1": [ 869 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1031 ],
            "I0": [ 871 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1068 ],
            "I0": [ 1031 ],
            "I1": [ 870 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1027 ],
            "I0": [ 1031 ],
            "I1": [ 1067 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 900 ],
            "I0": [ 926 ],
            "I1": [ 126 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 893 ],
            "I0": [ 926 ],
            "I1": [ 130 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 992 ],
            "I0": [ 1067 ],
            "I1": [ 853 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1055 ],
            "I0": [ 1031 ],
            "I1": [ 869 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1020 ],
            "I0": [ 1055 ],
            "I1": [ 870 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1021 ],
            "I0": [ 893 ],
            "I1": [ 1055 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1069 ],
            "I0": [ 893 ],
            "I1": [ 1055 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1024 ],
            "I0": [ 992 ],
            "I1": [ 871 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 984 ],
            "I0": [ 853 ],
            "I1": [ 1067 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 954 ],
            "I0": [ 871 ],
            "I1": [ 984 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 905 ],
            "I0": [ 871 ],
            "I1": [ 930 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT2_I1_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 934 ],
            "I0": [ 893 ],
            "I1": [ 984 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 930 ],
            "I0": [ 869 ],
            "I1": [ 853 ],
            "I2": [ 870 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1070 ],
            "I0": [ 1065 ],
            "I1": [ 871 ],
            "I2": [ 1071 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1071 ],
            "I0": [ 1068 ],
            "I1": [ 871 ],
            "I2": [ 992 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1072 ],
            "I0": [ 1055 ],
            "I1": [ 1071 ],
            "I2": [ 907 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 912 ],
            "I0": [ 926 ],
            "I1": [ 124 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1073 ],
            "I0": [ 1024 ],
            "I1": [ 989 ],
            "I2": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1033 ],
            "I0": [ 1024 ],
            "I1": [ 989 ],
            "I2": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1074 ],
            "I0": [ 128 ],
            "I1": [ 1033 ],
            "I2": [ 1075 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1076 ],
            "I0": [ 1036 ],
            "I1": [ 1077 ],
            "I2": [ 871 ],
            "I3": [ 128 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1059 ],
            "I0": [ 1076 ],
            "I1": [ 1074 ],
            "I2": [ 912 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1075 ],
            "I0": [ 997 ],
            "I1": [ 1012 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 997 ],
            "I0": [ 1024 ],
            "I1": [ 1022 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT4_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1053 ],
            "I0": [ 997 ],
            "I1": [ 893 ],
            "I2": [ 128 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1078 ],
            "I0": [ 1079 ],
            "I1": [ 1064 ],
            "I2": [ 907 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1080 ],
            "I0": [ 989 ],
            "I1": [ 1011 ],
            "I2": [ 900 ],
            "I3": [ 1073 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1079 ],
            "I0": [ 989 ],
            "I1": [ 1022 ],
            "I2": [ 1024 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1081 ],
            "I0": [ 1080 ],
            "I1": [ 912 ],
            "I2": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1082 ],
            "I0": [ 912 ],
            "I1": [ 1039 ],
            "I2": [ 1043 ],
            "I3": [ 1041 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1083 ],
            "I0": [ 1021 ],
            "I1": [ 1073 ],
            "I2": [ 1084 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 912 ],
            "I1": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1085 ],
            "I0": [ 1084 ],
            "I1": [ 1086 ],
            "I2": [ 1087 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1088 ],
            "I0": [ 1085 ],
            "I1": [ 120 ],
            "I2": [ 1089 ],
            "I3": [ 926 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1090 ],
            "I0": [ 126 ],
            "I1": [ 924 ],
            "I2": [ 1000 ],
            "I3": [ 1091 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1000 ],
            "I0": [ 893 ],
            "I1": [ 1024 ],
            "I2": [ 128 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1092 ],
            "I0": [ 1012 ],
            "I1": [ 1066 ],
            "I2": [ 900 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1091 ],
            "I0": [ 122 ],
            "I1": [ 995 ],
            "I2": [ 1009 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1087 ],
            "I0": [ 1086 ],
            "I1": [ 1040 ],
            "I2": [ 912 ],
            "I3": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1093 ],
            "I0": [ 1094 ],
            "I1": [ 1087 ],
            "I2": [ 1095 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1096 ],
            "I0": [ 1053 ],
            "I1": [ 899 ],
            "I2": [ 941 ],
            "I3": [ 1097 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1098 ],
            "I0": [ 995 ],
            "I1": [ 934 ],
            "I2": [ 1099 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1099 ],
            "I0": [ 1100 ],
            "I1": [ 1101 ],
            "I2": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1100 ],
            "I0": [ 954 ],
            "I1": [ 905 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1097 ],
            "I0": [ 907 ],
            "I1": [ 871 ],
            "I2": [ 943 ],
            "I3": [ 934 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1102 ],
            "I0": [ 1098 ],
            "I1": [ 924 ],
            "I2": [ 1096 ],
            "I3": [ 1093 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1095 ],
            "I0": [ 124 ],
            "I1": [ 898 ],
            "I2": [ 995 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1094 ],
            "I0": [ 1103 ],
            "I1": [ 900 ],
            "I2": [ 1104 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1103 ],
            "I0": [ 1005 ],
            "I1": [ 970 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1104 ],
            "I0": [ 905 ],
            "I1": [ 906 ],
            "I2": [ 893 ],
            "I3": [ 995 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1011 ],
            "I0": [ 992 ],
            "I1": [ 1022 ],
            "I2": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1105 ],
            "I0": [ 893 ],
            "I1": [ 1055 ],
            "I2": [ 1011 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 941 ],
            "I0": [ 124 ],
            "I1": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 924 ],
            "I0": [ 926 ],
            "I1": [ 122 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1106 ],
            "I0": [ 896 ],
            "I1": [ 943 ],
            "I2": [ 1055 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1107 ],
            "I0": [ 1068 ],
            "I1": [ 1027 ],
            "I2": [ 989 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1108 ],
            "I0": [ 907 ],
            "I1": [ 1107 ],
            "I2": [ 1109 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1110 ],
            "I0": [ 126 ],
            "I1": [ 1020 ],
            "I2": [ 1069 ],
            "I3": [ 1111 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1112 ],
            "I0": [ 1108 ],
            "I1": [ 124 ],
            "I2": [ 926 ],
            "I3": [ 1110 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1113 ],
            "I0": [ 1114 ],
            "I1": [ 1115 ],
            "I2": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1114 ],
            "I0": [ 1011 ],
            "I1": [ 907 ],
            "I2": [ 1053 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1116 ],
            "I0": [ 1117 ],
            "I1": [ 1053 ],
            "I2": [ 1118 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1117 ],
            "I0": [ 1011 ],
            "I1": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1119 ],
            "I0": [ 1117 ],
            "I1": [ 1120 ],
            "I2": [ 1121 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1122 ],
            "I0": [ 1012 ],
            "I1": [ 1123 ],
            "I2": [ 900 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 993 ],
            "I1": [ 126 ],
            "I2": [ 128 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1123 ],
            "I0": [ 1027 ],
            "I1": [ 128 ],
            "I2": [ 1012 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_I1_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1125 ],
            "I0": [ 1076 ],
            "I1": [ 1123 ],
            "I2": [ 912 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1115 ],
            "I0": [ 915 ],
            "I1": [ 1073 ],
            "I2": [ 1078 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1126 ],
            "I0": [ 1081 ],
            "I1": [ 1082 ],
            "I2": [ 1083 ],
            "I3": [ 1089 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1127 ],
            "I0": [ 924 ],
            "I1": [ 1113 ],
            "I2": [ 1112 ],
            "I3": [ 1126 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1128 ],
            "I0": [ 1129 ],
            "I1": [ 1130 ],
            "I2": [ 1057 ],
            "I3": [ 1089 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1129 ],
            "I0": [ 1004 ],
            "I1": [ 999 ],
            "I2": [ 1002 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1130 ],
            "I0": [ 1131 ],
            "I1": [ 1125 ],
            "I2": [ 924 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1131 ],
            "I0": [ 1132 ],
            "I1": [ 968 ],
            "I2": [ 1133 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1132 ],
            "I0": [ 1054 ],
            "I1": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1134 ],
            "I0": [ 1055 ],
            "I1": [ 893 ],
            "I2": [ 907 ],
            "I3": [ 870 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1133 ],
            "I0": [ 1068 ],
            "I1": [ 915 ],
            "I2": [ 912 ],
            "I3": [ 1135 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1135 ],
            "I0": [ 1136 ],
            "I1": [ 1024 ],
            "I2": [ 893 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 907 ],
            "I0": [ 926 ],
            "I1": [ 128 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1008 ],
            "I0": [ 893 ],
            "I1": [ 1012 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 926 ],
            "I0": [ 118 ],
            "I1": [ 120 ],
            "I2": [ 1137 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 902 ],
            "I0": [ 128 ],
            "I1": [ 130 ],
            "I2": [ 926 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1109 ],
            "I0": [ 907 ],
            "I1": [ 1021 ],
            "I2": [ 1053 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1138 ],
            "I0": [ 1139 ],
            "I1": [ 1109 ],
            "I2": [ 943 ],
            "I3": [ 1140 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1141 ],
            "I0": [ 1142 ],
            "I1": [ 1069 ],
            "I2": [ 915 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 893 ],
            "I1": [ 997 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1101 ],
            "I0": [ 1142 ],
            "I1": [ 986 ],
            "I2": [ 1143 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1143 ],
            "I0": [ 893 ],
            "I1": [ 954 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1144 ],
            "I0": [ 898 ],
            "I1": [ 986 ],
            "I2": [ 1143 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 922 ],
            "I0": [ 130 ],
            "I1": [ 954 ],
            "I2": [ 907 ],
            "I3": [ 903 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1145 ],
            "I0": [ 955 ],
            "I1": [ 1146 ],
            "I2": [ 900 ],
            "I3": [ 964 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1146 ],
            "I0": [ 907 ],
            "I1": [ 937 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1147 ],
            "I0": [ 954 ],
            "I1": [ 1146 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1148 ],
            "I0": [ 984 ],
            "I1": [ 919 ],
            "I2": [ 977 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1149 ],
            "I0": [ 1148 ],
            "I1": [ 902 ],
            "I2": [ 1147 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1150 ],
            "I0": [ 1151 ],
            "I1": [ 955 ],
            "I2": [ 907 ],
            "I3": [ 983 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1152 ],
            "I0": [ 1153 ],
            "I1": [ 945 ],
            "I2": [ 1100 ],
            "I3": [ 1154 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1154 ],
            "I0": [ 1155 ],
            "I1": [ 968 ],
            "I2": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1153 ],
            "I0": [ 919 ],
            "I1": [ 905 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1151 ],
            "I0": [ 954 ],
            "I1": [ 977 ],
            "I2": [ 919 ],
            "I3": [ 893 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1156 ],
            "I0": [ 1144 ],
            "I1": [ 922 ],
            "I2": [ 900 ],
            "I3": [ 1145 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 1116 ],
            "I1": [ 1015 ],
            "I2": [ 1114 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1158 ],
            "I0": [ 1141 ],
            "I1": [ 1157 ],
            "I2": [ 1138 ],
            "I3": [ 1057 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1139 ],
            "I0": [ 907 ],
            "I1": [ 1040 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1062 ],
            "I0": [ 1159 ],
            "I1": [ 1139 ],
            "I2": [ 912 ],
            "I3": [ 126 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 915 ],
            "I0": [ 128 ],
            "I1": [ 126 ],
            "I2": [ 926 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1061 ],
            "I0": [ 1065 ],
            "I1": [ 1064 ],
            "I2": [ 1066 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1063 ],
            "I0": [ 1160 ],
            "I1": [ 1161 ],
            "I2": [ 912 ],
            "I3": [ 924 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1161 ],
            "I0": [ 1136 ],
            "I1": [ 1077 ],
            "I2": [ 918 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1160 ],
            "I0": [ 1028 ],
            "I1": [ 1042 ],
            "I2": [ 1025 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1140 ],
            "I0": [ 1005 ],
            "I1": [ 1162 ],
            "I2": [ 924 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1005 ],
            "I0": [ 997 ],
            "I1": [ 902 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1162 ],
            "I0": [ 1069 ],
            "I1": [ 907 ],
            "I2": [ 1163 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1164 ],
            "I0": [ 1069 ],
            "I1": [ 994 ],
            "I2": [ 907 ],
            "I3": [ 1109 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1165 ],
            "I0": [ 1164 ],
            "I1": [ 1166 ],
            "I2": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1167 ],
            "I0": [ 1001 ],
            "I1": [ 1168 ],
            "I2": [ 1169 ],
            "I3": [ 900 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1001 ],
            "I0": [ 994 ],
            "I1": [ 1077 ],
            "I2": [ 907 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1169 ],
            "I0": [ 887 ],
            "I1": [ 1170 ],
            "I2": [ 128 ],
            "I3": [ 993 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1170 ],
            "I0": [ 907 ],
            "I1": [ 893 ],
            "I2": [ 1020 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1006 ],
            "I0": [ 1022 ],
            "I1": [ 968 ],
            "I2": [ 1170 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1171 ],
            "I0": [ 1167 ],
            "I1": [ 1165 ],
            "I2": [ 924 ],
            "I3": [ 912 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1166 ],
            "I0": [ 1022 ],
            "I1": [ 968 ],
            "I2": [ 1111 ],
            "I3": [ 1172 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 885 ],
            "I0": [ 878 ],
            "I1": [ 762 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1173 ],
            "I0": [ 885 ],
            "I1": [ 606 ],
            "I2": [ 614 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1174 ],
            "I0": [ 878 ],
            "I1": [ 605 ],
            "I2": [ 611 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1175 ],
            "I0": [ 877 ],
            "I1": [ 853 ],
            "I2": [ 156 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1176 ],
            "I0": [ 877 ],
            "I1": [ 156 ],
            "I2": [ 853 ],
            "I3": [ 155 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 881 ],
            "I0": [ 80 ],
            "I1": [ 606 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 882 ],
            "I0": [ 82 ],
            "I1": [ 611 ],
            "I2": [ 1177 ],
            "I3": [ 1178 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1177 ],
            "I0": [ 84 ],
            "I1": [ 605 ],
            "I2": [ 1179 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110110110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1179 ],
            "I0": [ 870 ],
            "I1": [ 86 ],
            "I2": [ 1180 ],
            "I3": [ 605 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101100100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1180 ],
            "I0": [ 869 ],
            "I1": [ 88 ],
            "I2": [ 90 ],
            "I3": [ 871 ]
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1178 ],
            "I0": [ 606 ],
            "I1": [ 80 ],
            "I2": [ 611 ],
            "I3": [ 82 ]
          }
        },
        "scr.bitNumber_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1181 ],
            "CLK": [ 9 ],
            "D": [ 1182 ],
            "Q": [ 1183 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1181 ],
            "CLK": [ 9 ],
            "D": [ 1184 ],
            "Q": [ 1185 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1184 ],
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "I2": [ 1187 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1181 ],
            "CLK": [ 9 ],
            "D": [ 1188 ],
            "Q": [ 1186 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1188 ],
            "I0": [ 1187 ],
            "I1": [ 1186 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1181 ],
            "I0": [ 1189 ],
            "I1": [ 1187 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1189 ],
            "I0": [ 1190 ],
            "I1": [ 1191 ],
            "I2": [ 1192 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1182 ],
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "I2": [ 1183 ],
            "I3": [ 1187 ]
          }
        },
        "scr.bitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1181 ],
            "CLK": [ 9 ],
            "D": [ 1193 ],
            "Q": [ 1194 ],
            "RESET": [ 1195 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1193 ],
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "I2": [ 1183 ],
            "I3": [ 1194 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1195 ],
            "I0": [ 1187 ]
          }
        },
        "scr.commandIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1196 ],
            "CLK": [ 9 ],
            "D": [ 1197 ],
            "Q": [ 1198 ]
          }
        },
        "scr.commandIndex_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 1196 ],
            "CLK": [ 9 ],
            "D": [ 1199 ],
            "Q": [ 1200 ],
            "SET": [ 175 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 1196 ],
            "CLK": [ 9 ],
            "D": [ 1201 ],
            "Q": [ 1202 ],
            "SET": [ 175 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 1196 ],
            "CLK": [ 9 ],
            "D": [ 1203 ],
            "Q": [ 1204 ],
            "SET": [ 175 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 1196 ],
            "CLK": [ 9 ],
            "D": [ 1205 ],
            "Q": [ 1206 ],
            "SET": [ 175 ]
          }
        },
        "scr.counter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1208 ],
            "Q": [ 1209 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1208 ],
            "I0": [ 1209 ],
            "I1": [ 1210 ],
            "I2": [ 1191 ],
            "I3": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 175 ],
            "Q": [ 1211 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 175 ],
            "Q": [ 1212 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1213 ],
            "Q": [ 1214 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1213 ],
            "I0": [ 1215 ],
            "I1": [ 1214 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1216 ],
            "Q": [ 1217 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1216 ],
            "I0": [ 1218 ],
            "I1": [ 1219 ],
            "I2": [ 1217 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1220 ],
            "Q": [ 1219 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1220 ],
            "I0": [ 1218 ],
            "I1": [ 1219 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1218 ],
            "I0": [ 1221 ],
            "I1": [ 1222 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1215 ],
            "I0": [ 1218 ],
            "I1": [ 1219 ],
            "I2": [ 1217 ]
          }
        },
        "scr.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1223 ],
            "Q": [ 1222 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1223 ],
            "I0": [ 1221 ],
            "I1": [ 1222 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1221 ],
            "I0": [ 1224 ],
            "I1": [ 1225 ],
            "I2": [ 1226 ]
          }
        },
        "scr.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1227 ],
            "Q": [ 1226 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1227 ],
            "I0": [ 1224 ],
            "I1": [ 1225 ],
            "I2": [ 1226 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1228 ],
            "Q": [ 1225 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1228 ],
            "I0": [ 1224 ],
            "I1": [ 1225 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1224 ],
            "I0": [ 1229 ],
            "I1": [ 1230 ],
            "I2": [ 1231 ],
            "I3": [ 1232 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1230 ],
            "I0": [ 1233 ],
            "I1": [ 1234 ],
            "I2": [ 1235 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1236 ],
            "I0": [ 1237 ],
            "I1": [ 1238 ],
            "I2": [ 1239 ],
            "I3": [ 1240 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1241 ],
            "I0": [ 1242 ],
            "I1": [ 1243 ],
            "I2": [ 1244 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1245 ],
            "I0": [ 1246 ],
            "I1": [ 1247 ],
            "I2": [ 1248 ],
            "I3": [ 1212 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1240 ],
            "I0": [ 1249 ],
            "I1": [ 1250 ],
            "I2": [ 1231 ],
            "I3": [ 1232 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1251 ],
            "I0": [ 1252 ],
            "I1": [ 1253 ],
            "I2": [ 1254 ],
            "I3": [ 1255 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1254 ],
            "I0": [ 1239 ],
            "I1": [ 1237 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1255 ],
            "I0": [ 1233 ],
            "I1": [ 1234 ],
            "I2": [ 1214 ],
            "I3": [ 1256 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1252 ],
            "I0": [ 1257 ],
            "I1": [ 1258 ],
            "I2": [ 1259 ],
            "I3": [ 1260 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1259 ],
            "I0": [ 1209 ],
            "I1": [ 1261 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1260 ],
            "I0": [ 1262 ],
            "I1": [ 1263 ],
            "I2": [ 1264 ],
            "I3": [ 1238 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1191 ],
            "I0": [ 1251 ],
            "I1": [ 1241 ],
            "I2": [ 1240 ],
            "I3": [ 1245 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1192 ],
            "I0": [ 1265 ],
            "I1": [ 1266 ],
            "I2": [ 1267 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1190 ],
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "I2": [ 1194 ],
            "I3": [ 1183 ]
          }
        },
        "scr.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1268 ],
            "Q": [ 1235 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1268 ],
            "I0": [ 1269 ],
            "I1": [ 1235 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1269 ],
            "I0": [ 1270 ],
            "I1": [ 1233 ],
            "I2": [ 1234 ]
          }
        },
        "scr.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1271 ],
            "Q": [ 1234 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1271 ],
            "I0": [ 1270 ],
            "I1": [ 1233 ],
            "I2": [ 1234 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1272 ],
            "Q": [ 1233 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1272 ],
            "I0": [ 1270 ],
            "I1": [ 1233 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1270 ],
            "I0": [ 1273 ],
            "I1": [ 1232 ]
          }
        },
        "scr.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1274 ],
            "Q": [ 1232 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1274 ],
            "I0": [ 1273 ],
            "I1": [ 1232 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1273 ],
            "I0": [ 1275 ],
            "I1": [ 1249 ],
            "I2": [ 1250 ],
            "I3": [ 1231 ]
          }
        },
        "scr.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 175 ],
            "Q": [ 1248 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1276 ],
            "Q": [ 1231 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1276 ],
            "I0": [ 1229 ],
            "I1": [ 1231 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1229 ],
            "I0": [ 1249 ],
            "I1": [ 1250 ],
            "I2": [ 1275 ]
          }
        },
        "scr.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1277 ],
            "Q": [ 1250 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1277 ],
            "I0": [ 1275 ],
            "I1": [ 1249 ],
            "I2": [ 1250 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1278 ],
            "Q": [ 1249 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1278 ],
            "I0": [ 1275 ],
            "I1": [ 1249 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1275 ],
            "I0": [ 1279 ],
            "I1": [ 1238 ],
            "I2": [ 1239 ],
            "I3": [ 1237 ]
          }
        },
        "scr.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1280 ],
            "Q": [ 1237 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1280 ],
            "I0": [ 1210 ],
            "I1": [ 1281 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1281 ],
            "I0": [ 1279 ],
            "I1": [ 1238 ],
            "I2": [ 1239 ],
            "I3": [ 1237 ]
          }
        },
        "scr.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1282 ],
            "Q": [ 1239 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1282 ],
            "I0": [ 1279 ],
            "I1": [ 1238 ],
            "I2": [ 1239 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_25": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1283 ],
            "Q": [ 1238 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1283 ],
            "I0": [ 1279 ],
            "I1": [ 1238 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1279 ],
            "I0": [ 1284 ],
            "I1": [ 1262 ],
            "I2": [ 1263 ],
            "I3": [ 1264 ]
          }
        },
        "scr.counter_DFFRE_Q_26": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1285 ],
            "Q": [ 1264 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1285 ],
            "I0": [ 1210 ],
            "I1": [ 1286 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1286 ],
            "I0": [ 1284 ],
            "I1": [ 1262 ],
            "I2": [ 1263 ],
            "I3": [ 1264 ]
          }
        },
        "scr.counter_DFFRE_Q_27": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1287 ],
            "Q": [ 1263 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1287 ],
            "I0": [ 1284 ],
            "I1": [ 1262 ],
            "I2": [ 1263 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_28": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1288 ],
            "Q": [ 1262 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1288 ],
            "I0": [ 1284 ],
            "I1": [ 1262 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1284 ],
            "I0": [ 1209 ],
            "I1": [ 1261 ],
            "I2": [ 1257 ],
            "I3": [ 1258 ]
          }
        },
        "scr.counter_DFFRE_Q_29": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1289 ],
            "Q": [ 1258 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1289 ],
            "I0": [ 1210 ],
            "I1": [ 1290 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1290 ],
            "I0": [ 1209 ],
            "I1": [ 1261 ],
            "I2": [ 1257 ],
            "I3": [ 1258 ]
          }
        },
        "scr.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 175 ],
            "Q": [ 1247 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_30": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1291 ],
            "Q": [ 1257 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1291 ],
            "I0": [ 1209 ],
            "I1": [ 1261 ],
            "I2": [ 1257 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_31": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1292 ],
            "Q": [ 1261 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1292 ],
            "I0": [ 1209 ],
            "I1": [ 1261 ],
            "I2": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 175 ],
            "Q": [ 1246 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 175 ],
            "Q": [ 1244 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 175 ],
            "Q": [ 1243 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1293 ],
            "Q": [ 1242 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1293 ],
            "I0": [ 1294 ],
            "I1": [ 1215 ],
            "I2": [ 1242 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1295 ],
            "Q": [ 1296 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1295 ],
            "I0": [ 1294 ],
            "I1": [ 1215 ],
            "I2": [ 1297 ],
            "I3": [ 1210 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1297 ],
            "I0": [ 1215 ],
            "I1": [ 1214 ],
            "I2": [ 1256 ],
            "I3": [ 1296 ]
          }
        },
        "scr.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1207 ],
            "CLK": [ 9 ],
            "D": [ 1298 ],
            "Q": [ 1256 ],
            "RESET": [ 1192 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1298 ],
            "I0": [ 1215 ],
            "I1": [ 1214 ],
            "I2": [ 1256 ],
            "I3": [ 1210 ]
          }
        },
        "scr.cs_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1299 ],
            "CLK": [ 9 ],
            "D": [ 1187 ],
            "Q": [ 157 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1299 ],
            "I0": [ 1267 ],
            "I1": [ 1265 ],
            "I2": [ 1266 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1187 ],
            "I0": [ 1196 ],
            "I1": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1302 ],
            "Q": [ 1303 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1304 ],
            "Q": [ 1305 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1304 ],
            "I0": [ 1306 ],
            "I1": [ 1307 ],
            "I2": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1306 ],
            "I0": [ 1308 ],
            "I1": [ 851 ],
            "I2": [ 1309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1307 ],
            "I0": [ 1204 ],
            "I1": [ 1206 ],
            "I2": [ 1310 ],
            "I3": [ 1199 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1310 ],
            "I0": [ 1206 ],
            "I1": [ 1198 ],
            "I2": [ 1204 ],
            "I3": [ 1202 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1311 ],
            "Q": [ 1312 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1311 ],
            "I0": [ 1313 ],
            "I1": [ 1314 ],
            "I2": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1314 ],
            "I0": [ 1198 ],
            "I1": [ 1315 ],
            "I2": [ 1316 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1313 ],
            "I0": [ 1317 ],
            "I1": [ 855 ],
            "I2": [ 1309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010101000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1316 ],
            "I0": [ 1202 ],
            "I1": [ 1206 ],
            "I2": [ 1200 ],
            "I3": [ 1204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1315 ],
            "I0": [ 1202 ],
            "I1": [ 1206 ],
            "I2": [ 1200 ],
            "I3": [ 1204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1318 ],
            "Q": [ 1319 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1318 ],
            "I0": [ 1320 ],
            "I1": [ 1321 ],
            "I2": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1321 ],
            "I0": [ 1204 ],
            "I1": [ 1322 ],
            "I2": [ 1323 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1320 ],
            "I0": [ 1324 ],
            "I1": [ 858 ],
            "I2": [ 1309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1323 ],
            "I0": [ 1200 ],
            "I1": [ 1206 ],
            "I2": [ 1198 ],
            "I3": [ 1202 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1322 ],
            "I0": [ 1198 ],
            "I1": [ 1200 ],
            "I2": [ 1202 ],
            "I3": [ 1206 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1325 ],
            "Q": [ 1326 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1325 ],
            "I0": [ 1327 ],
            "I1": [ 1328 ],
            "I2": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1327 ],
            "I0": [ 1329 ],
            "I1": [ 861 ],
            "I2": [ 1309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1328 ],
            "I0": [ 1330 ],
            "I1": [ 1331 ],
            "I2": [ 1332 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1330 ],
            "I0": [ 1203 ],
            "I1": [ 1201 ],
            "I2": [ 1197 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1332 ],
            "I0": [ 1204 ],
            "I1": [ 1206 ],
            "I2": [ 1202 ],
            "I3": [ 1199 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1331 ],
            "I0": [ 1202 ],
            "I1": [ 1204 ],
            "I2": [ 1333 ],
            "I3": [ 1199 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1333 ],
            "I0": [ 1206 ],
            "I1": [ 1201 ],
            "I2": [ 1197 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1334 ],
            "I0": [ 1197 ],
            "I1": [ 1201 ],
            "I2": [ 1206 ],
            "I3": [ 1331 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1335 ],
            "I0": [ 1336 ],
            "I1": [ 880 ],
            "I2": [ 1309 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1337 ],
            "I0": [ 1203 ],
            "I1": [ 1201 ],
            "I2": [ 1199 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1309 ],
            "I0": [ 155 ],
            "I1": [ 156 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1338 ],
            "Q": [ 1339 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1338 ],
            "I0": [ 1199 ],
            "I1": [ 1340 ],
            "I2": [ 1341 ],
            "I3": [ 1342 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111011000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1340 ],
            "I0": [ 1204 ],
            "I1": [ 1198 ],
            "I2": [ 1206 ],
            "I3": [ 1202 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1342 ],
            "I0": [ 1343 ],
            "I1": [ 867 ],
            "I2": [ 1309 ],
            "I3": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1344 ],
            "Q": [ 1345 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1344 ],
            "I0": [ 1199 ],
            "I1": [ 1346 ],
            "I2": [ 1341 ],
            "I3": [ 1347 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1341 ],
            "I0": [ 1348 ],
            "I1": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1348 ],
            "I0": [ 1204 ],
            "I1": [ 1202 ],
            "I2": [ 1206 ],
            "I3": [ 1199 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1346 ],
            "I0": [ 1206 ],
            "I1": [ 1204 ],
            "I2": [ 1198 ],
            "I3": [ 1202 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1347 ],
            "I0": [ 1349 ],
            "I1": [ 873 ],
            "I2": [ 1309 ],
            "I3": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1350 ],
            "Q": [ 1351 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1350 ],
            "I0": [ 1337 ],
            "I1": [ 1334 ],
            "I2": [ 1335 ],
            "I3": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1302 ],
            "I0": [ 1199 ],
            "I1": [ 1352 ],
            "I2": [ 1353 ],
            "I3": [ 1354 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1352 ],
            "I0": [ 1198 ],
            "I1": [ 1204 ],
            "I2": [ 1202 ],
            "I3": [ 1206 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1354 ],
            "I0": [ 1355 ],
            "I1": [ 849 ],
            "I2": [ 1309 ],
            "I3": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1353 ],
            "I0": [ 1202 ],
            "I1": [ 1204 ],
            "I2": [ 1356 ],
            "I3": [ 1300 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1356 ],
            "I0": [ 1204 ],
            "I1": [ 1206 ],
            "I2": [ 1202 ],
            "I3": [ 1199 ]
          }
        },
        "scr.dc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 1301 ],
            "CLK": [ 9 ],
            "D": [ 1300 ],
            "Q": [ 158 ],
            "SET": [ 175 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1301 ],
            "I0": [ 1187 ]
          }
        },
        "scr.pixelCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 1176 ],
            "Q": [ 155 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 1175 ],
            "Q": [ 156 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 883 ],
            "Q": [ 853 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 1173 ],
            "Q": [ 614 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 884 ],
            "Q": [ 606 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 1174 ],
            "Q": [ 611 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 886 ],
            "Q": [ 605 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 888 ],
            "Q": [ 870 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 887 ],
            "Q": [ 869 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1300 ],
            "CLK": [ 9 ],
            "D": [ 1357 ],
            "Q": [ 871 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1357 ],
            "I0": [ 871 ]
          }
        },
        "scr.reset_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 1358 ],
            "CLK": [ 9 ],
            "D": [ 1359 ],
            "Q": [ 159 ],
            "SET": [ 1360 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1361 ],
            "I0": [ 1211 ],
            "I1": [ 1245 ],
            "I2": [ 1241 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1358 ],
            "I0": [ 1267 ],
            "I1": [ 1265 ],
            "I2": [ 1266 ],
            "I3": [ 1210 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1362 ],
            "I0": [ 1363 ],
            "I1": [ 1214 ],
            "I2": [ 1256 ],
            "I3": [ 1296 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1363 ],
            "I0": [ 1364 ],
            "I1": [ 1219 ],
            "I2": [ 1217 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1364 ],
            "I0": [ 1235 ],
            "I1": [ 1365 ],
            "I2": [ 1225 ],
            "I3": [ 1366 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1365 ],
            "I0": [ 1232 ],
            "I1": [ 1367 ],
            "I2": [ 1233 ],
            "I3": [ 1234 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1367 ],
            "I0": [ 1254 ],
            "I1": [ 1250 ],
            "I2": [ 1249 ],
            "I3": [ 1231 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1366 ],
            "I0": [ 1226 ],
            "I1": [ 1222 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1368 ],
            "I0": [ 1235 ],
            "I1": [ 1225 ],
            "I2": [ 1296 ],
            "I3": [ 1211 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1369 ],
            "I0": [ 1219 ],
            "I1": [ 1370 ],
            "I2": [ 1366 ],
            "I3": [ 1214 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1253 ],
            "I0": [ 1219 ],
            "I1": [ 1217 ],
            "I2": [ 1368 ],
            "I3": [ 1366 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1371 ],
            "I0": [ 1296 ],
            "I1": [ 1243 ],
            "I2": [ 1244 ],
            "I3": [ 1242 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1372 ],
            "I0": [ 1217 ],
            "I1": [ 1369 ],
            "I2": [ 1256 ],
            "I3": [ 1371 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1210 ],
            "I0": [ 1241 ],
            "I1": [ 1372 ],
            "I2": [ 1211 ],
            "I3": [ 1245 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1370 ],
            "I0": [ 1234 ],
            "I1": [ 1373 ],
            "I2": [ 1225 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1373 ],
            "I0": [ 1232 ],
            "I1": [ 1374 ],
            "I2": [ 1233 ],
            "I3": [ 1235 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1374 ],
            "I0": [ 1249 ],
            "I1": [ 1237 ],
            "I2": [ 1250 ],
            "I3": [ 1231 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1359 ],
            "I0": [ 1375 ],
            "I1": [ 1294 ],
            "I2": [ 1361 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1294 ],
            "I0": [ 1214 ],
            "I1": [ 1256 ],
            "I2": [ 1296 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1375 ],
            "I0": [ 1222 ],
            "I1": [ 1376 ],
            "I2": [ 1219 ],
            "I3": [ 1217 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1376 ],
            "I0": [ 1230 ],
            "I1": [ 1236 ],
            "I2": [ 1225 ],
            "I3": [ 1226 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1360 ],
            "I0": [ 1362 ],
            "I1": [ 1358 ],
            "I2": [ 1361 ]
          }
        },
        "scr.sclk_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 1192 ],
            "CLK": [ 9 ],
            "D": [ 1191 ],
            "Q": [ 160 ],
            "SET": [ 175 ]
          }
        },
        "scr.sdin_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1377 ],
            "CLK": [ 9 ],
            "D": [ 1378 ],
            "Q": [ 161 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1377 ],
            "I0": [ 1191 ],
            "I1": [ 1192 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1378 ],
            "I0": [ 1379 ],
            "I1": [ 1380 ],
            "I2": [ 1381 ],
            "I3": [ 1185 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1381 ],
            "I0": [ 1351 ],
            "I1": [ 1319 ],
            "I2": [ 1186 ],
            "I3": [ 1382 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1380 ],
            "I0": [ 1339 ],
            "I1": [ 1305 ],
            "I2": [ 1186 ],
            "I3": [ 1183 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1379 ],
            "I0": [ 1326 ],
            "I1": [ 1303 ],
            "I2": [ 1183 ],
            "I3": [ 1186 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1382 ],
            "I0": [ 1345 ],
            "I1": [ 1312 ],
            "I2": [ 1186 ],
            "I3": [ 1183 ]
          }
        },
        "scr.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1383 ],
            "CLK": [ 9 ],
            "D": [ 1384 ],
            "Q": [ 1266 ]
          }
        },
        "scr.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1383 ],
            "CLK": [ 9 ],
            "D": [ 1385 ],
            "Q": [ 1267 ]
          }
        },
        "scr.state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1383 ],
            "CLK": [ 9 ],
            "D": [ 1386 ],
            "Q": [ 1265 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1383 ],
            "I0": [ 1267 ],
            "I1": [ 1265 ],
            "I2": [ 1358 ],
            "I3": [ 1387 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1387 ],
            "I0": [ 1191 ],
            "I1": [ 1190 ],
            "I2": [ 1265 ],
            "I3": [ 1266 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1385 ],
            "I0": [ 1192 ],
            "I1": [ 1187 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1386 ],
            "I0": [ 1384 ],
            "I1": [ 1187 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1384 ],
            "I0": [ 1200 ],
            "I1": [ 1388 ],
            "I2": [ 1389 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1199 ],
            "I0": [ 1388 ],
            "I1": [ 1200 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1205 ],
            "I0": [ 1206 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1203 ],
            "I0": [ 1206 ],
            "I1": [ 1204 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1201 ],
            "I0": [ 1206 ],
            "I1": [ 1204 ],
            "I2": [ 1202 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1197 ],
            "I0": [ 1206 ],
            "I1": [ 1204 ],
            "I2": [ 1202 ],
            "I3": [ 1198 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1389 ],
            "I0": [ 1266 ],
            "I1": [ 1265 ],
            "I2": [ 1267 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1388 ],
            "I0": [ 1206 ],
            "I1": [ 1204 ],
            "I2": [ 1202 ],
            "I3": [ 1198 ]
          }
        },
        "scr.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1207 ],
            "I0": [ 1265 ],
            "I1": [ 1266 ]
          }
        },
        "scr.state_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1196 ],
            "I0": [ 1267 ],
            "I1": [ 1266 ],
            "I2": [ 1265 ]
          }
        },
        "scr.state_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1300 ],
            "I0": [ 1267 ],
            "I1": [ 1265 ],
            "I2": [ 1266 ]
          }
        },
        "te.outputBuffer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1390 ],
            "Q": [ 1355 ]
          }
        },
        "te.outputBuffer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1391 ],
            "Q": [ 1308 ]
          }
        },
        "te.outputBuffer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1392 ],
            "Q": [ 1317 ]
          }
        },
        "te.outputBuffer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1393 ],
            "Q": [ 1324 ]
          }
        },
        "te.outputBuffer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1394 ],
            "Q": [ 1329 ]
          }
        },
        "te.outputBuffer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1395 ],
            "Q": [ 1343 ]
          }
        },
        "te.outputBuffer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1396 ],
            "Q": [ 1349 ]
          }
        },
        "te.outputBuffer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 9 ],
            "D": [ 1397 ],
            "Q": [ 1336 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1393 ],
            "I0": [ 1089 ],
            "I1": [ 1398 ],
            "I2": [ 1399 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1397 ],
            "I0": [ 1400 ],
            "I1": [ 1401 ],
            "I2": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001111010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1399 ],
            "I0": [ 1088 ],
            "I1": [ 1402 ],
            "I2": [ 122 ],
            "I3": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1398 ],
            "I0": [ 1090 ],
            "I1": [ 126 ],
            "I2": [ 1088 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1402 ],
            "I0": [ 907 ],
            "I1": [ 1403 ],
            "I2": [ 1404 ],
            "I3": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1404 ],
            "I0": [ 1021 ],
            "I1": [ 918 ],
            "I2": [ 124 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 918 ],
            "I0": [ 126 ],
            "I1": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1403 ],
            "I0": [ 941 ],
            "I1": [ 1042 ],
            "I2": [ 1089 ],
            "I3": [ 1086 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1042 ],
            "I0": [ 893 ],
            "I1": [ 1136 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1163 ],
            "I0": [ 893 ],
            "I1": [ 1012 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1405 ],
            "I0": [ 1027 ],
            "I1": [ 1022 ],
            "I2": [ 128 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1022 ],
            "I0": [ 869 ],
            "I1": [ 870 ],
            "I2": [ 853 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1086 ],
            "I0": [ 893 ],
            "I1": [ 1020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1406 ],
            "I0": [ 1086 ],
            "I1": [ 1163 ],
            "I2": [ 918 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1407 ],
            "I0": [ 992 ],
            "I1": [ 869 ],
            "I2": [ 1068 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1408 ],
            "I0": [ 1040 ],
            "I1": [ 1086 ],
            "I2": [ 1409 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1394 ],
            "I0": [ 1171 ],
            "I1": [ 1158 ],
            "I2": [ 1128 ],
            "I3": [ 1127 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1392 ],
            "I0": [ 1410 ],
            "I1": [ 1411 ],
            "I2": [ 1102 ],
            "I3": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1411 ],
            "I0": [ 1057 ],
            "I1": [ 1412 ],
            "I2": [ 1413 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1412 ],
            "I0": [ 897 ],
            "I1": [ 1414 ],
            "I2": [ 1415 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1413 ],
            "I0": [ 1416 ],
            "I1": [ 1417 ],
            "I2": [ 924 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1416 ],
            "I0": [ 1418 ],
            "I1": [ 915 ],
            "I2": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1418 ],
            "I0": [ 977 ],
            "I1": [ 906 ],
            "I2": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 977 ],
            "I0": [ 930 ],
            "I1": [ 871 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1417 ],
            "I0": [ 927 ],
            "I1": [ 907 ],
            "I2": [ 932 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 927 ],
            "I0": [ 130 ],
            "I1": [ 128 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1419 ],
            "I0": [ 126 ],
            "I1": [ 124 ],
            "I2": [ 122 ],
            "I3": [ 118 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1137 ],
            "I0": [ 927 ],
            "I1": [ 1419 ],
            "I2": [ 120 ],
            "I3": [ 116 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1089 ],
            "I0": [ 1137 ],
            "I1": [ 120 ],
            "I2": [ 118 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1400 ],
            "I0": [ 1058 ],
            "I1": [ 1060 ],
            "I2": [ 1056 ],
            "I3": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1401 ],
            "I0": [ 1420 ],
            "I1": [ 1421 ],
            "I2": [ 1422 ],
            "I3": [ 1423 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1415 ],
            "I0": [ 1424 ],
            "I1": [ 1425 ],
            "I2": [ 973 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1414 ],
            "I0": [ 902 ],
            "I1": [ 932 ],
            "I2": [ 983 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1410 ],
            "I0": [ 948 ],
            "I1": [ 951 ],
            "I2": [ 947 ],
            "I3": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1395 ],
            "I0": [ 1426 ],
            "I1": [ 1427 ],
            "I2": [ 1428 ],
            "I3": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1428 ],
            "I0": [ 1429 ],
            "I1": [ 1430 ],
            "I2": [ 1431 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1429 ],
            "I0": [ 1070 ],
            "I1": [ 1432 ],
            "I2": [ 1408 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1430 ],
            "I0": [ 1433 ],
            "I1": [ 912 ],
            "I2": [ 1434 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1434 ],
            "I0": [ 1012 ],
            "I1": [ 1069 ],
            "I2": [ 128 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1009 ],
            "I0": [ 893 ],
            "I1": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1431 ],
            "I0": [ 1420 ],
            "I1": [ 1421 ],
            "I2": [ 1435 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1435 ],
            "I0": [ 1436 ],
            "I1": [ 1172 ],
            "I2": [ 941 ],
            "I3": [ 1106 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1436 ],
            "I0": [ 1027 ],
            "I1": [ 1021 ],
            "I2": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1427 ],
            "I0": [ 924 ],
            "I1": [ 1437 ],
            "I2": [ 1438 ],
            "I3": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1426 ],
            "I0": [ 1439 ],
            "I1": [ 1440 ],
            "I2": [ 924 ],
            "I3": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1439 ],
            "I0": [ 124 ],
            "I1": [ 1441 ],
            "I2": [ 1442 ],
            "I3": [ 1443 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1440 ],
            "I0": [ 912 ],
            "I1": [ 1444 ],
            "I2": [ 1442 ],
            "I3": [ 1445 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1441 ],
            "I0": [ 1027 ],
            "I1": [ 1446 ],
            "I2": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1446 ],
            "I0": [ 870 ],
            "I1": [ 1055 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1443 ],
            "I0": [ 1447 ],
            "I1": [ 1448 ],
            "I2": [ 1449 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1448 ],
            "I0": [ 1077 ],
            "I1": [ 871 ],
            "I2": [ 128 ],
            "I3": [ 1021 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1449 ],
            "I0": [ 896 ],
            "I1": [ 870 ],
            "I2": [ 1055 ],
            "I3": [ 126 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1077 ],
            "I0": [ 893 ],
            "I1": [ 1022 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1036 ],
            "I0": [ 893 ],
            "I1": [ 992 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110000110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1437 ],
            "I0": [ 1450 ],
            "I1": [ 1451 ],
            "I2": [ 900 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1438 ],
            "I0": [ 1124 ],
            "I1": [ 1119 ],
            "I2": [ 1122 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1450 ],
            "I0": [ 1168 ],
            "I1": [ 1172 ],
            "I2": [ 1452 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1451 ],
            "I0": [ 1121 ],
            "I1": [ 1453 ],
            "I2": [ 1454 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1121 ],
            "I0": [ 902 ],
            "I1": [ 1055 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1455 ],
            "I0": [ 1163 ],
            "I1": [ 1042 ],
            "I2": [ 1405 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1456 ],
            "I0": [ 1136 ],
            "I1": [ 907 ],
            "I2": [ 1024 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1457 ],
            "I0": [ 1121 ],
            "I1": [ 900 ],
            "I2": [ 1456 ],
            "I3": [ 1455 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1454 ],
            "I0": [ 1012 ],
            "I1": [ 907 ],
            "I2": [ 1409 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1168 ],
            "I0": [ 1021 ],
            "I1": [ 1008 ],
            "I2": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1159 ],
            "I0": [ 1020 ],
            "I1": [ 1136 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1447 ],
            "I0": [ 128 ],
            "I1": [ 893 ],
            "I2": [ 1027 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1172 ],
            "I0": [ 1009 ],
            "I1": [ 1069 ],
            "I2": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1111 ],
            "I0": [ 1021 ],
            "I1": [ 993 ],
            "I2": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1452 ],
            "I0": [ 130 ],
            "I1": [ 992 ],
            "I2": [ 1046 ],
            "I3": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1046 ],
            "I0": [ 1020 ],
            "I1": [ 1136 ],
            "I2": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1458 ],
            "I0": [ 893 ],
            "I1": [ 870 ],
            "I2": [ 1055 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1390 ],
            "I0": [ 1459 ],
            "I1": [ 1460 ],
            "I2": [ 1461 ],
            "I3": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1461 ],
            "I0": [ 923 ],
            "I1": [ 976 ],
            "I2": [ 1462 ],
            "I3": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1460 ],
            "I0": [ 943 ],
            "I1": [ 1463 ],
            "I2": [ 1464 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 943 ],
            "I0": [ 912 ],
            "I1": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 896 ],
            "I0": [ 907 ],
            "I1": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1464 ],
            "I0": [ 939 ],
            "I1": [ 938 ],
            "I2": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1463 ],
            "I0": [ 975 ],
            "I1": [ 893 ],
            "I2": [ 909 ],
            "I3": [ 1465 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 975 ],
            "I0": [ 853 ],
            "I1": [ 888 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 986 ],
            "I0": [ 893 ],
            "I1": [ 919 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 909 ],
            "I0": [ 130 ],
            "I1": [ 930 ],
            "I2": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1465 ],
            "I0": [ 893 ],
            "I1": [ 907 ],
            "I2": [ 954 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1466 ],
            "I0": [ 1465 ],
            "I1": [ 1424 ],
            "I2": [ 943 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1467 ],
            "I0": [ 898 ],
            "I1": [ 907 ],
            "I2": [ 986 ],
            "I3": [ 941 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1468 ],
            "I0": [ 128 ],
            "I1": [ 898 ],
            "I2": [ 1469 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1469 ],
            "I0": [ 907 ],
            "I1": [ 893 ],
            "I2": [ 954 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 898 ],
            "I0": [ 893 ],
            "I1": [ 906 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 899 ],
            "I0": [ 907 ],
            "I1": [ 986 ],
            "I2": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1424 ],
            "I0": [ 907 ],
            "I1": [ 893 ],
            "I2": [ 905 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 973 ],
            "I0": [ 1155 ],
            "I1": [ 968 ],
            "I2": [ 983 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1425 ],
            "I0": [ 898 ],
            "I1": [ 905 ],
            "I2": [ 907 ],
            "I3": [ 1470 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1459 ],
            "I0": [ 1471 ],
            "I1": [ 1472 ],
            "I2": [ 924 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1472 ],
            "I0": [ 1473 ],
            "I1": [ 1474 ],
            "I2": [ 1475 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1475 ],
            "I0": [ 975 ],
            "I1": [ 902 ],
            "I2": [ 933 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1473 ],
            "I0": [ 906 ],
            "I1": [ 975 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1474 ],
            "I0": [ 932 ],
            "I1": [ 902 ],
            "I2": [ 974 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 984 ],
            "I1": [ 871 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 932 ],
            "I0": [ 906 ],
            "I1": [ 930 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1471 ],
            "I0": [ 894 ],
            "I1": [ 900 ],
            "I2": [ 1476 ],
            "I3": [ 1477 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1476 ],
            "I0": [ 987 ],
            "I1": [ 918 ],
            "I2": [ 956 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 955 ],
            "I0": [ 893 ],
            "I1": [ 937 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 956 ],
            "I0": [ 870 ],
            "I1": [ 893 ],
            "I2": [ 937 ],
            "I3": [ 918 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1477 ],
            "I0": [ 906 ],
            "I1": [ 1478 ],
            "I2": [ 964 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1478 ],
            "I0": [ 930 ],
            "I1": [ 934 ],
            "I2": [ 907 ],
            "I3": [ 921 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 921 ],
            "I0": [ 895 ],
            "I1": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 895 ],
            "I0": [ 984 ],
            "I1": [ 930 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 964 ],
            "I0": [ 906 ],
            "I1": [ 905 ],
            "I2": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 965 ],
            "I0": [ 954 ],
            "I1": [ 905 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1391 ],
            "I0": [ 1479 ],
            "I1": [ 1480 ],
            "I2": [ 1481 ],
            "I3": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1479 ],
            "I0": [ 1482 ],
            "I1": [ 1483 ],
            "I2": [ 1057 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1481 ],
            "I0": [ 1484 ],
            "I1": [ 1095 ],
            "I2": [ 1485 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1485 ],
            "I0": [ 912 ],
            "I1": [ 1468 ],
            "I2": [ 1466 ],
            "I3": [ 1467 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1484 ],
            "I0": [ 995 ],
            "I1": [ 905 ],
            "I2": [ 1486 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1486 ],
            "I0": [ 918 ],
            "I1": [ 893 ],
            "I2": [ 905 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1487 ],
            "I0": [ 1488 ],
            "I1": [ 1486 ],
            "I2": [ 1489 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1462 ],
            "I0": [ 981 ],
            "I1": [ 1487 ],
            "I2": [ 924 ],
            "I3": [ 966 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1489 ],
            "I0": [ 915 ],
            "I1": [ 1155 ],
            "I2": [ 918 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1488 ],
            "I0": [ 902 ],
            "I1": [ 905 ],
            "I2": [ 1490 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1490 ],
            "I0": [ 906 ],
            "I1": [ 937 ],
            "I2": [ 893 ],
            "I3": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1155 ],
            "I0": [ 895 ],
            "I1": [ 871 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1480 ],
            "I0": [ 1491 ],
            "I1": [ 1492 ],
            "I2": [ 912 ],
            "I3": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1491 ],
            "I0": [ 126 ],
            "I1": [ 937 ],
            "I2": [ 1493 ],
            "I3": [ 1494 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1492 ],
            "I0": [ 1495 ],
            "I1": [ 1496 ],
            "I2": [ 1156 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1496 ],
            "I0": [ 1155 ],
            "I1": [ 907 ],
            "I2": [ 983 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1495 ],
            "I0": [ 907 ],
            "I1": [ 914 ],
            "I2": [ 974 ],
            "I3": [ 1470 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1470 ],
            "I0": [ 937 ],
            "I1": [ 902 ],
            "I2": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 937 ],
            "I0": [ 871 ],
            "I1": [ 853 ],
            "I2": [ 869 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1494 ],
            "I0": [ 924 ],
            "I1": [ 987 ],
            "I2": [ 915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 987 ],
            "I0": [ 893 ],
            "I1": [ 977 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1493 ],
            "I0": [ 963 ],
            "I1": [ 1497 ],
            "I2": [ 924 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 963 ],
            "I0": [ 905 ],
            "I1": [ 937 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1497 ],
            "I0": [ 954 ],
            "I1": [ 937 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1483 ],
            "I0": [ 985 ],
            "I1": [ 911 ],
            "I2": [ 988 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1482 ],
            "I0": [ 1149 ],
            "I1": [ 1150 ],
            "I2": [ 1152 ],
            "I3": [ 122 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1396 ],
            "I0": [ 1089 ],
            "I1": [ 1498 ],
            "I2": [ 1499 ],
            "I3": [ 1500 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1500 ],
            "I0": [ 1501 ],
            "I1": [ 1502 ],
            "I2": [ 1089 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1502 ],
            "I0": [ 124 ],
            "I1": [ 1503 ],
            "I2": [ 1504 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1503 ],
            "I0": [ 1054 ],
            "I1": [ 1012 ],
            "I2": [ 128 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1504 ],
            "I0": [ 1505 ],
            "I1": [ 1432 ],
            "I2": [ 1506 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1506 ],
            "I0": [ 1053 ],
            "I1": [ 1118 ],
            "I2": [ 1409 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1505 ],
            "I0": [ 128 ],
            "I1": [ 893 ],
            "I2": [ 1068 ],
            "I3": [ 1507 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1507 ],
            "I0": [ 870 ],
            "I1": [ 893 ],
            "I2": [ 1055 ],
            "I3": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1508 ],
            "I0": [ 1507 ],
            "I1": [ 900 ],
            "I2": [ 1045 ],
            "I3": [ 1441 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1509 ],
            "I0": [ 907 ],
            "I1": [ 1046 ],
            "I2": [ 1458 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1510 ],
            "I0": [ 1012 ],
            "I1": [ 1055 ],
            "I2": [ 893 ],
            "I3": [ 1447 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1511 ],
            "I0": [ 1121 ],
            "I1": [ 1507 ],
            "I2": [ 943 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1512 ],
            "I0": [ 1172 ],
            "I1": [ 1111 ],
            "I2": [ 941 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1513 ],
            "I0": [ 900 ],
            "I1": [ 1035 ],
            "I2": [ 1514 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1514 ],
            "I0": [ 907 ],
            "I1": [ 1021 ],
            "I2": [ 1008 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1444 ],
            "I0": [ 1514 ],
            "I1": [ 128 ],
            "I2": [ 900 ],
            "I3": [ 1118 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1442 ],
            "I0": [ 870 ],
            "I1": [ 896 ],
            "I2": [ 1055 ],
            "I3": [ 943 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1445 ],
            "I0": [ 1515 ],
            "I1": [ 907 ],
            "I2": [ 1054 ],
            "I3": [ 941 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1515 ],
            "I0": [ 1036 ],
            "I1": [ 1516 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1516 ],
            "I0": [ 1024 ],
            "I1": [ 1020 ],
            "I2": [ 1136 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1118 ],
            "I0": [ 871 ],
            "I1": [ 130 ],
            "I2": [ 992 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1409 ],
            "I0": [ 1055 ],
            "I1": [ 907 ],
            "I2": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1517 ],
            "I0": [ 1020 ],
            "I1": [ 992 ],
            "I2": [ 968 ],
            "I3": [ 1447 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1432 ],
            "I0": [ 1009 ],
            "I1": [ 1069 ],
            "I2": [ 128 ],
            "I3": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1518 ],
            "I0": [ 1517 ],
            "I1": [ 1432 ],
            "I2": [ 907 ],
            "I3": [ 1055 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1054 ],
            "I0": [ 1012 ],
            "I1": [ 1055 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1012 ],
            "I0": [ 871 ],
            "I1": [ 1022 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1501 ],
            "I0": [ 1513 ],
            "I1": [ 1421 ],
            "I2": [ 1512 ],
            "I3": [ 1511 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1421 ],
            "I0": [ 1072 ],
            "I1": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1420 ],
            "I0": [ 1168 ],
            "I1": [ 1447 ],
            "I2": [ 1159 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1423 ],
            "I0": [ 1457 ],
            "I1": [ 1518 ],
            "I2": [ 912 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1422 ],
            "I0": [ 941 ],
            "I1": [ 1105 ],
            "I2": [ 1106 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1499 ],
            "I0": [ 1519 ],
            "I1": [ 1520 ],
            "I2": [ 924 ],
            "I3": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1498 ],
            "I0": [ 1521 ],
            "I1": [ 1522 ],
            "I2": [ 1057 ],
            "I3": [ 924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1521 ],
            "I0": [ 943 ],
            "I1": [ 1076 ],
            "I2": [ 1523 ],
            "I3": [ 1524 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1522 ],
            "I0": [ 1453 ],
            "I1": [ 900 ],
            "I2": [ 1525 ],
            "I3": [ 1016 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1453 ],
            "I0": [ 1008 ],
            "I1": [ 1021 ],
            "I2": [ 1020 ],
            "I3": [ 907 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1525 ],
            "I0": [ 915 ],
            "I1": [ 1407 ],
            "I2": [ 912 ],
            "I3": [ 1406 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1524 ],
            "I0": [ 1526 ],
            "I1": [ 1120 ],
            "I2": [ 941 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1120 ],
            "I0": [ 1136 ],
            "I1": [ 1027 ],
            "I2": [ 968 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1526 ],
            "I0": [ 1068 ],
            "I1": [ 1024 ],
            "I2": [ 907 ],
            "I3": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1523 ],
            "I0": [ 1000 ],
            "I1": [ 126 ],
            "I2": [ 1092 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1520 ],
            "I0": [ 1509 ],
            "I1": [ 1510 ],
            "I2": [ 1508 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1519 ],
            "I0": [ 1527 ],
            "I1": [ 912 ],
            "I2": [ 1433 ],
            "I3": [ 1528 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1433 ],
            "I0": [ 1007 ],
            "I1": [ 1010 ],
            "I2": [ 900 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1528 ],
            "I0": [ 893 ],
            "I1": [ 995 ],
            "I2": [ 1136 ],
            "I3": [ 1529 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1527 ],
            "I0": [ 900 ],
            "I1": [ 1134 ],
            "I2": [ 1070 ],
            "I3": [ 1132 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 1022 ],
            "I1": [ 871 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1529 ],
            "I0": [ 1012 ],
            "I1": [ 902 ],
            "I2": [ 912 ]
          }
        },
        "u.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1530 ],
            "CLK": [ 9 ],
            "D": [ 1531 ],
            "Q": [ 1532 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1530 ],
            "I0": [ 1533 ],
            "I1": [ 1534 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1535 ],
            "I0": [ 1531 ],
            "I1": [ 1536 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1537 ],
            "I0": [ 1535 ],
            "I1": [ 1538 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1539 ],
            "I0": [ 1540 ],
            "I1": [ 1541 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1542 ],
            "I0": [ 1540 ],
            "I1": [ 1543 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1544 ],
            "I0": [ 1540 ],
            "I1": [ 1545 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1546 ],
            "I0": [ 1547 ],
            "I1": [ 1548 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_3_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1548 ],
            "I0": [ 1549 ],
            "I1": [ 1550 ],
            "I2": [ 1551 ],
            "I3": [ 1552 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1553 ],
            "I0": [ 1554 ],
            "I1": [ 1555 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1540 ],
            "I0": [ 1556 ],
            "I1": [ 1557 ],
            "I2": [ 1558 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1545 ],
            "I0": [ 1559 ],
            "I1": [ 1560 ],
            "I2": [ 1561 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1562 ],
            "I0": [ 1540 ],
            "I1": [ 1563 ],
            "I2": [ 1564 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1565 ],
            "I0": [ 1566 ],
            "I1": [ 1563 ],
            "I2": [ 1540 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1567 ],
            "I0": [ 1554 ],
            "I1": [ 1559 ],
            "I2": [ 1560 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1559 ],
            "I0": [ 1549 ],
            "I1": [ 1550 ],
            "I2": [ 1551 ],
            "I3": [ 1552 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1543 ],
            "I0": [ 1559 ],
            "I1": [ 1560 ],
            "I2": [ 1561 ],
            "I3": [ 1568 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1569 ],
            "I0": [ 1570 ],
            "I1": [ 1571 ],
            "I2": [ 1572 ],
            "I3": [ 1573 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1573 ],
            "I0": [ 1574 ],
            "I1": [ 1550 ],
            "I2": [ 1551 ],
            "I3": [ 1552 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1572 ],
            "I0": [ 1561 ],
            "I1": [ 1564 ],
            "I2": [ 1560 ],
            "I3": [ 1538 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1575 ],
            "I0": [ 1547 ],
            "I1": [ 1570 ],
            "I2": [ 1538 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1563 ],
            "I0": [ 1576 ],
            "I1": [ 1577 ],
            "I2": [ 1578 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1541 ],
            "I0": [ 1576 ],
            "I1": [ 1577 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1566 ],
            "I0": [ 1577 ],
            "I1": [ 1576 ],
            "I2": [ 1578 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1576 ],
            "I0": [ 1559 ],
            "I1": [ 1560 ],
            "I2": [ 1561 ],
            "I3": [ 1568 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1579 ],
            "I0": [ 1549 ],
            "I1": [ 1550 ],
            "I2": [ 1547 ],
            "I3": [ 1551 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1580 ],
            "I0": [ 1535 ],
            "I1": [ 1549 ],
            "I2": [ 1550 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1549 ],
            "I0": [ 1570 ],
            "I1": [ 1571 ],
            "I2": [ 1538 ],
            "I3": [ 1574 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1581 ],
            "I0": [ 1570 ],
            "I1": [ 1538 ],
            "I2": [ 1535 ],
            "I3": [ 1574 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1547 ],
            "I0": [ 1533 ],
            "I1": [ 1536 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1536 ],
            "I0": [ 1582 ],
            "I1": [ 1556 ],
            "I2": [ 1558 ],
            "I3": [ 1557 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1582 ],
            "I0": [ 1570 ],
            "I1": [ 1583 ],
            "I2": [ 1584 ],
            "I3": [ 1538 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1583 ],
            "I0": [ 1571 ],
            "I1": [ 1560 ],
            "I2": [ 1561 ],
            "I3": [ 1568 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1584 ],
            "I0": [ 1585 ],
            "I1": [ 1550 ],
            "I2": [ 1551 ],
            "I3": [ 1552 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1585 ],
            "I0": [ 1577 ],
            "I1": [ 1578 ],
            "I2": [ 1564 ],
            "I3": [ 1574 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1533 ],
            "I0": [ 1586 ],
            "I1": [ 1531 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1534 ],
            "I0": [ 1587 ],
            "I1": [ 1558 ],
            "I2": [ 1557 ],
            "I3": [ 1556 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1586 ],
            "I0": [ 1541 ],
            "I1": [ 1543 ],
            "I2": [ 1569 ],
            "I3": [ 1566 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1554 ],
            "I0": [ 1586 ],
            "I1": [ 1556 ],
            "I2": [ 1558 ],
            "I3": [ 1557 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1588 ],
            "I0": [ 1586 ],
            "I1": [ 1556 ],
            "I2": [ 1557 ],
            "I3": [ 1558 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1589 ],
            "I0": [ 1557 ],
            "I1": [ 1587 ],
            "I2": [ 1556 ],
            "I3": [ 1558 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1590 ],
            "I0": [ 1582 ],
            "I1": [ 1556 ],
            "I2": [ 1558 ],
            "I3": [ 1557 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1555 ],
            "I0": [ 1570 ],
            "I1": [ 1538 ],
            "I2": [ 1574 ],
            "I3": [ 1571 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1531 ],
            "I0": [ 1558 ],
            "I1": [ 1556 ],
            "I2": [ 1557 ]
          }
        },
        "u.byteReady_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 176 ],
            "I0": [ 178 ],
            "I1": [ 1532 ],
            "I2": [ 180 ]
          }
        },
        "u.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 1587 ],
            "Q": [ 273 ]
          }
        },
        "u.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 273 ],
            "Q": [ 277 ]
          }
        },
        "u.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 277 ],
            "Q": [ 281 ]
          }
        },
        "u.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 281 ],
            "Q": [ 285 ]
          }
        },
        "u.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 285 ],
            "Q": [ 289 ]
          }
        },
        "u.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 289 ],
            "Q": [ 293 ]
          }
        },
        "u.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 293 ],
            "Q": [ 297 ]
          }
        },
        "u.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1591 ],
            "CLK": [ 9 ],
            "D": [ 297 ],
            "Q": [ 216 ]
          }
        },
        "u.dataIn_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 167 ],
            "I0": [ 277 ],
            "I1": [ 293 ],
            "I2": [ 1592 ],
            "I3": [ 1593 ]
          }
        },
        "u.dataIn_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1593 ],
            "I0": [ 273 ],
            "I1": [ 285 ],
            "I2": [ 277 ],
            "I3": [ 289 ]
          }
        },
        "u.dataIn_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1592 ],
            "I0": [ 277 ],
            "I1": [ 216 ],
            "I2": [ 297 ],
            "I3": [ 281 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1594 ],
            "CLK": [ 9 ],
            "D": [ 1595 ],
            "Q": [ 1596 ],
            "RESET": [ 1597 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1594 ],
            "CLK": [ 9 ],
            "D": [ 1598 ],
            "Q": [ 1599 ],
            "RESET": [ 1597 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 1594 ],
            "CLK": [ 9 ],
            "D": [ 1600 ],
            "Q": [ 1601 ],
            "RESET": [ 1597 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1600 ],
            "I0": [ 1601 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1598 ],
            "I0": [ 1599 ],
            "I1": [ 1601 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1595 ],
            "I0": [ 1599 ],
            "I1": [ 1601 ],
            "I2": [ 1596 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1597 ],
            "I0": [ 1591 ],
            "I1": [ 1594 ]
          }
        },
        "u.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1562 ],
            "Q": [ 1564 ]
          }
        },
        "u.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1565 ],
            "Q": [ 1578 ]
          }
        },
        "u.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1581 ],
            "Q": [ 1574 ]
          }
        },
        "u.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1575 ],
            "Q": [ 1570 ]
          }
        },
        "u.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1537 ],
            "Q": [ 1538 ]
          }
        },
        "u.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1539 ],
            "Q": [ 1577 ]
          }
        },
        "u.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1542 ],
            "Q": [ 1568 ]
          }
        },
        "u.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1544 ],
            "Q": [ 1561 ]
          }
        },
        "u.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1567 ],
            "Q": [ 1560 ]
          }
        },
        "u.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1546 ],
            "Q": [ 1552 ]
          }
        },
        "u.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1579 ],
            "Q": [ 1551 ]
          }
        },
        "u.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1580 ],
            "Q": [ 1550 ]
          }
        },
        "u.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1589 ],
            "CLK": [ 9 ],
            "D": [ 1553 ],
            "Q": [ 1571 ]
          }
        },
        "u.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1602 ],
            "CLK": [ 9 ],
            "D": [ 1603 ],
            "Q": [ 1556 ]
          }
        },
        "u.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1602 ],
            "CLK": [ 9 ],
            "D": [ 1604 ],
            "Q": [ 1558 ]
          }
        },
        "u.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:26.1-67.4|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 1602 ],
            "CLK": [ 9 ],
            "D": [ 1605 ],
            "Q": [ 1557 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1602 ],
            "I0": [ 1588 ],
            "I1": [ 1590 ],
            "I2": [ 1589 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1603 ],
            "I0": [ 1591 ],
            "I1": [ 1606 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1604 ],
            "I0": [ 1606 ],
            "I1": [ 1558 ],
            "I2": [ 1556 ],
            "I3": [ 1557 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1605 ],
            "I0": [ 1556 ],
            "I1": [ 1606 ],
            "I2": [ 1558 ],
            "I3": [ 1557 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1606 ],
            "I0": [ 1599 ],
            "I1": [ 1596 ],
            "I2": [ 1601 ]
          }
        },
        "u.uartRx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 8 ],
            "O": [ 1587 ]
          }
        },
        "u.uartRx_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1594 ],
            "I0": [ 1587 ],
            "I1": [ 1556 ],
            "I2": [ 1557 ],
            "I3": [ 1558 ]
          }
        },
        "u.uartRx_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1591 ],
            "I0": [ 1556 ],
            "I1": [ 1558 ],
            "I2": [ 1557 ]
          }
        }
      },
      "netnames": {
        "c.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "c clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:4.11-4.14"
          }
        },
        "c.clockCounter": {
          "hide_name": 0,
          "bits": [ 64, 62, 60, 56, 54, 52, 50, 48, 46, 44, 42, 40, 38, 34, 32, 30, 28, 26, 24, 22, 20, 18, 16, 76, 74, 72, 70, 68, 66, 58, 36, 14, 11 ],
          "attributes": {
            "hdlname": "c clockCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:7.16-7.28"
          }
        },
        "c.clockCounter_DFFR_Q_32_D": {
          "hide_name": 0,
          "bits": [ 63, 62, 60, 56, 54, 52, 50, 48, 46, 44, 42, 40, 38, 34, 32, 30, 28, 26, 24, 22, 20, 18, 16, 76, 74, 72, 70, 68, 66, 58, 36, 14, 11 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "c.counterValue": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86, 84, 82, 80, 78 ],
          "attributes": {
            "hdlname": "c counterValue",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:5.22-5.34"
          }
        },
        "c.counterValue_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 91, 175, 175, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:78.21-78.31|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "c.counterValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 93, 94, 95, 96 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 64, 62, 97, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_F_2_I2_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 99, 100, 101, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F": {
          "hide_name": 0,
          "bits": [ 63, 61, 59, 55, 53, 51, 49, 47, 45, 43, 41, 39, 37, 33, 31, 29, 27, 25, 23, 21, 19, 17, 15, 75, 73, 71, 69, 67, 65, 57, 35, 13, 10 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:17.29-17.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_1_I0": {
          "hide_name": 0,
          "bits": [ 106, 68 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_2_I0": {
          "hide_name": 0,
          "bits": [ 107, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_4_I0": {
          "hide_name": 0,
          "bits": [ 108, 26 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_6_I0": {
          "hide_name": 0,
          "bits": [ 109, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_7_I0": {
          "hide_name": 0,
          "bits": [ 110, 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_8_I0": {
          "hide_name": 0,
          "bits": [ 111, 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_9_I0": {
          "hide_name": 0,
          "bits": [ 112, 54 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_1_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 105, 36 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 103, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_CE_LUT4_F_I0_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 104, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 91, 89, 87, 85, 83, 81, 79, 77 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:82.14-82.34|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:14.29-14.45|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "c.counterValue_DFFE_Q_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 113, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.counterValue_DFFE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 114, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charAddress": {
          "hide_name": 0,
          "bits": [ 605, 611, 606, 614, 156, 155 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:36.16-36.27"
          }
        },
        "charOut1": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 175, 175, 175, 175, 175 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:41.16-41.24"
          }
        },
        "charOut2": {
          "hide_name": 0,
          "bits": [ 600, 598, 596, 594, 592, 590, 588, 175 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:41.26-41.34"
          }
        },
        "charOut3": {
          "hide_name": 0,
          "bits": [ 638, 628, 838, 617, 602, 601, 658, 175 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:41.36-41.44"
          }
        },
        "charOutput": {
          "hide_name": 0,
          "bits": [ 130, 128, 126, 124, 122, 120, 118, 116 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:37.15-37.25"
          }
        },
        "charOutput_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 129, 127, 125, 123, 121, 119, 117, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:106.9-111.16|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "chosenPixelData": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 175, 175, 175, 175, 175 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.50-35.65"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:26.11-26.14"
          }
        },
        "counterValue": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86, 84, 82, 80, 78 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:44.16-44.28"
          }
        },
        "ioCs": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:29.12-29.16"
          }
        },
        "ioDc": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:30.12-30.16"
          }
        },
        "ioReset": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:31.12-31.19"
          }
        },
        "ioSclk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:27.12-27.18"
          }
        },
        "ioSdin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:28.12-28.18"
          }
        },
        "pixelAddress": {
          "hide_name": 0,
          "bits": [ 871, 869, 870, 605, 611, 606, 614, 853, 156, 155 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:34.16-34.28"
          }
        },
        "progressPixelData": {
          "hide_name": 0,
          "bits": [ 880, 873, 867, 861, 858, 855, 851, 849 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.31-35.48"
          }
        },
        "row1.byteReady": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "hdlname": "row1 byteReady",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:5.11-5.20"
          }
        },
        "row1.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "row1 clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:4.11-4.14"
          }
        },
        "row1.data": {
          "hide_name": 0,
          "bits": [ 216, 297, 293, 289, 285, 281, 277, 273 ],
          "attributes": {
            "hdlname": "row1 data",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:6.17-6.21"
          }
        },
        "row1.inputCharIndex": {
          "hide_name": 0,
          "bits": [ 168, 169, 166, 164 ],
          "attributes": {
            "hdlname": "row1 inputCharIndex",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:12.15-12.29"
          }
        },
        "row1.inputCharIndex_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "row1.inputCharIndex_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
          }
        },
        "row1.inputCharIndex_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 171, 169, 166, 164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:35.39-35.57|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "row1.inputCharIndex_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "row1.outByte": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 175, 175, 175, 175, 175 ],
          "attributes": {
            "hdlname": "row1 outByte",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:8.18-8.25"
          }
        },
        "row1.outputCharIndex": {
          "hide_name": 0,
          "bits": [ 605, 611, 606, 614 ],
          "attributes": {
            "hdlname": "row1 outputCharIndex",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:7.17-7.32"
          }
        },
        "row1.state": {
          "hide_name": 0,
          "bits": [ 180, 178 ],
          "attributes": {
            "hdlname": "row1 state",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:13.15-13.20"
          }
        },
        "row1.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
          }
        },
        "row1.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 179, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:20.9-40.16|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "row1.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "row1.textBuffer": {
          "hide_name": 0,
          "bits": [ 299, 295, 291, 287, 283, 279, 275, 271, 266, 263, 260, 257, 254, 250, 247, 244, 241, 238, 227, 224, 221, 208, 205, 201, 198, 195, 192, 188, 586, 582, 580, 578, 575, 572, 569, 566, 563, 560, 555, 551, 548, 545, 542, 539, 536, 531, 528, 524, 520, 518, 516, 514, 512, 507, 504, 500, 497, 495, 490, 488, 486, 483, 481, 477, 474, 471, 468, 465, 459, 456, 453, 449, 447, 445, 443, 441, 439, 434, 429, 426, 424, 422, 420, 418, 416, 411, 409, 406, 401, 399, 397, 395, 392, 386, 383, 379, 376, 373, 367, 364, 361, 358, 355, 351, 348, 343, 339, 335, 327, 321, 317, 312, 309, 306, 303, 269, 236, 186, 558, 522, 493, 463, 432, 404, 371, 333, 184, 182 ],
          "attributes": {
            "hdlname": "row1 textBuffer",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:11.29-11.39"
          }
        },
        "row1.textBuffer_DFFE_Q_100_D": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_101_D": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_102_D": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_103_D": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_104_D": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_105_D": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 213, 209, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 214, 266, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 209, 208, 210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_106_D_LUT3_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 217, 208, 218, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_107_D": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_108_D": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_109_D": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 229, 167, 230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 310, 309, 233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_10_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 229, 230, 231, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_110_D": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_111_D": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_112_D": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_113_D": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_114_D": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 213, 250, 251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_114_D_LUT3_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 209, 250, 252, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_115_D": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_116_D": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_117_D": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_118_D": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_119_D": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_120_D": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_120_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 213, 271, 272, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_121_D": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_121_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 213, 275, 276, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_122_D": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_122_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 167, 213, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_123_D": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_123_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 213, 283, 284, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_124_D": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_124_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 213, 287, 288, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_125_D": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_125_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 213, 291, 292, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_126_D": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_126_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 213, 295, 296, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_127_D": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_127_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 213, 299, 300, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_16_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 229, 167, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_17_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 229, 167, 318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_18_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 322, 323, 219, 324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_19_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 229, 167, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_1_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 330, 481, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_20_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 229, 167, 336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_21_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 229, 167, 340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 229, 167, 344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 347, 348, 315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_22_D_LUT3_F_I2_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 229, 167, 346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_24_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 325, 351, 352, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_25_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 325, 355, 356, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_26_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 325, 358, 359, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_27_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 325, 361, 362, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_28_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 325, 364, 365, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_29_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 325, 367, 368, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 173, 333, 369, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_2_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 167, 168, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_30_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 325, 373, 374, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_31_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 325, 376, 377, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_32_D": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_33_D": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 412, 387, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 387, 386, 388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_34_D_LUT3_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 353, 386, 390, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_35_D": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_36_D": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_36_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 189, 188, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_37_D": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_37_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 193, 192, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_38_D": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_38_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 196, 195, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_39_D": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 199, 401, 381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_39_D_LUT3_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 387, 353, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_3_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 402, 486, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_40_D": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_40_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 202, 201, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_41_D": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_41_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 206, 205, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 435, 412, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 412, 411, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_42_D_LUT3_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 387, 411, 414, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_43_D": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_43_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 222, 221, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_44_D": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_44_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 225, 224, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_45_D": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_45_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 228, 227, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_46_D": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 239, 238, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_46_D_LUT3_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 164, 211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_47_D": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_47_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 242, 424, 407 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_48_D": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_48_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 245, 244, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_49_D": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_49_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 248, 247, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_4_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 430, 488, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 435, 434, 436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_50_D_LUT3_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 412, 434, 437, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_51_D": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_51_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 255, 254, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_52_D": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_52_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 258, 257, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_53_D": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_53_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 261, 260, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_54_D": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 264, 263, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_54_D_LUT3_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 164, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_55_D": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_55_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 214, 447, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_56_D": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_56_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 435, 449, 450, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_57_D": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_57_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 435, 453, 454, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_58_D": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_58_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 167, 435, 457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_59_D": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_59_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 435, 459, 460, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_5_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 461, 490, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_60_D": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_60_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 435, 465, 466, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_61_D": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_61_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 435, 468, 469, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_62_D": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_62_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 435, 471, 472, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_63_D": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_63_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 435, 474, 475, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_64_D": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_65_D": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 164, 232, 451, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_66_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 451, 483, 484, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_67_D": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_68_D": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_69_D": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_6_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 491, 495, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_70_D": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_71_D": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_72_D": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_73_D": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 508, 167, 509 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 310, 520, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_74_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 508, 509, 510, 507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_75_D": {
          "hide_name": 0,
          "bits": [ 511 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_75_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 267, 512, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_76_D": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_76_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 301, 514, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_77_D": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_77_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 304, 516, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_78_D": {
          "hide_name": 0,
          "bits": [ 517 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_78_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 307, 518, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_79_D": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_7_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 498, 497, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 508, 167, 525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_80_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 314, 524, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_81_D": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 508, 167, 529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_81_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 319, 528, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 164, 322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 322, 532, 219, 533 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_82_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 172, 219, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_83_D": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 508, 167, 537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_83_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 329, 536, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_84_D": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 508, 167, 540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_84_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 337, 539, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_85_D": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 508, 167, 543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_85_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 341, 542, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 508, 167, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 345, 545, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_86_D_LUT3_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 347, 548, 526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_87_D": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_87_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 508, 167, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D": {
          "hide_name": 0,
          "bits": [ 550 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_88_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 551, 552, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_89_D": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_89_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 555, 556, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_8_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 501, 500, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_90_D": {
          "hide_name": 0,
          "bits": [ 559 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_90_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 560, 561, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_91_D": {
          "hide_name": 0,
          "bits": [ 562 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_91_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 563, 564, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_92_D": {
          "hide_name": 0,
          "bits": [ 565 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_92_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 566, 567, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_93_D": {
          "hide_name": 0,
          "bits": [ 568 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_93_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 569, 570, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_94_D": {
          "hide_name": 0,
          "bits": [ 571 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_94_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 534, 572, 573, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_95_D": {
          "hide_name": 0,
          "bits": [ 574 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_95_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 534, 575, 576, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_96_D": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_96_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 380, 578, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_97_D": {
          "hide_name": 0,
          "bits": [ 579 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_97_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 384, 580, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 209, 217, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 164, 389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 199, 198, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 242, 241, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 217, 582, 583 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 217, 553, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_98_D_LUT3_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 553, 582, 584, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_99_D": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_99_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 393, 586, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 505, 504, 502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_9_D_LUT3_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 164, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:74.17-80.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:19.5-41.8"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 478, 477, 479 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 232, 164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I0_LUT2_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 172, 173, 174, 167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row1.textBuffer_DFFE_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 498, 493, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "row2 clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:47.11-47.14"
          }
        },
        "row2.outByte": {
          "hide_name": 0,
          "bits": [ 600, 598, 596, 594, 592, 590, 588, 175 ],
          "attributes": {
            "hdlname": "row2 outByte",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:50.18-50.25"
          }
        },
        "row2.outByteReg": {
          "hide_name": 0,
          "bits": [ 600, 598, 596, 594, 592, 590, 588, 175 ],
          "attributes": {
            "hdlname": "row2 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:52.15-52.25"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 135, 136, 133, 137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 607, 608, 609, 610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 612, 613, 606, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 603, 604, 605, 606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 563, 512, 614, 616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_1_F_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 327, 536, 611, 615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 138, 139, 133, 140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 620, 621, 622, 623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 624, 625, 606, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 618, 619, 614, 605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 287, 224, 606, 627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_2_F_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 539, 257, 611, 626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F": {
          "hide_name": 0,
          "bits": [ 144, 145, 133, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 631, 632, 609, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 634, 635, 606, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 629, 630, 605, 606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 572, 518, 614, 637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_3_F_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 343, 545, 611, 636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F": {
          "hide_name": 0,
          "bits": [ 147, 148, 133, 149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 641, 642, 609, 643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 639, 640, 605, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 474, 424, 606, 648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_4_F_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 348, 447, 611, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 131, 132, 133, 134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 651, 652, 622, 653 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 654, 655, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 649, 650, 606, 605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 279, 208, 614, 657 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 434, 250, 611, 656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 153, 154, 155, 156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 659, 660, 609, 661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 662, 663, 622, 664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 665, 666, 646, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outByteReg_LUT4_I1_F_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 668, 669, 606, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row2.outputCharIndex": {
          "hide_name": 0,
          "bits": [ 605, 611, 606, 614 ],
          "attributes": {
            "hdlname": "row2 outputCharIndex",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:49.17-49.32"
          }
        },
        "row2.value": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86, 84, 82, 80, 78 ],
          "attributes": {
            "hdlname": "row2 value",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:48.17-48.22"
          }
        },
        "row3.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "row3 clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:133.11-133.14"
          }
        },
        "row3.dec.cachedValue": {
          "hide_name": 0,
          "bits": [ 686, 684, 682, 680, 678, 675, 674, 672 ],
          "attributes": {
            "hdlname": "row3 dec cachedValue",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:90.15-90.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 677 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 683 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 685 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
          }
        },
        "row3.dec.cachedValue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 671 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:99.5-128.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 687, 729, 724, 722, 717, 713, 709, 704, 701, 694, 691, 732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:100.9-127.16|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 676, 695, 696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 697, 698, 692, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_2_I2": {
          "hide_name": 0,
          "bits": [ 676, 702, 703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2": {
          "hide_name": 0,
          "bits": [ 676, 705, 706 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_3_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 700, 707, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2": {
          "hide_name": 0,
          "bits": [ 676, 710, 711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_4_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 708, 705, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2": {
          "hide_name": 0,
          "bits": [ 676, 714, 715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_5_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 712, 707, 710, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2": {
          "hide_name": 0,
          "bits": [ 676, 718, 719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_6_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 716, 707, 714, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_7_I2": {
          "hide_name": 0,
          "bits": [ 676, 721, 723 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_8_I2": {
          "hide_name": 0,
          "bits": [ 676, 725, 726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 676, 692, 693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 727, 728, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 700, 698, 695, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 676, 728, 698, 733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 730, 699, 731, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.cachedValue_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 672, 688, 689, 690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "row3 dec clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:83.11-83.14|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.digits": {
          "hide_name": 0,
          "bits": [ 731, 725, 721, 718, 714, 710, 705, 702, 695, 692, 728, 734 ],
          "attributes": {
            "hdlname": "row3 dec digits",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:89.16-89.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.digits_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
          }
        },
        "row3.dec.hundreds": {
          "hide_name": 0,
          "bits": [ 740, 739, 738, 737, 741, 741, 175, 175 ],
          "attributes": {
            "hdlname": "row3 dec hundreds",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:85.22-85.30|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.state": {
          "hide_name": 0,
          "bits": [ 689, 690, 175, 175 ],
          "attributes": {
            "hdlname": "row3 dec state",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:92.15-92.20|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 743, 742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:0.0-0.0|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:100.9-127.16|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 744, 690, 745, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 754, 747, 750, 746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:118.36-118.51|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "row3.dec.state_DFFE_Q_D_LUT4_F_I1_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
          }
        },
        "row3.dec.state_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 90, 686, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 718, 720, 721, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.stepCounter": {
          "hide_name": 0,
          "bits": [ 748, 749, 751, 744 ],
          "attributes": {
            "hdlname": "row3 dec stepCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:91.15-91.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 754, 749, 751, 744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:118.36-118.51|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "row3.dec.stepCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "row3.dec.tens": {
          "hide_name": 0,
          "bits": [ 758, 757, 756, 755, 741, 741, 175, 175 ],
          "attributes": {
            "hdlname": "row3 dec tens",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:86.22-86.26|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.tens_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 793, 798, 759, 761 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I0": {
          "hide_name": 0,
          "bits": [ 622, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1": {
          "hide_name": 0,
          "bits": [ 609, 760 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 801, 787, 763, 802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1": {
          "hide_name": 0,
          "bits": [ 644, 645, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 150, 151, 152, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 766, 767, 609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 768, 769, 622, 770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_F_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 771, 772, 606, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I0_I1_LUT3_I2_I0": {
          "hide_name": 0,
          "bits": [ 764, 765, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 599, 597, 595, 593, 591, 589, 587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:84.15-89.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:58.9-66.16|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 774, 775, 611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 778, 779, 606, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 78, 86, 776, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_F_LUT3_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 776, 614, 777, 605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT3_I2_I1_LUT2_I1_I0": {
          "hide_name": 0,
          "bits": [ 609, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 794, 798, 781, 783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT4_I0_1_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 606, 773, 614, 784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT4_I0_1_I3": {
          "hide_name": 0,
          "bits": [ 756, 622, 760, 782 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 780, 611, 813, 789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.tens_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 614, 605, 611, 792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.units": {
          "hide_name": 0,
          "bits": [ 796, 795, 794, 793, 741, 741, 175, 175 ],
          "attributes": {
            "hdlname": "row3 dec units",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:87.22-87.27|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.dec.units_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 606, 797, 792, 800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.units_LUT3_I1_I2": {
          "hide_name": 0,
          "bits": [ 798, 796, 799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.units_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 814, 812, 804, 819, 806, 805, 808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:153.9-168.16|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 806, 807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 763, 809, 810 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.units_LUT4_I0_1_F_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 815, 763, 816, 817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.units_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 737, 820, 821, 803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.units_LUT4_I0_F_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 785, 609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.dec.value": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86, 84, 82, 80, 78 ],
          "attributes": {
            "hdlname": "row3 dec value",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:84.17-84.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:150.11-150.56"
          }
        },
        "row3.decChar1": {
          "hide_name": 0,
          "bits": [ 740, 739, 738, 737, 741, 741, 175, 175 ],
          "attributes": {
            "hdlname": "row3 decChar1",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.16-149.24"
          }
        },
        "row3.decChar2": {
          "hide_name": 0,
          "bits": [ 758, 757, 756, 755, 741, 741, 175, 175 ],
          "attributes": {
            "hdlname": "row3 decChar2",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.26-149.34"
          }
        },
        "row3.decChar3": {
          "hide_name": 0,
          "bits": [ 796, 795, 794, 793, 741, 741, 175, 175 ],
          "attributes": {
            "hdlname": "row3 decChar3",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:149.36-149.44"
          }
        },
        "row3.h1.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "row3 h1 clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:73.11-73.14|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42"
          }
        },
        "row3.h1.hexChar": {
          "hide_name": 0,
          "bits": [ 802, 791, 788, 823, 815, 815, 809, 175 ],
          "attributes": {
            "hdlname": "row3 h1 hexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:75.22-75.29|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42"
          }
        },
        "row3.h1.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 92, 175, 175, 824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:78.21-78.31|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "row3.h1.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 91, 175, 175, 175, 826, 826, 824 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:78.51-78.64|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "row3.h1.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 825, 92 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.h1.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 828 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42"
          }
        },
        "row3.h1.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42"
          }
        },
        "row3.h1.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42"
          }
        },
        "row3.h1.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 827 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42"
          }
        },
        "row3.h1.value": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86 ],
          "attributes": {
            "hdlname": "row3 h1 value",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:74.17-74.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:146.11-146.42"
          }
        },
        "row3.h2.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "row3 h2 clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:73.11-73.14|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44"
          }
        },
        "row3.h2.hexChar": {
          "hide_name": 0,
          "bits": [ 801, 790, 786, 822, 818, 818, 811, 175 ],
          "attributes": {
            "hdlname": "row3 h2 hexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:75.22-75.29|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44"
          }
        },
        "row3.h2.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 84, 175, 175, 831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:78.21-78.31|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "row3.h2.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 175, 833, 833, 831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:78.51-78.64|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "row3.h2.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 84, 78, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.h2.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 835 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44"
          }
        },
        "row3.h2.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44"
          }
        },
        "row3.h2.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 837 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44"
          }
        },
        "row3.h2.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:77.5-79.8|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44"
          }
        },
        "row3.h2.value": {
          "hide_name": 0,
          "bits": [ 84, 82, 80, 78 ],
          "attributes": {
            "hdlname": "row3 h2 value",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:74.17-74.22|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:147.11-147.44"
          }
        },
        "row3.hexHigher": {
          "hide_name": 0,
          "bits": [ 84, 82, 80, 78 ],
          "attributes": {
            "hdlname": "row3 hexHigher",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:140.26-140.35"
          }
        },
        "row3.hexLower": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86 ],
          "attributes": {
            "hdlname": "row3 hexLower",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:140.16-140.24"
          }
        },
        "row3.higherHexChar": {
          "hide_name": 0,
          "bits": [ 801, 790, 786, 822, 818, 818, 811, 175 ],
          "attributes": {
            "hdlname": "row3 higherHexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.30-141.43"
          }
        },
        "row3.lowerHexChar": {
          "hide_name": 0,
          "bits": [ 802, 791, 788, 823, 815, 815, 809, 175 ],
          "attributes": {
            "hdlname": "row3 lowerHexChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:141.16-141.28"
          }
        },
        "row3.outByte": {
          "hide_name": 0,
          "bits": [ 638, 628, 838, 617, 602, 601, 658, 175 ],
          "attributes": {
            "hdlname": "row3 outByte",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:136.18-136.25"
          }
        },
        "row3.outByteReg": {
          "hide_name": 0,
          "bits": [ 638, 628, 838, 617, 602, 601, 658, 175 ],
          "attributes": {
            "hdlname": "row3 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:138.15-138.25"
          }
        },
        "row3.outByteReg_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 141, 142, 133, 143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 841, 842, 609, 843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 844, 845, 646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 839, 840, 605, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 468, 420, 606, 847 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.outByteReg_LUT4_I0_F_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 339, 443, 611, 846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row3.outputCharIndex": {
          "hide_name": 0,
          "bits": [ 605, 611, 606, 614 ],
          "attributes": {
            "hdlname": "row3 outputCharIndex",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:135.17-135.32"
          }
        },
        "row3.value": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86, 84, 82, 80, 78 ],
          "attributes": {
            "hdlname": "row3 value",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:91.15-96.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:134.17-134.22"
          }
        },
        "row4.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "row4 clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:175.11-175.14"
          }
        },
        "row4.column": {
          "hide_name": 0,
          "bits": [ 871, 869, 870, 605, 611, 606, 614 ],
          "attributes": {
            "hdlname": "row4 column",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:183.16-183.22"
          }
        },
        "row4.outByte": {
          "hide_name": 0,
          "bits": [ 880, 873, 867, 861, 858, 855, 851, 849 ],
          "attributes": {
            "hdlname": "row4 outByte",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:178.18-178.25"
          }
        },
        "row4.outByteReg": {
          "hide_name": 0,
          "bits": [ 880, 873, 867, 861, 858, 855, 851, 849 ],
          "attributes": {
            "hdlname": "row4 outByteReg",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:180.15-180.25"
          }
        },
        "row4.outByteReg_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 850 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 854 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 860 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_4_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 859, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 866 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 856, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 865, 863, 864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_5_D_LUT2_F_I0_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 868, 869, 870, 862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 872 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 852, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 874, 862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 589, 875, 871, 876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_6_D_LUT2_F_I0_LUT2_F_I1_LUT4_F_I3_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 878, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 848 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:188.5-234.8"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 874, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 865, 864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 589, 871, 875, 877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1357, 887, 888, 886, 1174, 884, 1173, 883, 1175, 1176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:134.25-134.41|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0": {
          "hide_name": 0,
          "bits": [ 889, 870, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 878, 875, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 893, 891 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 871, 894, 892, 128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 909, 901, 904, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 908, 911, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 913, 917, 910, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_F_LUT4_I1_F_LUT3_I0_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 914, 915, 912, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT3_I0_I2": {
          "hide_name": 0,
          "bits": [ 903, 126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 929, 935, 933, 931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 936, 928, 907, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 939, 938, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 934, 943, 932, 940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 912, 944, 942, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 948, 951, 947, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 949, 912, 950, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_1_F_LUT4_I1_F_LUT4_I3_F_LUT4_I1_F_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 952, 953, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 905, 890, 900, 968 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 920, 958, 983, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_1_I1": {
          "hide_name": 0,
          "bits": [ 893, 919 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 961, 900, 957, 959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 962, 960, 912, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 945, 929, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I0_F_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 963, 900, 945, 961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 970, 126, 967, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 971, 972, 969, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 907, 914, 974, 1470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_F_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1005, 970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1020, 992, 968, 1447 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 919, 980, 978 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 900, 979, 982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 902, 932, 983, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1": {
          "hide_name": 0,
          "bits": [ 986, 987, 128, 980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT2_I0_F_LUT3_I0_F_LUT4_I2_F_LUT3_I2_I1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 985, 911, 988, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1024, 989, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F": {
          "hide_name": 0,
          "bits": [ 997, 991, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 993, 995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1012, 996, 900, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1000, 1001, 126, 998 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1004, 999, 1002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1007, 1010, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT2_I0_F_LUT4_I3_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 997, 915, 1003, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1014, 1015, 1013, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 1015, 1017, 1018, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_1_F_LUT3_I1_F_LUT4_I1_F_LUT4_I0_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 968, 1022, 1023, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 990, 1027, 893, 1028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1029, 1026, 1037, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 907, 1033, 1030, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT2_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1032, 1034, 1035, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1021, 995, 1038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 912, 1039, 1043, 1041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 995, 900, 1044, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT3_F_I2_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 907, 1040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1052, 1047, 1048, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1049, 1050, 912, 1051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_F_LUT4_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1058, 1060, 1056, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT2_I1_F_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1028, 1042, 1025, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1065, 1064, 1066, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1031, 1067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 128, 893, 1027, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_3_F": {
          "hide_name": 0,
          "bits": [ 893, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1068, 871, 992, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_F_I3_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 984, 930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1055, 1071, 907, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I0_F_LUT4_I0_I2_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1072, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F": {
          "hide_name": 0,
          "bits": [ 128, 1033, 1075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1076, 1074, 912, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT3_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1019, 1059, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 997, 1012, 907, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 915, 1073, 1078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 1079, 1064, 907, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1080, 912, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1081, 1082, 1083, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1021, 1073, 1084, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1085, 120, 1089, 926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1090, 126, 1088, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1000, 126, 1092, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_F_LUT4_I0_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 126, 924, 1000, 1091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2": {
          "hide_name": 0,
          "bits": [ 1084, 1086, 1087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1098, 924, 1096, 1093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 995, 934, 1099, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_1_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1100, 1101, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1053, 899, 941, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1094, 1087, 1095, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_I2_LUT3_I0_I2_LUT4_I1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1103, 900, 1104, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 893, 1055, 1011, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I0_I1_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 941, 1105, 1106, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 907, 1107, 1109, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1108, 124, 926, 1110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 924, 1113, 1112, 1126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1116, 1015, 1114, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1117, 1120, 1121, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1124, 1119, 1122, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_1_I0_LUT4_I0_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1012, 1123, 900, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1114, 1115, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1171, 1158, 1128, 1127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1129, 1130, 1057, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1131, 1125, 924, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 900, 1134, 1070, 1132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1132, 968, 1133, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1068, 915, 912, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 926, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_F_LUT4_I0_I2_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1021, 1008, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1069, 994, 907, 1109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1141, 1157, 1138, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1142, 1069, 915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1142, 986, 1143, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1144, 922, 900, 1145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 955, 1146, 900, 964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1148, 902, 1147, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1149, 1150, 1152, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1153, 945, 1100, 1154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_F_LUT3_F_I0_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I1_LUT2_I1_F_LUT4_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1151, 955, 907, 983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1159, 1139, 912, 126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1061, 915, 1062, 1063 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I0_LUT4_I1_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1160, 1161, 912, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1139, 1109, 943, 1140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I1_I3_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1005, 1162, 924, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1164, 1166, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1167, 1165, 924, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1001, 1168, 1169, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 887, 1170, 128, 993 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_F_LUT3_I0_F_LUT4_F_I0_LUT4_F_I1_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1005, 1006, 1007, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_3_I0_LUT3_I0_F_LUT4_I2_F_LUT4_I1_I2_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 994, 1008, 915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_1_I3_LUT2_I0_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 885, 606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 614, 881, 882, 78 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 82, 611, 1177, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 84, 605, 1179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.outByteReg_DFF_Q_D_LUT2_F_I0_LUT2_F_I0_LUT4_F_I1_LUT4_F_I2_LUT3_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 870, 86, 1180, 605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "row4.pixelAddress": {
          "hide_name": 0,
          "bits": [ 871, 869, 870, 605, 611, 606, 614, 853, 156, 155 ],
          "attributes": {
            "hdlname": "row4 pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:177.17-177.29"
          }
        },
        "row4.value": {
          "hide_name": 0,
          "bits": [ 92, 90, 88, 86, 84, 82, 80, 78 ],
          "attributes": {
            "hdlname": "row4 value",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:98.17-103.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\rows.v:176.17-176.22"
          }
        },
        "rowNumber": {
          "hide_name": 0,
          "bits": [ 156, 155 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:42.16-42.25"
          }
        },
        "scr.bitNumber": {
          "hide_name": 0,
          "bits": [ 1186, 1185, 1183, 1194 ],
          "attributes": {
            "hdlname": "scr bitNumber",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:34.13-34.22"
          }
        },
        "scr.bitNumber_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1188 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1189, 1187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 1193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:122.26-122.39|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 1195 ],
          "attributes": {
          }
        },
        "scr.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "scr clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:8.11-8.14"
          }
        },
        "scr.commandIndex": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 1206, 1204, 1202, 1198, 1200 ],
          "attributes": {
            "hdlname": "scr commandIndex",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:77.13-77.25"
          }
        },
        "scr.counter": {
          "hide_name": 0,
          "bits": [ 1209, 1261, 1257, 1258, 1262, 1263, 1264, 1238, 1239, 1237, 1249, 1250, 1231, 1232, 1233, 1234, 1235, 1225, 1226, 1222, 1219, 1217, 1214, 1256, 1296, 1242, 1243, 1244, 1246, 1247, 1248, 1212, 1211 ],
          "attributes": {
            "hdlname": "scr counter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:24.14-24.21"
          }
        },
        "scr.counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
          }
        },
        "scr.counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1220 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1218, 1219, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1215, 1214, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1223 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1227 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1224, 1225, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1230, 1236, 1225, 1226 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1251, 1241, 1240, 1245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1252, 1253, 1254, 1255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_F_2_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1257, 1258, 1259, 1260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I3_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1190, 1191, 1192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1268 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1269, 1235, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1271 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1272 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1270, 1233, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1274 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1273, 1232, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1276 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1229, 1231, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1277 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1275, 1249, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1210, 1281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1279, 1238, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1210, 1286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1284, 1262, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1210, 1290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1294, 1215, 1297, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "hdlname": "scr cs",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:31.7-31.9"
          }
        },
        "scr.cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1299 ],
          "attributes": {
          }
        },
        "scr.cs_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1187, 1186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend": {
          "hide_name": 0,
          "bits": [ 1351, 1345, 1339, 1326, 1319, 1312, 1305, 1303 ],
          "attributes": {
            "hdlname": "scr dataToSend",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:33.13-33.23"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1304 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1306, 1307, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1204, 1206, 1310, 1199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1311 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1313, 1314, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1198, 1315, 1316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1318 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1320, 1321, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1204, 1322, 1323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1325 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1327, 1328, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1330, 1331, 1332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1197, 1201, 1206, 1331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1202, 1204, 1333, 1199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_1_I1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1337, 1334, 1335, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT3_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1336, 880, 1309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1199, 1340, 1341, 1342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1344 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1199, 1346, 1341, 1347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT4_F_I1_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1348, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1350 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1199, 1352, 1353, 1354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT4_F_I1_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 1202, 1204, 1356, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "hdlname": "scr dc",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:27.7-27.9"
          }
        },
        "scr.dc_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 175, 1301, 175, 175, 175, 175, 175, 175, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:88.5-141.12|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "scr.dc_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 1196, 1300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.ioCs": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "hdlname": "scr ioCs",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:11.12-11.16"
          }
        },
        "scr.ioDc": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "hdlname": "scr ioDc",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:12.12-12.16"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "hdlname": "scr ioReset",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:13.12-13.19"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "hdlname": "scr ioSclk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:9.12-9.18"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "hdlname": "scr ioSdin",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:10.12-10.18"
          }
        },
        "scr.pixelAddress": {
          "hide_name": 0,
          "bits": [ 871, 869, 870, 605, 611, 606, 614, 853, 156, 155 ],
          "attributes": {
            "hdlname": "scr pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:14.18-14.30"
          }
        },
        "scr.pixelCounter": {
          "hide_name": 0,
          "bits": [ 871, 869, 870, 605, 611, 606, 614, 853, 156, 155 ],
          "attributes": {
            "hdlname": "scr pixelCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:35.13-35.25"
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1357, 869, 870, 605, 611, 606, 614, 853, 156, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:134.25-134.41|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "scr.pixelData": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 175, 175, 175, 175, 175 ],
          "attributes": {
            "hdlname": "scr pixelData",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:15.17-15.26"
          }
        },
        "scr.reset": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "hdlname": "scr reset",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:30.7-30.12"
          }
        },
        "scr.reset_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1362, 1358, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1363, 1214, 1256, 1296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1364, 1219, 1217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1235, 1365, 1225, 1366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1232, 1367, 1233, 1234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1219, 1217, 1368, 1366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1217, 1369, 1256, 1371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1241, 1372, 1211, 1245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1267, 1265, 1266, 1210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1219, 1370, 1366, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1234, 1373, 1225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_I1_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1232, 1374, 1233, 1235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 1359 ],
          "attributes": {
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1375, 1294, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1222, 1376, 1219, 1217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 1360 ],
          "attributes": {
          }
        },
        "scr.sclk": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "hdlname": "scr sclk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:28.7-28.11"
          }
        },
        "scr.sdin": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "hdlname": "scr sdin",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:29.7-29.11"
          }
        },
        "scr.sdin_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
          }
        },
        "scr.sdin_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:137.23-137.24"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1379, 1380, 1381, 1185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1351, 1319, 1186, 1382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.startupCommands": {
          "hide_name": 0,
          "bits": [ 741, 741, 741, 741, 175, 741, 175, 741, 175, 175, 741, 175, 175, 741, 175, 741, 175, 175, 741, 175, 741, 175, 175, 175, 741, 175, 741, 741, 175, 175, 175, 741, 175, 175, 175, 175, 175, 741, 175, 175, 741, 741, 175, 741, 741, 175, 741, 741, 175, 741, 175, 175, 175, 741, 175, 175, 741, 175, 175, 741, 741, 175, 741, 741, 175, 175, 175, 175, 175, 175, 175, 741, 741, 175, 741, 175, 741, 175, 741, 741, 175, 175, 175, 175, 175, 175, 175, 175, 741, 741, 175, 175, 741, 175, 741, 741, 741, 741, 741, 741, 741, 741, 175, 175, 175, 175, 175, 741, 175, 741, 175, 741, 741, 175, 175, 175, 175, 741, 175, 741, 175, 175, 175, 175, 175, 175, 741, 175, 175, 175, 175, 741, 175, 175, 741, 741, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 175, 741, 175, 175, 175, 741, 741, 175, 175, 741, 175, 741, 741, 741, 741, 741, 741, 741, 741, 175, 741, 175, 175, 175, 175, 175, 175, 741, 175, 741, 741, 741, 175, 741, 175, 741 ],
          "attributes": {
            "hdlname": "scr startupCommands",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:38.36-38.51"
          }
        },
        "scr.state": {
          "hide_name": 0,
          "bits": [ 1265, 1267, 1266 ],
          "attributes": {
            "hdlname": "scr state",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:25.13-25.18"
          }
        },
        "scr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
          }
        },
        "scr.state_DFFE_Q_CE_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1267, 1265, 1358, 1387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1386, 1385, 1384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:88.5-141.12|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1200, 1388, 1389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.state_DFFE_Q_D_LUT3_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1205, 1203, 1201, 1197, 1199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:46.28-55.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\screen.v:108.25-108.44|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "te.charAddress": {
          "hide_name": 0,
          "bits": [ 605, 611, 606, 614, 156, 155 ],
          "attributes": {
            "hdlname": "te charAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:7.18-7.29"
          }
        },
        "te.charOutput": {
          "hide_name": 0,
          "bits": [ 130, 128, 126, 124, 122, 120, 118, 116 ],
          "attributes": {
            "hdlname": "te charOutput",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:8.17-8.27"
          }
        },
        "te.chosenChar": {
          "hide_name": 0,
          "bits": [ 175, 175, 175, 175, 175, 175, 175, 175 ],
          "attributes": {
            "hdlname": "te chosenChar",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:17.16-17.26"
          }
        },
        "te.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "te clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:4.11-4.14"
          }
        },
        "te.columnAddress": {
          "hide_name": 0,
          "bits": [ 871, 869, 870 ],
          "attributes": {
            "hdlname": "te columnAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:13.16-13.29"
          }
        },
        "te.outputBuffer": {
          "hide_name": 0,
          "bits": [ 1336, 1349, 1343, 1329, 1324, 1317, 1308, 1355 ],
          "attributes": {
            "hdlname": "te outputBuffer",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:16.15-16.27"
          }
        },
        "te.outputBuffer_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1397, 1396, 1395, 1394, 1393, 1392, 1391, 1390 ],
          "attributes": {
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1089, 1398, 1399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1088, 1402, 122, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 907, 1403, 1404, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1136, 1077, 918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1163, 1042, 1405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 871, 1022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1086, 1163, 918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 915, 1407, 912, 1406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT3_F_I1_LUT4_F_I1_LUT4_F_I1_LUT4_F_I3_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1070, 1432, 1408, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1410, 1411, 1102, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1057, 1412, 1413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1416, 1417, 924, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1418, 915, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 977, 906, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 905, 900, 924, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 927, 1419, 120, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 118, 120, 1137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1400, 1401, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 934, 932, 907, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 897, 1414, 1415, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 902, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1426, 1427, 1428, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1429, 1430, 1431 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1433, 912, 1434, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_1_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1009, 1069, 128, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 1420, 1421, 1435, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_2_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1436, 1172, 941, 1106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1439, 1440, 924, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1507, 900, 1045, 1441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1027, 1446, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 124, 1441, 1442, 1443 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1447, 1448, 1449, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1036, 1077, 871, 128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 924, 1437, 1438, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1450, 1451, 900, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1121, 900, 1456, 1455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1136, 907, 1024, 893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1457, 1518, 912, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1121, 1453, 1454, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1168, 1447, 1159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1172, 1111, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1168, 1172, 1452, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 907, 1046, 1458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0": {
          "hide_name": 0,
          "bits": [ 1459, 1460, 1461, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 896, 943, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 943, 1463, 1464, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 896, 975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 907, 986, 909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1465, 1424, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 954, 905, 893, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 912, 1468, 1466, 1467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 128, 898, 1469, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 892, 898, 899, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I3_LUT3_I0_I1": {
          "hide_name": 0,
          "bits": [ 1424, 1425, 973, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1471, 1472, 924, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1473, 1474, 1475 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 906, 930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 894, 900, 1476, 1477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 892, 955, 915, 956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 906, 1478, 964, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 930, 934, 907, 921 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I1_LUT4_F_I3_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 895, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 964, 965, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 923, 976, 1462, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0": {
          "hide_name": 0,
          "bits": [ 1479, 1480, 1481, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1484, 1095, 1485, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 906, 905, 902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 995, 905, 1486, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 981, 1487, 924, 966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1488, 1486, 1489, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 902, 905, 1490, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_I2_LUT4_I1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1155, 968, 983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1491, 1492, 912, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1495, 1496, 1156, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 898, 905, 907, 1470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 937, 891, 896, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 126, 937, 1493, 1494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 924, 987, 915 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 963, 1497, 924, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1482, 1483, 1057, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1": {
          "hide_name": 0,
          "bits": [ 1089, 1498, 1499, 1500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1501, 1502, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 124, 1503, 1504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1505, 1432, 1506, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 128, 893, 1068, 1507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1509, 1510, 1508, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1513, 1421, 1512, 1511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 900, 1035, 1514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 912, 1444, 1442, 1445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1515, 907, 1054, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_I1_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1036, 1516 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1053, 1118, 1409, 912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1517, 1432, 907, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1053, 1011, 1054, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT3_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 893, 1012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1420, 1421, 1422, 1423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1521, 1522, 1057, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1453, 900, 1525, 1016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 943, 1076, 1523, 1524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1526, 1120, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1519, 1520, 924, 1057 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1527, 912, 1433, 1528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1020, 1136, 893, 907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I1_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 893, 995, 1136, 1529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.pixelAddress": {
          "hide_name": 0,
          "bits": [ 871, 869, 870, 605, 611, 606, 614, 853, 156, 155 ],
          "attributes": {
            "hdlname": "te pixelAddress",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:5.17-5.29"
          }
        },
        "te.pixelData": {
          "hide_name": 0,
          "bits": [ 1336, 1349, 1343, 1329, 1324, 1317, 1308, 1355 ],
          "attributes": {
            "hdlname": "te pixelData",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:57.16-63.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\text.v:6.18-6.27"
          }
        },
        "textPixelData": {
          "hide_name": 0,
          "bits": [ 1336, 1349, 1343, 1329, 1324, 1317, 1308, 1355 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:35.16-35.29"
          }
        },
        "u.byteReady": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "hdlname": "u byteReady",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:10.16-10.25"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
          }
        },
        "u.byteReady_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1531, 175, 175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:27.5-66.12|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1535, 1538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1537, 1575, 1581, 1553, 1580, 1579, 1546, 1567, 1544, 1542, 1539, 1565, 1562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:27.5-66.12|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_3_I1": {
          "hide_name": 0,
          "bits": [ 1547, 1548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1540, 1545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1": {
          "hide_name": 0,
          "bits": [ 1559, 1560, 1561, 1568 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1541, 1543, 1569, 1566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_2_I1_LUT4_I0_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1570, 1571, 1572, 1573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1566, 1563, 1540 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT3_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1577, 1576, 1578 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT2_I0_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1547, 1570, 1538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_F_LUT3_I0_I1": {
          "hide_name": 0,
          "bits": [ 1549, 1550, 1551, 1552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1": {
          "hide_name": 0,
          "bits": [ 1531, 1536 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1582, 1556, 1558, 1557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1570, 1583, 1584, 1538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0_I1_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1585, 1550, 1551, 1552 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1533, 1534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0": {
          "hide_name": 0,
          "bits": [ 1586, 1556, 1557, 1558 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 1588, 1590, 1589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I1_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1554, 1555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.clk": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "u clk",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:8.11-8.14"
          }
        },
        "u.dataIn": {
          "hide_name": 0,
          "bits": [ 216, 297, 293, 289, 285, 281, 277, 273 ],
          "attributes": {
            "hdlname": "u dataIn",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:11.22-11.28"
          }
        },
        "u.dataIn_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 277, 293, 1592, 1593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.rxBitNumber": {
          "hide_name": 0,
          "bits": [ 1601, 1599, 1596 ],
          "attributes": {
            "hdlname": "u rxBitNumber",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:18.11-18.22"
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1600, 1599, 1596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:52.28-52.43|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 1600, 1598, 1595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:52.28-52.43|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "u.rxBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 1597 ],
          "attributes": {
          }
        },
        "u.rxCounter": {
          "hide_name": 0,
          "bits": [ 1538, 1570, 1574, 1571, 1550, 1551, 1552, 1560, 1561, 1568, 1577, 1578, 1564 ],
          "attributes": {
            "hdlname": "u rxCounter",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:17.12-17.21"
          }
        },
        "u.rxState": {
          "hide_name": 0,
          "bits": [ 1557, 1558, 1556, 175 ],
          "attributes": {
            "hdlname": "u rxState",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:16.11-16.18"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 1602 ],
          "attributes": {
          }
        },
        "u.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1605, 1604, 1603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:27.5-66.12|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:0.0-0.0|c:\\OSS-CA~1\\bin\\../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "u.rxState_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1556, 1606, 1558, 1557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "u.uartRx": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
            "hdlname": "u uartRx",
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:67.10-72.6|c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\uart.v:9.11-9.17"
          }
        },
        "u.uartRx_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1591, 1594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uartByteReady": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:39.10-39.23"
          }
        },
        "uartDataIn": {
          "hide_name": 0,
          "bits": [ 216, 297, 293, 289, 285, 281, 277, 273 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:40.16-40.26"
          }
        },
        "uartRx": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "c:\\Users\\artur\\Downloads\\FPGA\\screen_data\\top.v:32.11-32.17"
          }
        }
      }
    }
  }
}
