module dlatch8(
	input wire [7:0] data, 
	input wire LE_H,
	input wire OE_L,
	output reg [7:0] q
	);

reg [7:0] q_internal;

always @ (LE_H or OE_L or data)
if (OE_L) begin
  q <= 1'bzzzzzzzz;
end
else if (LE_H) begin
  q_internal <= data;
end
else if (~OE_L) begin
  q <= q_internal;
end
endmodule