###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:08:09 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt2/crc_vld_d_reg/Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.604
+ Hold                          0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.902
  Arrival Time                  1.840
  Slack Time                   -0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.062 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.288 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.582 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.821 | 
     | FECTS_clks_clk___L4_I4                | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.165 |   0.923 |    0.986 | 
     | FECTS_clks_clk___L5_I6                | A ^ -> Y ^   | CLKBUF1 | 0.078 | 0.168 |   1.091 |    1.153 | 
     | tx_core/tx_crc/crcpkt2/U393           | A ^ -> Y ^   | BUFX2   | 0.180 | 0.198 |   1.289 |    1.351 | 
     | tx_core/tx_crc/crcpkt2/n314__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.264 |   1.553 |    1.615 | 
     | tx_core/tx_crc/crcpkt2/crc_vld_d_reg  | CLK ^ -> Q v | DFFSR   | 0.036 | 0.287 |   1.840 |    1.902 | 
     | tx_core/tx_crc/crcpkt2/crc_vld_2d_reg | D v          | DFFSR   | 0.036 | 0.000 |   1.840 |    1.902 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.062 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.164 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.458 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.696 | 
     | FECTS_clks_clk___L4_I2                | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.924 | 
     | FECTS_clks_clk___L5_I2                | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.091 | 
     | tx_core/tx_crc/crcpkt2/U392           | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.286 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1    | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.537 | 
     | tx_core/tx_crc/crcpkt2/crc_vld_2d_reg | CLK ^        | DFFSR   | 0.186 | 0.005 |   1.604 |    1.542 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[27] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[27] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[27] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.881
  Arrival Time                  1.825
  Slack Time                   -0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.056 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.282 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.495 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.729 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.991 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.264 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.532 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[27] | CLK ^ -> Q v | DFFSR   | 0.105 | 0.349 |   1.824 |    1.881 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[27]      | D v          | DFFSR   | 0.105 | 0.000 |   1.825 |    1.881 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.056 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.170 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.408 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.644 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.902 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.095 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.278 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.519 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[27] | CLK ^        | DFFSR   | 0.197 | 0.019 |   1.594 |    1.538 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[30] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[30] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[30] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.592
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.879
  Arrival Time                  1.824
  Slack Time                   -0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.056 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.282 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.494 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.729 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.990 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.264 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.531 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[30] | CLK ^ -> Q v | DFFSR   | 0.105 | 0.348 |   1.823 |    1.879 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[30]      | D v          | DFFSR   | 0.105 | 0.000 |   1.824 |    1.879 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.056 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.170 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.408 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.644 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.903 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.095 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.279 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.519 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[30] | CLK ^        | DFFSR   | 0.197 | 0.017 |   1.592 |    1.537 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[42] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[42] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[42] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.892
  Arrival Time                  1.837
  Slack Time                   -0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.055 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.281 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.493 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.728 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.989 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.257 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.538 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[42] | CLK ^ -> Q v | DFFSR   | 0.113 | 0.354 |   1.837 |    1.892 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[42]      | D v          | DFFSR   | 0.113 | 0.000 |   1.837 |    1.892 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.055 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.171 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.465 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.704 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.931 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.099 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.293 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.544 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[42] | CLK ^        | DFFSR   | 0.187 | 0.011 |   1.610 |    1.555 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[12] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[12] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[12] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.598
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.890
  Arrival Time                  1.835
  Slack Time                   -0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.055 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.281 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.493 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.728 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.989 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.182 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.373 | 
     | tx_core/axi_master/n203__L2_I4               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.568 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[12] | CLK ^ -> Q v | DFFSR   | 0.106 | 0.321 |   1.835 |    1.890 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[12]      | D v          | DFFSR   | 0.106 | 0.000 |   1.835 |    1.890 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.055 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.171 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.409 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.645 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.895 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.101 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.279 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.525 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[12] | CLK ^        | DFFSR   | 0.212 | 0.018 |   1.598 |    1.543 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[13] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[13] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[13] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.600
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.891
  Arrival Time                  1.838
  Slack Time                   -0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.053 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.279 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.492 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.726 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.988 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.181 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.372 | 
     | tx_core/axi_master/n203__L2_I4               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.567 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[13] | CLK ^ -> Q v | DFFSR   | 0.108 | 0.324 |   1.838 |    1.891 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[13]      | D v          | DFFSR   | 0.108 | 0.000 |   1.838 |    1.891 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.053 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.173 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.411 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.647 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.896 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.102 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.280 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.527 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[13] | CLK ^        | DFFSR   | 0.213 | 0.020 |   1.600 |    1.547 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[43] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[43] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[43] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.891
  Arrival Time                  1.839
  Slack Time                   -0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.053 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.279 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.491 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.726 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.987 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.255 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.536 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[43] | CLK ^ -> Q v | DFFSR   | 0.115 | 0.355 |   1.838 |    1.891 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[43]      | D v          | DFFSR   | 0.115 | 0.000 |   1.839 |    1.891 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.053 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.173 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.467 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.706 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.933 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.101 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.295 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.546 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[43] | CLK ^        | DFFSR   | 0.187 | 0.011 |   1.610 |    1.557 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[23] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[23] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[23] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.880
  Arrival Time                  1.829
  Slack Time                   -0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.051 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.277 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.490 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.724 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.986 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.259 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.527 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[23] | CLK ^ -> Q v | DFFSR   | 0.110 | 0.352 |   1.828 |    1.879 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[23]      | D v          | DFFSR   | 0.110 | 0.001 |   1.829 |    1.880 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.051 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.175 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.413 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.649 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.907 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.100 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.283 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.524 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[23] | CLK ^        | DFFSR   | 0.197 | 0.019 |   1.594 |    1.543 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[1] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[1] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.602
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.893
  Arrival Time                  1.842
  Slack Time                   -0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.051 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.277 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.489 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.723 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.985 | 
     | tx_core/axi_master/U247                     | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.178 | 
     | tx_core/axi_master/n203__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.369 | 
     | tx_core/axi_master/n203__L2_I4              | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.564 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[1] | CLK ^ -> Q v | DFFSR   | 0.113 | 0.328 |   1.842 |    1.892 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[1]      | D v          | DFFSR   | 0.113 | 0.001 |   1.842 |    1.893 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.051 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.176 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.413 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.650 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.899 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.105 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.283 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.529 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[1] | CLK ^        | DFFSR   | 0.213 | 0.022 |   1.602 |    1.552 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[29] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[29] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[29] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.880
  Arrival Time                  1.830
  Slack Time                   -0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.050 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.276 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.488 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.723 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.985 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.258 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.526 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[29] | CLK ^ -> Q v | DFFSR   | 0.111 | 0.353 |   1.829 |    1.879 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[29]      | D v          | DFFSR   | 0.111 | 0.001 |   1.830 |    1.880 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.050 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.176 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.414 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.650 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.909 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.101 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.285 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.525 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[29] | CLK ^        | DFFSR   | 0.197 | 0.019 |   1.594 |    1.544 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[20] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[20] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[20] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.591
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.876
  Arrival Time                  1.827
  Slack Time                   -0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.050 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.276 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.488 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.723 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.984 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.258 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.525 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[20] | CLK ^ -> Q v | DFFSR   | 0.110 | 0.350 |   1.826 |    1.876 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[20]      | D v          | DFFSR   | 0.110 | 0.001 |   1.827 |    1.876 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.050 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.176 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.414 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.650 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.909 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.101 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.285 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.525 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[20] | CLK ^        | DFFSR   | 0.196 | 0.016 |   1.591 |    1.541 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[21] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[21] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[21] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.590
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.875
  Arrival Time                  1.826
  Slack Time                   -0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.049 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.275 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.487 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.722 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.984 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.257 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.525 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[21] | CLK ^ -> Q v | DFFSR   | 0.111 | 0.350 |   1.826 |    1.875 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[21]      | D v          | DFFSR   | 0.111 | 0.000 |   1.826 |    1.875 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.049 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.177 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.415 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.651 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.909 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.102 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.285 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.526 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[21] | CLK ^        | DFFSR   | 0.196 | 0.015 |   1.590 |    1.541 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[29] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[29] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[29] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.884
  Arrival Time                  1.836
  Slack Time                   -0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.048 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.274 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.486 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.721 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.983 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.175 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.366 | 
     | tx_core/axi_master/n203__L2_I4               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.561 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[29] | CLK ^ -> Q v | DFFSR   | 0.110 | 0.322 |   1.836 |    1.884 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[29]      | D v          | DFFSR   | 0.110 | 0.000 |   1.836 |    1.884 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.048 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.178 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.416 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.652 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.901 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.107 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.285 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.532 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[29] | CLK ^        | DFFSR   | 0.211 | 0.014 |   1.594 |    1.546 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[2] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[2] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.893
  Arrival Time                  1.846
  Slack Time                   -0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.047 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.273 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.485 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.720 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.982 | 
     | tx_core/axi_master/U247                     | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.174 | 
     | tx_core/axi_master/n203__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.365 | 
     | tx_core/axi_master/n203__L2_I4              | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.560 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[2] | CLK ^ -> Q v | DFFSR   | 0.117 | 0.332 |   1.845 |    1.892 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[2]      | D v          | DFFSR   | 0.117 | 0.001 |   1.846 |    1.893 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.047 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.179 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.417 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.653 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.902 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.108 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.286 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.533 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[2] | CLK ^        | DFFSR   | 0.213 | 0.023 |   1.603 |    1.556 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[35] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[35] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[35] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.890
  Arrival Time                  1.844
  Slack Time                   -0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.046 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.272 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.484 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.719 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.981 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.248 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.529 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[35] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.361 |   1.844 |    1.890 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[35]      | D v          | DFFSR   | 0.122 | 0.000 |   1.844 |    1.890 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.046 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.180 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.474 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.713 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.940 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.108 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.302 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.553 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[35] | CLK ^        | DFFSR   | 0.187 | 0.011 |   1.610 |    1.564 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[28] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[28] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[28] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
+ Hold                          0.035
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.877
  Arrival Time                  1.831
  Slack Time                   -0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.046 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.272 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.484 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.719 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.980 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.254 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.522 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[28] | CLK ^ -> Q v | DFFSR   | 0.116 | 0.355 |   1.831 |    1.877 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[28]      | D v          | DFFSR   | 0.116 | 0.000 |   1.831 |    1.877 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.046 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.180 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.418 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.654 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.913 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.105 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.289 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.529 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[28] | CLK ^        | DFFSR   | 0.197 | 0.017 |   1.593 |    1.547 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[19] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[19] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[19] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.587
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.872
  Arrival Time                  1.827
  Slack Time                   -0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.045 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.271 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.483 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.718 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.980 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.247 | 
     | tx_core/axi_master/n201__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.276 |   1.478 |    1.523 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[19] | CLK ^ -> Q v | DFFSR   | 0.115 | 0.349 |   1.826 |    1.871 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[19]      | D v          | DFFSR   | 0.115 | 0.001 |   1.827 |    1.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.045 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.181 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.419 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.655 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.914 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.106 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.290 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.530 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[19] | CLK ^        | DFFSR   | 0.195 | 0.012 |   1.587 |    1.542 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[0] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[0] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.598
+ Hold                          0.039
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.887
  Arrival Time                  1.845
  Slack Time                   -0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.042 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.268 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.480 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.715 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.977 | 
     | tx_core/axi_master/U247                     | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.169 | 
     | tx_core/axi_master/n203__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.360 | 
     | tx_core/axi_master/n203__L2_I4              | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.555 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[0] | CLK ^ -> Q v | DFFSR   | 0.118 | 0.331 |   1.845 |    1.887 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[0]      | D v          | DFFSR   | 0.118 | 0.001 |   1.845 |    1.887 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.042 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.184 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.422 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.658 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.907 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.114 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.292 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.538 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[0] | CLK ^        | DFFSR   | 0.212 | 0.018 |   1.598 |    1.556 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[46] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[46] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[46] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.610
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.889
  Arrival Time                  1.849
  Slack Time                   -0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.040 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.266 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.479 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.713 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.975 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.242 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.524 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[46] | CLK ^ -> Q v | DFFSR   | 0.127 | 0.365 |   1.848 |    1.889 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[46]      | D v          | DFFSR   | 0.127 | 0.000 |   1.849 |    1.889 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.040 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.186 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.480 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.718 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.946 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.113 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.308 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.559 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[46] | CLK ^        | DFFSR   | 0.187 | 0.011 |   1.610 |    1.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[25] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[25] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[25] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.592
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.875
  Arrival Time                  1.835
  Slack Time                   -0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.040 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.266 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.478 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.713 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.975 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.248 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.516 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[25] | CLK ^ -> Q v | DFFSR   | 0.121 | 0.359 |   1.835 |    1.875 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[25]      | D v          | DFFSR   | 0.121 | 0.001 |   1.835 |    1.875 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.040 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.186 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.424 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.660 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.919 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.111 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.295 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.535 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[25] | CLK ^        | DFFSR   | 0.197 | 0.017 |   1.592 |    1.552 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[26] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[26] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[26] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.877
  Arrival Time                  1.837
  Slack Time                   -0.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.040 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.266 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.478 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.713 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.974 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.247 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.515 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[26] | CLK ^ -> Q v | DFFSR   | 0.121 | 0.361 |   1.837 |    1.877 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[26]      | D v          | DFFSR   | 0.121 | 0.000 |   1.837 |    1.877 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.040 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.186 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.424 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.661 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.919 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.111 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.295 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.536 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[26] | CLK ^        | DFFSR   | 0.197 | 0.018 |   1.593 |    1.554 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[59] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[59] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[59] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.600
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.879
  Arrival Time                  1.840
  Slack Time                   -0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.039 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.265 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.478 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.712 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.974 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.241 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.523 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[59] | CLK ^ -> Q v | DFFSR   | 0.113 | 0.356 |   1.839 |    1.878 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[59]      | D v          | DFFSR   | 0.113 | 0.001 |   1.840 |    1.879 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.039 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.187 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.481 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.719 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.947 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.114 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.309 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.246 |   1.594 |    1.554 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[59] | CLK ^        | DFFSR   | 0.180 | 0.006 |   1.600 |    1.560 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[41] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[41] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[41] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.882
  Arrival Time                  1.843
  Slack Time                   -0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.039 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.265 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.477 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.712 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.974 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.241 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.522 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[41] | CLK ^ -> Q v | DFFSR   | 0.117 | 0.359 |   1.843 |    1.882 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[41]      | D v          | DFFSR   | 0.117 | 0.000 |   1.843 |    1.882 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.039 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.187 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.481 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.719 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.947 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.114 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.309 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.246 |   1.594 |    1.555 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[41] | CLK ^        | DFFSR   | 0.181 | 0.009 |   1.603 |    1.564 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[15] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[15] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[15] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.596
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.884
  Arrival Time                  1.846
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.264 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.476 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.711 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.973 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.165 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.356 | 
     | tx_core/axi_master/n203__L2_I4               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.551 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[15] | CLK ^ -> Q v | DFFSR   | 0.121 | 0.332 |   1.845 |    1.883 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[15]      | D v          | DFFSR   | 0.121 | 0.001 |   1.846 |    1.884 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.188 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.426 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.662 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.911 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.117 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.295 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.542 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[15] | CLK ^        | DFFSR   | 0.211 | 0.016 |   1.596 |    1.558 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[14] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[14] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[14] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
+ Hold                          0.038
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.845
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.038 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.264 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.476 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.711 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.972 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.165 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.356 | 
     | tx_core/axi_master/n203__L2_I4               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.551 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[14] | CLK ^ -> Q v | DFFSR   | 0.120 | 0.331 |   1.844 |    1.882 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[14]      | D v          | DFFSR   | 0.120 | 0.001 |   1.845 |    1.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.038 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.188 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.426 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.662 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.912 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.118 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.296 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.542 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[14] | CLK ^        | DFFSR   | 0.211 | 0.014 |   1.594 |    1.556 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[18] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[18] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[18] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.592
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.846
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.263 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.475 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.710 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.972 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.164 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.350 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.547 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[18] | CLK ^ -> Q v | DFFSR   | 0.108 | 0.336 |   1.846 |    1.883 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[18]      | D v          | DFFSR   | 0.108 | 0.000 |   1.846 |    1.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.189 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.427 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.663 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.912 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.118 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.296 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.543 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[18] | CLK ^        | DFFSR   | 0.210 | 0.013 |   1.592 |    1.555 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[19] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[19] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[19] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.846
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.037 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.263 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.475 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.710 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.972 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.164 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.350 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.547 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[19] | CLK ^ -> Q v | DFFSR   | 0.108 | 0.336 |   1.846 |    1.883 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[19]      | D v          | DFFSR   | 0.108 | 0.000 |   1.846 |    1.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.037 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.189 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.427 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.663 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.912 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.119 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.297 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.543 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[19] | CLK ^        | DFFSR   | 0.210 | 0.013 |   1.593 |    1.556 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[63] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[63] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[63] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.606
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.887
  Arrival Time                  1.850
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.036 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.262 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.475 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.709 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.971 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.164 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.349 | 
     | tx_core/axi_master/n203__L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.202 |   1.514 |    1.551 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[63] | CLK ^ -> Q v | DFFSR   | 0.116 | 0.336 |   1.850 |    1.886 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[63]      | D v          | DFFSR   | 0.116 | 0.000 |   1.850 |    1.887 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.036 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.190 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.483 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.722 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.950 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.117 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.311 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.563 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[63] | CLK ^        | DFFSR   | 0.186 | 0.007 |   1.606 |    1.569 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[30] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[30] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[30] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.847
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.262 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.474 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.708 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.970 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.163 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.348 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.545 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[30] | CLK ^ -> Q v | DFFSR   | 0.113 | 0.337 |   1.847 |    1.882 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[30]      | D v          | DFFSR   | 0.113 | 0.000 |   1.847 |    1.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.191 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.429 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.665 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.914 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.120 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.298 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.544 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[30] | CLK ^        | DFFSR   | 0.210 | 0.013 |   1.593 |    1.557 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[2] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[2] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.584
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.864
  Arrival Time                  1.829
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.035 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.261 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.473 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.708 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.969 | 
     | tx_core/axi_master/U248                     | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.243 | 
     | tx_core/axi_master/n204__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.510 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[2] | CLK ^ -> Q v | DFFSR   | 0.117 | 0.352 |   1.828 |    1.863 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[2]      | D v          | DFFSR   | 0.117 | 0.001 |   1.829 |    1.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.035 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.191 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.429 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.665 | 
     | FECTS_clks_clk___L4_I18                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.924 | 
     | FECTS_clks_clk___L5_I25                | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.116 | 
     | tx_core/tx_crc/crcpkt1/U400            | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.300 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.180 | 0.240 |   1.575 |    1.540 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[2] | CLK ^        | DFFSR   | 0.184 | 0.009 |   1.584 |    1.549 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[36] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[36] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[36] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.602
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.881
  Arrival Time                  1.846
  Slack Time                   -0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.261 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.473 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.707 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.969 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.236 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.518 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[36] | CLK ^ -> Q v | DFFSR   | 0.126 | 0.363 |   1.846 |    1.880 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[36]      | D v          | DFFSR   | 0.126 | 0.000 |   1.846 |    1.881 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.192 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.485 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.724 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.952 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.119 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.313 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.565 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[36] | CLK ^        | DFFSR   | 0.186 | 0.003 |   1.602 |    1.568 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[16] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[16] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[16] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.589
+ Hold                          0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.879
  Arrival Time                  1.845
  Slack Time                   -0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.034 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.260 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.472 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.707 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.968 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.161 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.346 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.544 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[16] | CLK ^ -> Q v | DFFSR   | 0.106 | 0.335 |   1.845 |    1.878 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[16]      | D v          | DFFSR   | 0.106 | 0.000 |   1.845 |    1.879 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.034 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.192 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.430 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.667 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.916 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.122 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.300 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.546 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[16] | CLK ^        | DFFSR   | 0.208 | 0.009 |   1.589 |    1.555 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[22] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[22] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[22] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.582
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.863
  Arrival Time                  1.830
  Slack Time                   -0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.033 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.259 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.472 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.706 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.968 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.241 | 
     | tx_core/axi_master/n204__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.509 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[22] | CLK ^ -> Q v | DFFSR   | 0.112 | 0.353 |   1.829 |    1.862 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[22]      | D v          | DFFSR   | 0.112 | 0.001 |   1.830 |    1.863 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.033 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.193 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.431 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.667 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.925 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.118 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.301 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.180 | 0.240 |   1.575 |    1.541 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[22] | CLK ^        | DFFSR   | 0.184 | 0.007 |   1.582 |    1.549 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[45] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[45] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[45] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                          0.030
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.883
  Arrival Time                  1.850
  Slack Time                   -0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.033 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.259 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.471 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.706 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.968 | 
     | tx_core/axi_master/U244                      | A ^ -> Y ^   | BUFX2   | 0.116 | 0.202 |   1.137 |    1.169 | 
     | tx_core/axi_master/n200__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.186 |   1.323 |    1.356 | 
     | tx_core/axi_master/n200__L2_I3               | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.186 |   1.508 |    1.541 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[45] | CLK ^ -> Q v | DFFSR   | 0.120 | 0.342 |   1.850 |    1.883 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[45]      | D v          | DFFSR   | 0.120 | 0.000 |   1.850 |    1.883 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.033 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.193 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.487 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.726 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.953 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.121 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.315 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.185 | 0.251 |   1.599 |    1.566 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[45] | CLK ^        | DFFSR   | 0.186 | 0.004 |   1.603 |    1.570 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[24] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[24] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[24] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
+ Hold                          0.036
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.880
  Arrival Time                  1.848
  Slack Time                   -0.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.032 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.258 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.470 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.705 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.967 | 
     | tx_core/axi_master/U248                      | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.240 | 
     | tx_core/axi_master/n204__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.230 | 0.292 |   1.500 |    1.532 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[24] | CLK ^ -> Q v | DFFSR   | 0.108 | 0.348 |   1.848 |    1.880 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[24]      | D v          | DFFSR   | 0.108 | 0.000 |   1.848 |    1.880 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.032 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.194 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.432 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.668 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.927 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.119 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.303 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.189 | 0.241 |   1.575 |    1.543 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[24] | CLK ^        | DFFSR   | 0.197 | 0.019 |   1.594 |    1.562 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[17] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[17] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[17] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.582
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.864
  Arrival Time                  1.833
  Slack Time                   -0.031
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.031 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.257 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.469 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.704 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.965 | 
     | tx_core/axi_master/U244                      | A ^ -> Y ^   | BUFX2   | 0.116 | 0.202 |   1.137 |    1.167 | 
     | tx_core/axi_master/n200__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.186 |   1.323 |    1.354 | 
     | tx_core/axi_master/n200__L2_I3               | A ^ -> Y ^   | CLKBUF1 | 0.104 | 0.186 |   1.508 |    1.539 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[17] | CLK ^ -> Q v | DFFSR   | 0.109 | 0.324 |   1.832 |    1.863 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[17]      | D v          | DFFSR   | 0.109 | 0.001 |   1.833 |    1.864 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.031 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.195 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.433 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.669 | 
     | FECTS_clks_clk___L4_I18                 | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.928 | 
     | FECTS_clks_clk___L5_I25                 | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.120 | 
     | tx_core/tx_crc/crcpkt1/U400             | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.304 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.180 | 0.240 |   1.575 |    1.544 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[17] | CLK ^        | DFFSR   | 0.184 | 0.007 |   1.582 |    1.551 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[11] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[11] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[11] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.880
  Arrival Time                  1.850
  Slack Time                   -0.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.030 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.256 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.468 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.703 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.964 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.157 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.348 | 
     | tx_core/axi_master/n203__L2_I4               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.195 |   1.513 |    1.543 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[11] | CLK ^ -> Q v | DFFSR   | 0.127 | 0.336 |   1.849 |    1.879 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[11]      | D v          | DFFSR   | 0.127 | 0.001 |   1.850 |    1.880 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.030 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.196 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.434 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.670 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.920 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.126 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.304 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.550 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[11] | CLK ^        | DFFSR   | 0.210 | 0.013 |   1.593 |    1.563 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[3] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[3] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.584
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.863
  Arrival Time                  1.834
  Slack Time                   -0.029
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.029 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.255 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.467 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.702 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.963 | 
     | tx_core/axi_master/U248                     | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.237 | 
     | tx_core/axi_master/n204__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.505 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[3] | CLK ^ -> Q v | DFFSR   | 0.123 | 0.357 |   1.833 |    1.862 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[3]      | D v          | DFFSR   | 0.123 | 0.001 |   1.834 |    1.863 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.029 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.197 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.435 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.671 | 
     | FECTS_clks_clk___L4_I18                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.930 | 
     | FECTS_clks_clk___L5_I25                | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.122 | 
     | tx_core/tx_crc/crcpkt1/U400            | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.306 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.180 | 0.240 |   1.575 |    1.546 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[3] | CLK ^        | DFFSR   | 0.184 | 0.009 |   1.584 |    1.555 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[31] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[31] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[31] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.611
+ Hold                          0.014
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.875
  Arrival Time                  1.849
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.252 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.464 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.699 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.961 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.154 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.339 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.536 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[31] | CLK ^ -> Q v | DFFSR   | 0.115 | 0.339 |   1.849 |    1.875 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[31]      | D v          | DFFSR   | 0.115 | 0.000 |   1.849 |    1.875 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.200 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.438 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.674 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.923 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.129 | 
     | tx_core/tx_crc/crcpkt0/U394             | A ^ -> Y ^   | BUFX2   | 0.204 | 0.228 |   1.383 |    1.357 | 
     | tx_core/tx_crc/crcpkt0/n314__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.222 |   1.605 |    1.579 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[31] | CLK ^        | DFFSR   | 0.136 | 0.006 |   1.611 |    1.585 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[1] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[1] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.584
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.862
  Arrival Time                  1.837
  Slack Time                   -0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.251 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.463 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.698 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.959 | 
     | tx_core/axi_master/U248                     | A ^ -> Y ^   | BUFX2   | 0.232 | 0.273 |   1.208 |    1.233 | 
     | tx_core/axi_master/n204__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.268 |   1.476 |    1.500 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[1] | CLK ^ -> Q v | DFFSR   | 0.127 | 0.360 |   1.836 |    1.861 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[1]      | D v          | DFFSR   | 0.127 | 0.001 |   1.837 |    1.862 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.201 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.439 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.675 | 
     | FECTS_clks_clk___L4_I18                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.934 | 
     | FECTS_clks_clk___L5_I25                | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.126 | 
     | tx_core/tx_crc/crcpkt1/U400            | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.310 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.180 | 0.240 |   1.575 |    1.550 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[1] | CLK ^        | DFFSR   | 0.184 | 0.009 |   1.584 |    1.559 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[34] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[34] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[34] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.606
+ Hold                          0.016
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.873
  Arrival Time                  1.848
  Slack Time                   -0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.251 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.463 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.697 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.959 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.152 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.343 | 
     | tx_core/axi_master/n203__L2_I5               | A ^ -> Y ^   | CLKBUF1 | 0.105 | 0.198 |   1.516 |    1.541 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[34] | CLK ^ -> Q v | DFFSR   | 0.113 | 0.331 |   1.848 |    1.872 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[34]      | D v          | DFFSR   | 0.113 | 0.001 |   1.848 |    1.873 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.202 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.439 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.676 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.925 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.131 | 
     | tx_core/tx_crc/crcpkt0/U394             | A ^ -> Y ^   | BUFX2   | 0.204 | 0.228 |   1.383 |    1.359 | 
     | tx_core/tx_crc/crcpkt0/n314__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.213 |   1.596 |    1.571 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[34] | CLK ^        | DFFSR   | 0.142 | 0.011 |   1.606 |    1.582 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[32] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[32] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[32] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.615
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.877
  Arrival Time                  1.855
  Slack Time                   -0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.248 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.461 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.695 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.957 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.150 | 
     | tx_core/axi_master/n203__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.341 | 
     | tx_core/axi_master/n203__L2_I5               | A ^ -> Y ^   | CLKBUF1 | 0.105 | 0.198 |   1.516 |    1.539 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[32] | CLK ^ -> Q v | DFFSR   | 0.123 | 0.337 |   1.854 |    1.876 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[32]      | D v          | DFFSR   | 0.123 | 0.001 |   1.855 |    1.877 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.022 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.204 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.442 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.678 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.927 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.133 | 
     | tx_core/tx_crc/crcpkt0/U394             | A ^ -> Y ^   | BUFX2   | 0.204 | 0.228 |   1.383 |    1.361 | 
     | tx_core/tx_crc/crcpkt0/n314__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.222 |   1.605 |    1.583 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[32] | CLK ^        | DFFSR   | 0.136 | 0.009 |   1.615 |    1.592 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[40] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[40] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[40] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.605
+ Hold                          0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.880
  Arrival Time                  1.858
  Slack Time                   -0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.248 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.460 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.694 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.956 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.224 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.505 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[40] | CLK ^ -> Q v | DFFSR   | 0.138 | 0.373 |   1.856 |    1.878 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[40]      | D v          | DFFSR   | 0.138 | 0.002 |   1.858 |    1.880 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.022 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.205 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.498 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.737 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.965 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.132 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.326 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.246 |   1.594 |    1.572 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[40] | CLK ^        | DFFSR   | 0.181 | 0.011 |   1.605 |    1.584 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[17] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[17] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[17] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.581
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.863
  Arrival Time                  1.841
  Slack Time                   -0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.248 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.460 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.694 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.956 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.149 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.334 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.531 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[17] | CLK ^ -> Q v | DFFSR   | 0.104 | 0.331 |   1.841 |    1.863 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[17]      | D v          | DFFSR   | 0.104 | 0.000 |   1.841 |    1.863 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.022 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.205 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.442 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.679 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.928 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.134 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.312 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.238 |   1.572 |    1.550 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[17] | CLK ^        | DFFSR   | 0.182 | 0.009 |   1.581 |    1.560 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[10] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[10] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[10] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.879
  Arrival Time                  1.859
  Slack Time                   -0.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.020 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.246 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.458 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.693 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.955 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.147 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.333 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.530 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[10] | CLK ^ -> Q v | DFFSR   | 0.127 | 0.348 |   1.858 |    1.878 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[10]      | D v          | DFFSR   | 0.127 | 0.001 |   1.859 |    1.879 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.020 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.206 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.444 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.680 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.929 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.135 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.313 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1      | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    1.560 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[10] | CLK ^        | DFFSR   | 0.210 | 0.013 |   1.593 |    1.572 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt1/\dataout_reg[7] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\dataout_reg[7] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_1_d_reg[7] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.581
+ Hold                          0.032
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.864
  Arrival Time                  1.844
  Slack Time                   -0.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.019 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.245 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.458 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.692 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.954 | 
     | tx_core/axi_master/U247                     | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.147 | 
     | tx_core/axi_master/n203__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.108 | 0.191 |   1.318 |    1.338 | 
     | tx_core/axi_master/n203__L2_I3              | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.197 |   1.515 |    1.534 | 
     | tx_core/axi_master/\pfifo_datain_1_d_reg[7] | CLK ^ -> Q v | DFFSR   | 0.106 | 0.329 |   1.844 |    1.863 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[7]      | D v          | DFFSR   | 0.106 | 0.001 |   1.844 |    1.864 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.019 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.207 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.445 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.681 | 
     | FECTS_clks_clk___L4_I18                | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.258 |   0.959 |    0.939 | 
     | FECTS_clks_clk___L5_I25                | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.192 |   1.151 |    1.132 | 
     | tx_core/tx_crc/crcpkt1/U400            | A ^ -> Y ^   | BUFX2   | 0.150 | 0.184 |   1.335 |    1.315 | 
     | tx_core/tx_crc/crcpkt1/n312__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.180 | 0.240 |   1.575 |    1.556 | 
     | tx_core/tx_crc/crcpkt1/\dataout_reg[7] | CLK ^        | DFFSR   | 0.184 | 0.007 |   1.581 |    1.562 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[2] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[2] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.598
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.851
  Arrival Time                  1.833
  Slack Time                   -0.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.018 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.244 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.456 | 
     | FECTS_clks_clk___L3_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.691 | 
     | FECTS_clks_clk___L4_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.953 | 
     | tx_core/axi_master/U245                     | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.220 | 
     | tx_core/axi_master/n201__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.501 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[2] | CLK ^ -> Q v | DFFSR   | 0.113 | 0.349 |   1.832 |    1.850 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[2]      | D v          | DFFSR   | 0.113 | 0.001 |   1.833 |    1.851 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.018 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.208 | 
     | FECTS_clks_clk___L2_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.502 | 
     | FECTS_clks_clk___L3_I1                 | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.741 | 
     | FECTS_clks_clk___L4_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.968 | 
     | FECTS_clks_clk___L5_I3                 | A ^ -> Y ^   | CLKBUF1 | 0.062 | 0.167 |   1.153 |    1.135 | 
     | tx_core/tx_crc/crcpkt2/U391            | A ^ -> Y ^   | BUFX2   | 0.225 | 0.230 |   1.383 |    1.365 | 
     | tx_core/tx_crc/crcpkt2/n313__L1_I2     | A ^ -> Y ^   | CLKBUF1 | 0.102 | 0.208 |   1.591 |    1.573 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[2] | CLK ^        | DFFSR   | 0.102 | 0.007 |   1.598 |    1.580 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[33] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[33] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[33] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.605
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.879
  Arrival Time                  1.861
  Slack Time                   -0.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.018 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.244 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.456 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.690 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.952 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.220 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.501 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[33] | CLK ^ -> Q v | DFFSR   | 0.142 | 0.376 |   1.859 |    1.877 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[33]      | D v          | DFFSR   | 0.142 | 0.002 |   1.861 |    1.879 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.018 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.209 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.502 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.741 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.969 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.136 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.330 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.246 |   1.594 |    1.576 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[33] | CLK ^        | DFFSR   | 0.181 | 0.011 |   1.605 |    1.587 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[23] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[23] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_0_d_reg[23] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.581
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.862
  Arrival Time                  1.846
  Slack Time                   -0.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.016 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.242 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.454 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.688 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.950 | 
     | tx_core/axi_master/U247                      | A ^ -> Y ^   | BUFX2   | 0.120 | 0.193 |   1.127 |    1.143 | 
     | tx_core/axi_master/n203__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.090 | 0.185 |   1.313 |    1.328 | 
     | tx_core/axi_master/n203__L2_I0               | A ^ -> Y ^   | CLKBUF1 | 0.125 | 0.197 |   1.510 |    1.525 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[23] | CLK ^ -> Q v | DFFSR   | 0.111 | 0.336 |   1.846 |    1.861 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[23]      | D v          | DFFSR   | 0.111 | 0.001 |   1.846 |    1.862 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.016 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.211 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |    0.448 | 
     | FECTS_clks_clk___L3_I7                  | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |    0.685 | 
     | FECTS_clks_clk___L4_I17                 | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |    0.934 | 
     | FECTS_clks_clk___L5_I23                 | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    1.140 | 
     | tx_core/tx_crc/crcpkt0/U393             | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    1.318 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.178 | 0.238 |   1.572 |    1.556 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[23] | CLK ^        | DFFSR   | 0.182 | 0.009 |   1.581 |    1.566 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin tx_core/tx_crc/crcpkt2/\dataout_reg[39] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\dataout_reg[39] /D      (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/\pfifo_datain_2_d_reg[39] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.877
  Arrival Time                  1.862
  Slack Time                   -0.015
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.015 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.242 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.212 |   0.438 |    0.454 | 
     | FECTS_clks_clk___L3_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.094 | 0.235 |   0.673 |    0.688 | 
     | FECTS_clks_clk___L4_I1                       | A ^ -> Y ^   | CLKBUF1 | 0.217 | 0.262 |   0.935 |    0.950 | 
     | tx_core/axi_master/U245                      | A ^ -> Y ^   | BUFX2   | 0.224 | 0.267 |   1.202 |    1.217 | 
     | tx_core/axi_master/n201__L1_I1               | A ^ -> Y ^   | CLKBUF1 | 0.222 | 0.281 |   1.483 |    1.499 | 
     | tx_core/axi_master/\pfifo_datain_2_d_reg[39] | CLK ^ -> Q v | DFFSR   | 0.140 | 0.377 |   1.861 |    1.876 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[39]      | D v          | DFFSR   | 0.140 | 0.001 |   1.862 |    1.877 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.015 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |    0.211 | 
     | FECTS_clks_clk___L2_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |    0.504 | 
     | FECTS_clks_clk___L3_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |    0.743 | 
     | FECTS_clks_clk___L4_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |    0.971 | 
     | FECTS_clks_clk___L5_I2                  | A ^ -> Y ^   | CLKBUF1 | 0.064 | 0.167 |   1.153 |    1.138 | 
     | tx_core/tx_crc/crcpkt2/U392             | A ^ -> Y ^   | BUFX2   | 0.173 | 0.194 |   1.348 |    1.332 | 
     | tx_core/tx_crc/crcpkt2/n312__L1_I0      | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.246 |   1.594 |    1.578 | 
     | tx_core/tx_crc/crcpkt2/\dataout_reg[39] | CLK ^        | DFFSR   | 0.181 | 0.009 |   1.603 |    1.588 | 
     +-------------------------------------------------------------------------------------------------------+ 

