Item(by='f00zz', descendants=None, kids=None, score=None, time=1601906858, title=None, item_type='comment', url=None, parent=24682715, text='Right, most lecture notes I&#x27;ve seen on the internet only go as far as implementing a simple 32-bit RISC machine where everything happens in one cycle. For variable-length instructions I think you&#x27;ll need a multicycle state machine: fetch the first instruction byte on the first cycle, then fetch the next instruction byte if needed on the second cycle, etc.<p>I came across these notes a while ago when trying to implement something similar: <a href="https:&#x2F;&#x2F;my.eng.utah.edu&#x2F;~cs6710&#x2F;slides&#x2F;mipsx2.pdf" rel="nofollow">https:&#x2F;&#x2F;my.eng.utah.edu&#x2F;~cs6710&#x2F;slides&#x2F;mipsx2.pdf</a> (it&#x27;s an 8-bit MIPS, so it needs 4 cycles to fetch an instruction).')