# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SYNCtb project.srcs/sources_1/imports/test1proj.srcs/sources_1/new/SYNC.vhd" \
"../../../../SYNCtb project.srcs/sources_1/imports/test1proj.srcs/sim_1/new/SYNC_TB.vhd" \

# Do not sort compile order
nosort
