###############################################################################
# Created by write_sdc
# Sun Nov 26 16:37:18 2023
###############################################################################
current_design tinyrv
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 50.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[0]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[10]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[11]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[12]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[13]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[14]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[15]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[16]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[17]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[18]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[19]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[1]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[20]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[21]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[22]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[23]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[24]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[25]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[26]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[27]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[28]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[29]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[2]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[30]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[31]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[3]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[4]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[5]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[6]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[7]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[8]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {inst[9]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[0]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[10]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[11]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[12]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[13]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[14]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[15]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[16]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[17]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[18]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[19]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[1]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[20]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[21]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[22]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[23]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[24]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[25]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[26]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[27]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[28]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[29]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[2]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[30]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[31]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[3]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[4]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[5]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[6]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[7]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[8]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_dat[9]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[0]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[10]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[11]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[12]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[13]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[14]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[15]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[16]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[17]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[18]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[19]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[1]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[20]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[21]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[22]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[23]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[24]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[25]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[26]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[27]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[28]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[29]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[2]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[30]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[31]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[3]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[4]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[5]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[6]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[7]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[8]}]
set_input_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc[9]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[0]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[10]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[11]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[12]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[13]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[14]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[15]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[16]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[17]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[18]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[19]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[1]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[20]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[21]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[22]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[23]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[24]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[25]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[26]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[27]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[28]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[29]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[2]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[30]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[31]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[3]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[4]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[5]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[6]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[7]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[8]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_addr[9]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_en}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_mask[0]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_mask[1]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_mask[2]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_ld_mask[3]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[0]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[10]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[11]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[12]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[13]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[14]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[15]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[16]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[17]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[18]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[19]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[1]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[20]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[21]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[22]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[23]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[24]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[25]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[26]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[27]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[28]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[29]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[2]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[30]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[31]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[3]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[4]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[5]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[6]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[7]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[8]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_dat[9]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_en}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_mask[0]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_mask[1]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_mask[2]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {mem_st_mask[3]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[0]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[10]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[11]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[12]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[13]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[14]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[15]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[16]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[17]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[18]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[19]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[1]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[20]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[21]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[22]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[23]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[24]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[25]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[26]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[27]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[28]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[29]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[2]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[30]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[31]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[3]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[4]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[5]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[6]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[7]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[8]}]
set_output_delay 10.0000 -clock [get_clocks {clk}] -add_delay [get_ports {pc_next[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0729 [get_ports {mem_ld_en}]
set_load -pin_load 0.0729 [get_ports {mem_st_en}]
set_load -pin_load 0.0729 [get_ports {mem_addr[31]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[30]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[29]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[28]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[27]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[26]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[25]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[24]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[23]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[22]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[21]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[20]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[19]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[18]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[17]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[16]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[15]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[14]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[13]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[12]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[11]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[10]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[9]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[8]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[7]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[6]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[5]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[4]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[3]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[2]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[1]}]
set_load -pin_load 0.0729 [get_ports {mem_addr[0]}]
set_load -pin_load 0.0729 [get_ports {mem_ld_mask[3]}]
set_load -pin_load 0.0729 [get_ports {mem_ld_mask[2]}]
set_load -pin_load 0.0729 [get_ports {mem_ld_mask[1]}]
set_load -pin_load 0.0729 [get_ports {mem_ld_mask[0]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[31]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[30]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[29]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[28]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[27]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[26]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[25]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[24]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[23]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[22]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[21]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[20]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[19]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[18]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[17]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[16]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[15]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[14]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[13]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[12]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[11]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[10]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[9]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[8]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[7]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[6]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[5]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[4]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[3]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[2]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[1]}]
set_load -pin_load 0.0729 [get_ports {mem_st_dat[0]}]
set_load -pin_load 0.0729 [get_ports {mem_st_mask[3]}]
set_load -pin_load 0.0729 [get_ports {mem_st_mask[2]}]
set_load -pin_load 0.0729 [get_ports {mem_st_mask[1]}]
set_load -pin_load 0.0729 [get_ports {mem_st_mask[0]}]
set_load -pin_load 0.0729 [get_ports {pc_next[31]}]
set_load -pin_load 0.0729 [get_ports {pc_next[30]}]
set_load -pin_load 0.0729 [get_ports {pc_next[29]}]
set_load -pin_load 0.0729 [get_ports {pc_next[28]}]
set_load -pin_load 0.0729 [get_ports {pc_next[27]}]
set_load -pin_load 0.0729 [get_ports {pc_next[26]}]
set_load -pin_load 0.0729 [get_ports {pc_next[25]}]
set_load -pin_load 0.0729 [get_ports {pc_next[24]}]
set_load -pin_load 0.0729 [get_ports {pc_next[23]}]
set_load -pin_load 0.0729 [get_ports {pc_next[22]}]
set_load -pin_load 0.0729 [get_ports {pc_next[21]}]
set_load -pin_load 0.0729 [get_ports {pc_next[20]}]
set_load -pin_load 0.0729 [get_ports {pc_next[19]}]
set_load -pin_load 0.0729 [get_ports {pc_next[18]}]
set_load -pin_load 0.0729 [get_ports {pc_next[17]}]
set_load -pin_load 0.0729 [get_ports {pc_next[16]}]
set_load -pin_load 0.0729 [get_ports {pc_next[15]}]
set_load -pin_load 0.0729 [get_ports {pc_next[14]}]
set_load -pin_load 0.0729 [get_ports {pc_next[13]}]
set_load -pin_load 0.0729 [get_ports {pc_next[12]}]
set_load -pin_load 0.0729 [get_ports {pc_next[11]}]
set_load -pin_load 0.0729 [get_ports {pc_next[10]}]
set_load -pin_load 0.0729 [get_ports {pc_next[9]}]
set_load -pin_load 0.0729 [get_ports {pc_next[8]}]
set_load -pin_load 0.0729 [get_ports {pc_next[7]}]
set_load -pin_load 0.0729 [get_ports {pc_next[6]}]
set_load -pin_load 0.0729 [get_ports {pc_next[5]}]
set_load -pin_load 0.0729 [get_ports {pc_next[4]}]
set_load -pin_load 0.0729 [get_ports {pc_next[3]}]
set_load -pin_load 0.0729 [get_ports {pc_next[2]}]
set_load -pin_load 0.0729 [get_ports {pc_next[1]}]
set_load -pin_load 0.0729 [get_ports {pc_next[0]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_4 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[31]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[30]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[29]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[28]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[27]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[26]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[25]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[24]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[23]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[22]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[21]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[20]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[19]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[18]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[17]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[16]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[15]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[14]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[13]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[12]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[11]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[10]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[9]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[8]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[7]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[6]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[5]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[4]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[3]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[2]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[1]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inst[0]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[31]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[30]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[29]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[28]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[27]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[26]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[25]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[24]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[23]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[22]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[21]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[20]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[19]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[18]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[17]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[16]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[15]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[14]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[13]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[12]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[11]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[10]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[9]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[8]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[7]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[6]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[5]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[4]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[3]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[2]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[1]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_ld_dat[0]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[31]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[30]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[29]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[28]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[27]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[26]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[25]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[24]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[23]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[22]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[21]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[20]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[19]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[18]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[17]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[16]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[15]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[14]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[13]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[12]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[11]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[10]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[9]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[8]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[7]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[6]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[5]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[4]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[3]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[2]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[1]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {pc[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_transition 3.0000 [current_design]
set_max_fanout 4.0000 [current_design]
