Rectilinear Floorplanning Benchmark with Design Constraints for Large-scale Chips