{
    "component_num": 5,
    "get_name": {
        "output_source": "value_list",
        "value_list": [
            "BIOS",
            "CPLD_BASEBOARD",
            "CPLD_SWITCHBOARD",
            "FPGA",
            "BMC"
        ]
    },
    "get_description": {
        "output_source": "value_list",
        "value_list": [
            "Used to perform hardware initialization during the booting process",
            "Used to control the system power & reset, Control FAN, UART Mux etc",
            "Used for managing QSFP ports",
            "Used for managing I2C, SPI, PCIe etc",
            "Used for monitoring and managing whole system"
        ]
    },
    "get_firmware_version": {
        "output_source": "function",
        "function": [
            "_get_bios_ver",
            "_get_base_cpld_ver",
            "_get_sw_cpld_ver",
            "_get_fpga_ver",
            "_get_bmc_ver"
        ]
    },
    "_get_bmc_ver": {
        "output_source": "ipmitool",
        "command": "ipmitool mc info | grep 'Firmware Revision'",
        "output_translator": "'{}'.split(':')[-1].strip()"
    },
    "_get_bios_ver": {
        "output_source": "txt_file",
        "path": "/sys/class/dmi/id/bios_version"
    },
    "_get_base_cpld_ver": {
        "output_source": "hex_version_file",
        "num_of_points": 1,
        "num_of_bits": 8,
        "path": "/sys/devices/platform/baseboard/version"
    },
    "_get_sw_cpld_ver": {
        "output_source": "hex_version_getreg",
        "num_of_points": 1,
        "num_of_bits": 8,
        "reg_addr": "0x00",
        "path": "/sys/devices/platform/switchboard/CPLD1/getreg"
    },
    "_get_fpga_ver": {
        "output_source": "hex_version_getreg",
        "num_of_points": 1,
        "num_of_bits": 32,
        "reg_addr": "0x00",
        "path": "/sys/devices/platform/switchboard/FPGA/getreg"
    }
}