Verilog_RTL
exe_HW_sim*
build_dir
