module counter (clk1,rst,led,beep,CLK,out);
  input wire clk1;      // 时钟信号
  input wire rst;    // 异步清零信号
  output wire [3:0] led;   // LED灯输出
  output  reg beep;  // 蜂鸣器输出
  input wire CLK;
  output reg out;


 	parameter N = 25000000;
  
   integer counter;
	always @(posedge CLK)
	begin 
		if(!rst)
			begin 
			out <= 1'b0;
			counter <= 1'b0;
			end 
		else if(counter == N)
			begin
			out <= -out;
			end
		else
			begin 
			out <= out;
			end
	end 
 
  reg [3:0] count;    // 计数器寄存器
    
  always @(posedge clk1) begin
    if (rst) begin
      count <= 0;      // 异步清零
   end 
	 else 
	 if(count == 9) begin
        count <= 0;    
        beep <= 1;   // 蜂鸣器报警
      end else if (count % 2 == 1) begin
        count <= count - 1;   
        beep <= 1;   // 蜂鸣器报警
      end else begin
        count <= count + 1;   // 加法计数
        beep <= 0;   // 关闭蜂鸣器
      end

  end

  assign led = count;   // 将计数器的值输出到LED灯
  
endmodule