#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001cb66a25b30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001cb669f1110 .scope module, "toptest" "toptest" 3 2;
 .timescale 0 0;
v000001cb66a89560_0 .net "accumulated_orders", 31 0, v000001cb66a83ed0_0;  1 drivers
v000001cb66a88700_0 .net "cancelled_orders", 15 0, v000001cb66a185f0_0;  1 drivers
v000001cb66a878a0_0 .var "clk", 0 0;
v000001cb66a887a0_0 .var "cpu_amount", 31 0;
v000001cb66a89380_0 .var "cpu_client_id", 4 0;
v000001cb66a882a0_0 .var "cpu_go", 0 0;
v000001cb66a89600_0 .var "cpu_new_max", 0 0;
v000001cb66a88020_0 .var "exchange_amount", 15 0;
v000001cb66a88980_0 .var "exchange_client_id", 4 0;
v000001cb66a87940_0 .var "exchange_go", 0 0;
S_000001cb669f12a0 .scope module, "TOPMODULE" "top" 3 13, 4 15 0, S_000001cb669f1110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "cpu_client_id";
    .port_info 2 /INPUT 32 "cpu_amount";
    .port_info 3 /INPUT 1 "cpu_go";
    .port_info 4 /INPUT 1 "cpu_new_max";
    .port_info 5 /INPUT 5 "exchange_client_id";
    .port_info 6 /INPUT 16 "exchange_amount";
    .port_info 7 /INPUT 1 "exchange_go";
    .port_info 8 /OUTPUT 16 "cancelled_orders";
    .port_info 9 /OUTPUT 32 "accumulated_orders";
L_000001cb66a157d0 .functor OR 1, L_000001cb66a15140, L_000001cb66a155a0, C4<0>, C4<0>;
L_000001cb66a15610 .functor NOT 32, L_000001cb66a879e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cb66a15530 .functor NOT 1, v000001cb66a89600_0, C4<0>, C4<0>, C4<0>;
L_000001cb66a15d80 .functor AND 1, v000001cb66a882a0_0, L_000001cb66a15530, C4<1>, C4<1>;
L_000001cb66a15df0 .functor AND 1, v000001cb66a882a0_0, v000001cb66a89600_0, C4<1>, C4<1>;
L_000001cb66a90118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cb66a843d0_0 .net/2u *"_ivl_10", 31 0, L_000001cb66a90118;  1 drivers
v000001cb66a84470_0 .net *"_ivl_12", 31 0, L_000001cb66a87a80;  1 drivers
v000001cb66a84510_0 .net *"_ivl_16", 0 0, L_000001cb66a15530;  1 drivers
v000001cb66a832f0_0 .net *"_ivl_2", 31 0, L_000001cb66a88340;  1 drivers
v000001cb66a83570_0 .net *"_ivl_4", 31 0, L_000001cb66a879e0;  1 drivers
L_000001cb66a900d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cb66a83250_0 .net *"_ivl_7", 15 0, L_000001cb66a900d0;  1 drivers
v000001cb66a88160_0 .net *"_ivl_8", 31 0, L_000001cb66a15610;  1 drivers
v000001cb66a880c0_0 .net "accumulated_orders", 31 0, v000001cb66a83ed0_0;  alias, 1 drivers
v000001cb66a892e0_0 .var "amount", 15 0;
v000001cb66a87bc0_0 .net "cancelled_orders", 15 0, v000001cb66a185f0_0;  alias, 1 drivers
v000001cb66a88660_0 .net "check_risk", 0 0, L_000001cb66a15300;  1 drivers
v000001cb66a88520_0 .var "client_id", 4 0;
v000001cb66a89100_0 .net "clk", 0 0, v000001cb66a878a0_0;  1 drivers
v000001cb66a88840_0 .net "cpu_amount", 31 0, v000001cb66a887a0_0;  1 drivers
v000001cb66a88b60_0 .net "cpu_client_id", 4 0, v000001cb66a89380_0;  1 drivers
v000001cb66a88d40_0 .net "cpu_go", 0 0, v000001cb66a882a0_0;  1 drivers
v000001cb66a88de0_0 .net "cpu_new_max", 0 0, v000001cb66a89600_0;  1 drivers
v000001cb66a88200_0 .net "exchange_amount", 15 0, v000001cb66a88020_0;  1 drivers
v000001cb66a885c0_0 .net "exchange_client_id", 4 0, v000001cb66a88980_0;  1 drivers
v000001cb66a88ca0_0 .net "exchange_go", 0 0, v000001cb66a87940_0;  1 drivers
v000001cb66a89240_0 .net "max_to_trade", 31 0, v000001cb66a836b0_0;  1 drivers
v000001cb66a89420_0 .net "memwr_down", 0 0, v000001cb66a83750_0;  1 drivers
v000001cb66a896a0_0 .net "memwr_up", 0 0, v000001cb66a837f0_0;  1 drivers
v000001cb66a888e0_0 .net "pass_checks", 0 0, L_000001cb66a151b0;  1 drivers
v000001cb66a894c0_0 .net "send_order", 0 0, L_000001cb66a155a0;  1 drivers
v000001cb66a89740_0 .net "update_max", 0 0, L_000001cb66a15140;  1 drivers
v000001cb66a89060_0 .net "update_memory", 0 0, L_000001cb66a87d00;  1 drivers
E_000001cb66a27f70 .event anyedge, v000001cb66a88ca0_0, v000001cb66a18d70_0;
L_000001cb66a88340 .arith/sum 32, v000001cb66a83ed0_0, v000001cb66a887a0_0;
L_000001cb66a879e0 .concat [ 16 16 0 0], v000001cb66a185f0_0, L_000001cb66a900d0;
L_000001cb66a87a80 .arith/sum 32, L_000001cb66a15610, L_000001cb66a90118;
L_000001cb66a883e0 .arith/sum 32, L_000001cb66a88340, L_000001cb66a87a80;
S_000001cb669f1430 .scope module, "DOWNSTREAMPROCESSOR" "downstream_processor" 4 51, 5 6 0, S_000001cb669f12a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ack";
    .port_info 2 /INPUT 1 "memwr";
    .port_info 3 /OUTPUT 1 "out";
P_000001cb6698b5b0 .param/l "IDLE" 0 5 16, C4<01>;
P_000001cb6698b5e8 .param/l "STATE_UPDATE_MEM" 0 5 17, C4<10>;
L_000001cb66a90088 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cb66a18f50_0 .net/2u *"_ivl_0", 1 0, L_000001cb66a90088;  1 drivers
v000001cb66a18d70_0 .net "ack", 0 0, v000001cb66a882a0_0;  alias, 1 drivers
v000001cb66a19450_0 .net "clk", 0 0, v000001cb66a878a0_0;  alias, 1 drivers
v000001cb66a19090_0 .net "memwr", 0 0, v000001cb66a83750_0;  alias, 1 drivers
v000001cb66a18cd0_0 .net "out", 0 0, L_000001cb66a87d00;  alias, 1 drivers
v000001cb66a18e10_0 .var "state", 1 0;
E_000001cb66a27a70 .event posedge, v000001cb66a19450_0;
L_000001cb66a87d00 .cmp/eq 2, v000001cb66a18e10_0, L_000001cb66a90088;
S_000001cb669e2ca0 .scope module, "RAMDOWNSTREAM" "ramdownstream" 4 39, 6 7 0, S_000001cb669f12a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "downstream_address_write";
    .port_info 2 /INPUT 16 "data_write";
    .port_info 3 /INPUT 1 "downstream_write_enable";
    .port_info 4 /INPUT 1 "clk_read";
    .port_info 5 /INPUT 5 "address_read";
    .port_info 6 /OUTPUT 16 "data_read";
    .port_info 7 /OUTPUT 1 "memwr";
P_000001cb66a0b750 .param/l "A_MAX" 0 6 13, +C4<00000000000000000000000000100000>;
P_000001cb66a0b788 .param/l "A_WIDTH" 0 6 12, +C4<00000000000000000000000000000101>;
P_000001cb66a0b7c0 .param/l "D_WIDTH" 0 6 11, +C4<00000000000000000000000000010000>;
v000001cb66a18eb0_0 .net "address_read", 4 0, v000001cb66a88520_0;  1 drivers
v000001cb66a19130_0 .net "clk_read", 0 0, v000001cb66a878a0_0;  alias, 1 drivers
v000001cb66a18550_0 .net "clk_write", 0 0, v000001cb66a878a0_0;  alias, 1 drivers
v000001cb66a185f0_0 .var "data_read", 15 0;
v000001cb66a84e70_0 .net "data_write", 15 0, v000001cb66a892e0_0;  1 drivers
v000001cb66a848d0_0 .net "downstream_address_write", 4 0, v000001cb66a88520_0;  alias, 1 drivers
v000001cb66a84c90_0 .net "downstream_write_enable", 0 0, L_000001cb66a87d00;  alias, 1 drivers
v000001cb66a83390_0 .var/i "i", 31 0;
v000001cb66a83d90 .array "memory", 0 31, 15 0;
v000001cb66a83750_0 .var "memwr", 0 0;
S_000001cb669e2e30 .scope module, "RAMUPSTREAM" "ramupstream" 4 57, 7 8 0, S_000001cb669f12a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "change_max";
    .port_info 5 /INPUT 1 "clk_read";
    .port_info 6 /INPUT 5 "address_read";
    .port_info 7 /OUTPUT 32 "accumulated_orders";
    .port_info 8 /OUTPUT 32 "max_to_trade";
    .port_info 9 /OUTPUT 1 "memwr";
P_000001cb669e2fc0 .param/l "A_MAX" 0 7 13, +C4<00000000000000000000000000100000>;
P_000001cb669e2ff8 .param/l "A_WIDTH" 0 7 12, +C4<00000000000000000000000000000101>;
P_000001cb669e3030 .param/l "D_WIDTH" 0 7 11, +C4<00000000000000000000000000100000>;
v000001cb66a83ed0_0 .var "accumulated_orders", 31 0;
v000001cb66a83c50_0 .net "address_read", 4 0, v000001cb66a89380_0;  alias, 1 drivers
v000001cb66a83b10_0 .net "address_write", 4 0, v000001cb66a89380_0;  alias, 1 drivers
v000001cb66a84290_0 .net "change_max", 0 0, L_000001cb66a15140;  alias, 1 drivers
v000001cb66a846f0_0 .net "clk_read", 0 0, v000001cb66a878a0_0;  alias, 1 drivers
v000001cb66a83610_0 .net "clk_write", 0 0, v000001cb66a878a0_0;  alias, 1 drivers
v000001cb66a84650_0 .net "data_write", 31 0, v000001cb66a887a0_0;  alias, 1 drivers
v000001cb66a84970_0 .var/i "i", 31 0;
v000001cb66a836b0_0 .var "max_to_trade", 31 0;
v000001cb66a840b0 .array "memory", 0 31, 31 0;
v000001cb66a837f0_0 .var "memwr", 0 0;
v000001cb66a84d30_0 .net "write_enable", 0 0, L_000001cb66a157d0;  1 drivers
S_000001cb669ea530 .scope module, "SLT" "SLT" 4 71, 8 2 0, S_000001cb669f12a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "Result";
L_000001cb66a151b0 .functor BUFZ 1, v000001cb66a84a10_0, C4<0>, C4<0>, C4<0>;
v000001cb66a83890_0 .net "A", 31 0, v000001cb66a836b0_0;  alias, 1 drivers
v000001cb66a83930_0 .net "B", 31 0, L_000001cb66a883e0;  1 drivers
v000001cb66a83e30_0 .net "Result", 0 0, L_000001cb66a151b0;  alias, 1 drivers
v000001cb66a84a10_0 .var "sltresult", 0 0;
E_000001cb66a27b70 .event anyedge, v000001cb66a83930_0, v000001cb66a836b0_0;
S_000001cb669ea6c0 .scope module, "UPSTREAMPROCESSOR" "upstream_processor" 4 76, 9 5 0, S_000001cb669f12a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "risk_ok";
    .port_info 2 /INPUT 1 "new_order";
    .port_info 3 /INPUT 1 "new_max";
    .port_info 4 /INPUT 1 "memwr";
    .port_info 5 /OUTPUT 1 "check_risk";
    .port_info 6 /OUTPUT 1 "send_order";
    .port_info 7 /OUTPUT 1 "update_max";
P_000001cb66a16fe0 .param/l "IDLE" 0 9 20, C4<00001>;
P_000001cb66a17018 .param/l "STATE_NEWMAX" 0 9 23, C4<01000>;
P_000001cb66a17050 .param/l "STATE_RISKCHECK" 0 9 21, C4<00010>;
P_000001cb66a17088 .param/l "STATE_RISKCHK_SENDORDER" 0 9 24, C4<10000>;
P_000001cb66a170c0 .param/l "STATE_SENDORDER" 0 9 22, C4<00100>;
L_000001cb66a15300 .functor OR 1, L_000001cb66a88fc0, L_000001cb66a87b20, C4<0>, C4<0>;
L_000001cb66a155a0 .functor OR 1, L_000001cb66a87e40, L_000001cb66a88a20, C4<0>, C4<0>;
L_000001cb66a15140 .functor OR 1, L_000001cb66a87c60, L_000001cb66a88ac0, C4<0>, C4<0>;
L_000001cb66a90160 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001cb66a84ab0_0 .net/2u *"_ivl_0", 4 0, L_000001cb66a90160;  1 drivers
L_000001cb66a901f0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v000001cb66a83430_0 .net/2u *"_ivl_10", 4 0, L_000001cb66a901f0;  1 drivers
v000001cb66a83bb0_0 .net *"_ivl_12", 0 0, L_000001cb66a87e40;  1 drivers
L_000001cb66a90238 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v000001cb66a834d0_0 .net/2u *"_ivl_14", 4 0, L_000001cb66a90238;  1 drivers
v000001cb66a841f0_0 .net *"_ivl_16", 0 0, L_000001cb66a88a20;  1 drivers
v000001cb66a83f70_0 .net *"_ivl_2", 0 0, L_000001cb66a88fc0;  1 drivers
L_000001cb66a90280 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v000001cb66a839d0_0 .net/2u *"_ivl_20", 4 0, L_000001cb66a90280;  1 drivers
v000001cb66a84b50_0 .net *"_ivl_22", 0 0, L_000001cb66a87c60;  1 drivers
v000001cb66a84150_0 .net *"_ivl_24", 4 0, L_000001cb66a88480;  1 drivers
L_000001cb66a902c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001cb66a84bf0_0 .net *"_ivl_27", 3 0, L_000001cb66a902c8;  1 drivers
v000001cb66a83a70_0 .net *"_ivl_28", 0 0, L_000001cb66a88ac0;  1 drivers
L_000001cb66a901a8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v000001cb66a83cf0_0 .net/2u *"_ivl_4", 4 0, L_000001cb66a901a8;  1 drivers
v000001cb66a84790_0 .net *"_ivl_6", 0 0, L_000001cb66a87b20;  1 drivers
v000001cb66a84010_0 .net "check_risk", 0 0, L_000001cb66a15300;  alias, 1 drivers
v000001cb66a84dd0_0 .net "clk", 0 0, v000001cb66a878a0_0;  alias, 1 drivers
v000001cb66a84f10_0 .net "memwr", 0 0, v000001cb66a837f0_0;  alias, 1 drivers
v000001cb66a83070_0 .net "new_max", 0 0, L_000001cb66a15df0;  1 drivers
v000001cb66a845b0_0 .net "new_order", 0 0, L_000001cb66a15d80;  1 drivers
v000001cb66a84830_0 .net "risk_ok", 0 0, L_000001cb66a151b0;  alias, 1 drivers
v000001cb66a83110_0 .net "send_order", 0 0, L_000001cb66a155a0;  alias, 1 drivers
v000001cb66a84330_0 .var "state", 4 0;
v000001cb66a831b0_0 .net "update_max", 0 0, L_000001cb66a15140;  alias, 1 drivers
L_000001cb66a88fc0 .cmp/eq 5, v000001cb66a84330_0, L_000001cb66a90160;
L_000001cb66a87b20 .cmp/eq 5, v000001cb66a84330_0, L_000001cb66a901a8;
L_000001cb66a87e40 .cmp/eq 5, v000001cb66a84330_0, L_000001cb66a901f0;
L_000001cb66a88a20 .cmp/eq 5, v000001cb66a84330_0, L_000001cb66a90238;
L_000001cb66a87c60 .cmp/eq 5, v000001cb66a84330_0, L_000001cb66a90280;
L_000001cb66a88480 .concat [ 1 4 0 0], L_000001cb66a15df0, L_000001cb66a902c8;
L_000001cb66a88ac0 .cmp/eq 5, v000001cb66a84330_0, L_000001cb66a88480;
S_000001cb66a03e40 .scope task, "toggle_clk" "toggle_clk" 3 102, 3 102 0, S_000001cb669f1110;
 .timescale 0 0;
TD_toptest.toggle_clk ;
    %delay 10, 0;
    %load/vec4 v000001cb66a878a0_0;
    %inv;
    %store/vec4 v000001cb66a878a0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001cb66a878a0_0;
    %inv;
    %store/vec4 v000001cb66a878a0_0, 0, 1;
    %end;
    .scope S_000001cb669e2ca0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb66a83390_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001cb66a83390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001cb66a83390_0;
    %store/vec4a v000001cb66a83d90, 4, 0;
    %load/vec4 v000001cb66a83390_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb66a83390_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000001cb669e2ca0;
T_2 ;
    %wait E_000001cb66a27a70;
    %load/vec4 v000001cb66a84c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001cb66a84e70_0;
    %load/vec4 v000001cb66a848d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb66a83d90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb66a83750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb66a83750_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cb669e2ca0;
T_3 ;
    %wait E_000001cb66a27a70;
    %load/vec4 v000001cb66a18eb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cb66a83d90, 4;
    %assign/vec4 v000001cb66a185f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001cb669f1430;
T_4 ;
    %wait E_000001cb66a27a70;
    %load/vec4 v000001cb66a18e10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cb66a18e10_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000001cb66a18d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cb66a18e10_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cb66a18e10_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000001cb66a19090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cb66a18e10_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cb66a18e10_0, 0;
T_4.7 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cb669e2e30;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cb66a84970_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cb66a84970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001cb66a84970_0;
    %store/vec4a v000001cb66a840b0, 4, 0;
    %load/vec4 v000001cb66a84970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cb66a84970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cb669e2e30;
T_6 ;
    %wait E_000001cb66a27a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb66a837f0_0, 0;
    %load/vec4 v000001cb66a84d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001cb66a84290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001cb66a84650_0;
    %pad/u 16;
    %load/vec4 v000001cb66a83b10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb66a840b0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb66a837f0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001cb66a84650_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000001cb66a83b10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cb66a840b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb66a837f0_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001cb669e2e30;
T_7 ;
    %wait E_000001cb66a27a70;
    %load/vec4 v000001cb66a83c50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cb66a840b0, 4;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %assign/vec4 v000001cb66a83ed0_0, 0;
    %load/vec4 v000001cb66a83c50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001cb66a840b0, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %assign/vec4 v000001cb66a836b0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cb669ea530;
T_8 ;
    %wait E_000001cb66a27b70;
    %load/vec4 v000001cb66a83890_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001cb66a83930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000001cb66a83930_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001cb66a83890_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb66a84a10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb66a84a10_0, 0;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001cb66a83890_0;
    %load/vec4 v000001cb66a83930_0;
    %cmp/u;
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cb66a84a10_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cb66a84a10_0, 0;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001cb669ea6c0;
T_9 ;
    %wait E_000001cb66a27a70;
    %load/vec4 v000001cb66a84330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
T_9.10 ;
T_9.8 ;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
T_9.18 ;
T_9.16 ;
T_9.14 ;
T_9.12 ;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.21, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.23, 8;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.24;
T_9.23 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
T_9.26 ;
T_9.24 ;
T_9.22 ;
T_9.20 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.28;
T_9.27 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.29, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
T_9.30 ;
T_9.28 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.34;
T_9.33 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.36;
T_9.35 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.37, 8;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.38;
T_9.37 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.39, 8;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.40;
T_9.39 ;
    %load/vec4 v000001cb66a84f10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001cb66a845b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a83070_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001cb66a84830_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.41, 8;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
    %jmp T_9.42;
T_9.41 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000001cb66a84330_0, 0;
T_9.42 ;
T_9.40 ;
T_9.38 ;
T_9.36 ;
T_9.34 ;
T_9.32 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001cb669f12a0;
T_10 ;
    %wait E_000001cb66a27f70;
    %load/vec4 v000001cb66a88ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001cb66a885c0_0;
    %store/vec4 v000001cb66a88520_0, 0, 5;
    %load/vec4 v000001cb66a88200_0;
    %store/vec4 v000001cb66a892e0_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cb66a88b60_0;
    %store/vec4 v000001cb66a88520_0, 0, 5;
    %load/vec4 v000001cb66a88840_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000001cb66a892e0_0, 0, 16;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001cb669f1110;
T_11 ;
    %vpi_call/w 3 27 "$dumpfile", "../testbench/outputs/Module/topmodule.vcd" {0 0 0};
    %vpi_call/w 3 28 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001cb669f1110 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a882a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a87940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb66a89600_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a89380_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a88980_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001cb66a88020_0, 0, 16;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001cb66a887a0_0, 0, 32;
    %vpi_call/w 3 39 "$display", "Read initial data." {0 0 0};
    %fork TD_toptest.toggle_clk, S_000001cb66a03e40;
    %join;
    %vpi_call/w 3 41 "$display", "Accumulated orders: %0h,  Cancelled orders: %0h", v000001cb66a89560_0, v000001cb66a88700_0 {0 0 0};
    %vpi_call/w 3 43 "$display", "Write new data to accumulated." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb66a882a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a87940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a89600_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a89380_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a88980_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001cb66a88020_0, 0, 16;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001cb66a887a0_0, 0, 32;
    %vpi_call/w 3 53 "$display", "Read new data." {0 0 0};
    %fork TD_toptest.toggle_clk, S_000001cb66a03e40;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb66a882a0_0, 0, 1;
    %vpi_call/w 3 57 "$display", "Accumulated orders: %0h,  Cancelled orders: %0h", v000001cb66a89560_0, v000001cb66a88700_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "Read initial data." {0 0 0};
    %fork TD_toptest.toggle_clk, S_000001cb66a03e40;
    %join;
    %vpi_call/w 3 61 "$display", "Accumulated orders: %0h,  Cancelled orders: %0h", v000001cb66a89560_0, v000001cb66a88700_0 {0 0 0};
    %vpi_call/w 3 63 "$display", "Write new data to accumulated." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb66a882a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a87940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a89600_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a89380_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a88980_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001cb66a88020_0, 0, 16;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001cb66a887a0_0, 0, 32;
    %vpi_call/w 3 71 "$display", "Write new data to max to trade." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a882a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a87940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a89600_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cb66a89380_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a88980_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001cb66a88020_0, 0, 16;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001cb66a887a0_0, 0, 32;
    %vpi_call/w 3 81 "$display", "Read new data." {0 0 0};
    %fork TD_toptest.toggle_clk, S_000001cb66a03e40;
    %join;
    %vpi_call/w 3 83 "$display", "Accumulated orders: %0h,  Cancelled orders: %0h", v000001cb66a89560_0, v000001cb66a88700_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "Write new data to accumulated." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a878a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a882a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb66a87940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb66a89600_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001cb66a89380_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001cb66a88980_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001cb66a88020_0, 0, 16;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001cb66a887a0_0, 0, 32;
    %vpi_call/w 3 97 "$display", "Read new data." {0 0 0};
    %fork TD_toptest.toggle_clk, S_000001cb66a03e40;
    %join;
    %vpi_call/w 3 99 "$display", "Accumulated orders: %0h,  Cancelled orders: %0h", v000001cb66a89560_0, v000001cb66a88700_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "toptest.sv";
    "top.sv";
    "./../downstream/downstream.sv";
    "./ramdownstream.sv";
    "./ramupstream.sv";
    "./../upstream/SLT.sv";
    "./../upstream/upstream.sv";
