<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_pic16c56_1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>pic16c56</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 30 04:41:19 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6ce3d814</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_pic16c56_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 30 04:41:20 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6ce3d814</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>pic16c56</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 30 04:41:19 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16b4b910</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_pic16c56_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 30 04:41:20 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16b4b910</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 30 04:45:34 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6ce3d814</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>mclr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osc1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>romdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>osc2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>romaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">9</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RA</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RB</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0809/IO_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/distribute.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/timer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/pic16c56.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_pic16c56_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0809/IO_reg.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/alu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/distribute.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/timer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/0809/pic16c56.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_pic16c56_1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_pic16c56_1_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pic16c56_1_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pic16c56_1_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pic16c56_1_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_pic16c56_1_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>pic16c56_v1_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_pic16c56_1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>pic16c56_v1_3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:pic16c56:1.0_ARCHIVE_LOCATION">d:/vivadohls/1/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:user:pic16c56:1.3_ARCHIVE_LOCATION">d:/vivadohls/1/project_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fc46b8_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48791040_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3b4b99_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b62384c_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c0ef15_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a52b2_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26656d60_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121e6e12_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f670bf_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a87fb_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b89382_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25267520_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f0a802_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5749025d_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b32e1dd_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c58a8d_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecf562a_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24196b71_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e863ab_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cd1d92_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb907b_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b474153_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eecc0d0_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774928d8_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0797a5_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa302fd_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c87fc9_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c68b41a_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e2a9bd_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6410c917_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d299cc6_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5bedd6_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b2a6c3_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab0c7cc_ARCHIVE_LOCATION">c:/users/53456/onedrive/documents/vivadoproject/sea-master/core</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="07077748"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1fb327d4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5a9b1745"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
