#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb  7 21:36:54 2018
# Process ID: 8077
# Current directory: /home/ashley/Verilog/vga_out/vivado/vivado.runs/top_vga_out_0_0_synth_1
# Command line: vivado -log top_vga_out_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_out_0_0.tcl
# Log file: /home/ashley/Verilog/vga_out/vivado/vivado.runs/top_vga_out_0_0_synth_1/top_vga_out_0_0.vds
# Journal file: /home/ashley/Verilog/vga_out/vivado/vivado.runs/top_vga_out_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source top_vga_out_0_0.tcl -notrace
