/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 232 112)
	(text "q_sys_s10_user_rst_clkgate_0" (rect 13 0 141 12)(font "SansSerif" (font_size 11)))
	(text "inst" (rect 8 96 20 108)(font "Arial" ))
	(port
		(pt 232 76)
		(output)
		(text "ninit_done" (rect 0 0 38 12)(font "SansSerif" (font_size 8)))
		(text "ninit_done" (rect 84 65 144 76)(font "SansSerif" (font_size 8)))
		(line (pt 232 76)(pt 68 76)(line_width 1))
	)
	(drawing
		(text "ninit_done" (rect 69 46 198 105)(font "SansSerif" (color 128 0 0)(font_size 9)))
		(text "reset" (rect 43 71 116 152)(font "SansSerif" (color 0 0 0)))
		(text " q_sys_s10_user_rst_clkgate_0 " (rect -4 101 172 212)(font "SansSerif" ))
		(line (pt 17 34)(pt 68 34)(line_width 1))
		(line (pt 68 34)(pt 68 101)(line_width 1))
		(line (pt 17 101)(pt 68 101)(line_width 1))
		(line (pt 17 34)(pt 17 101)(line_width 1))
		(line (pt 67 55)(pt 67 80)(line_width 1))
		(line (pt 66 55)(pt 66 80)(line_width 1))
		(line (pt 0 0)(pt 232 0)(line_width 1))
		(line (pt 232 0)(pt 232 118)(line_width 1))
		(line (pt 0 118)(pt 232 118)(line_width 1))
		(line (pt 0 0)(pt 0 118)(line_width 1))
	)
)
