

================================================================
== Vitis HLS Report for 'find_and_swap_pivot'
================================================================
* Date:           Fri Oct 17 17:43:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |        ?|        ?|         5|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    411|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    407|    -|
|Register         |        -|    -|     652|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     652|    858|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U4  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_4_2_32_1_1_U5               |mux_4_2_32_1_1               |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U6               |mux_4_2_32_1_1               |        0|   0|  0|  20|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|  40|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_564_p2     |         +|   0|  0|  40|          33|           1|
    |i_fu_435_p2            |         +|   0|  0|  11|           3|           1|
    |and_ln30_1_fu_720_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln30_fu_714_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_546_p2    |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln30_1_fu_669_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln30_2_fu_696_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln30_3_fu_702_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln30_fu_663_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln36_fu_575_p2    |      icmp|   0|  0|  39|          32|          32|
    |or_ln30_1_fu_708_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_692_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln40_1_fu_476_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln40_2_fu_487_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln40_fu_465_p2      |        or|   0|  0|   4|           4|           1|
    |or_ln41_1_fu_746_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln41_2_fu_756_p2    |        or|   0|  0|   4|           4|           2|
    |or_ln41_fu_593_p2      |        or|   0|  0|   4|           4|           1|
    |max_val_3_fu_732_p3    |    select|   0|  0|  32|           1|          32|
    |mrv_sel16_fu_766_p3    |    select|   0|  0|  32|           1|          32|
    |mrv_sel19_fu_773_p3    |    select|   0|  0|  32|           1|          32|
    |mrv_sel22_fu_780_p3    |    select|   0|  0|  32|           1|          32|
    |pivot_5_fu_726_p3      |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 411|         195|         217|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |A_address0                                |  48|          9|    4|         36|
    |A_address1                                |  37|          7|    4|         28|
    |P12_2_reg_294                             |   9|          2|   32|         64|
    |P210_2_reg_332                            |   9|          2|   32|         64|
    |P3_2_reg_385                              |   9|          2|   32|         64|
    |ap_NS_fsm                                 |  65|         14|    1|         14|
    |ap_phi_mux_P12_2_phi_fu_298_p10           |  14|          3|   32|         96|
    |ap_phi_mux_P210_2_phi_fu_336_p10          |  14|          3|   32|         96|
    |ap_phi_mux_P3_2_phi_fu_389_p10            |  14|          3|   32|         96|
    |ap_phi_mux_write_flag12_2_phi_fu_353_p10  |  14|          3|    1|          3|
    |ap_phi_mux_write_flag4_2_phi_fu_277_p10   |  14|          3|    1|          3|
    |ap_phi_mux_write_flag8_2_phi_fu_315_p10   |  14|          3|    1|          3|
    |ap_phi_mux_write_flag_1_phi_fu_373_p10    |  14|          3|   32|         96|
    |ap_return_0                               |   9|          2|   32|         64|
    |ap_return_1                               |   9|          2|   32|         64|
    |ap_return_2                               |   9|          2|   32|         64|
    |ap_return_3                               |   9|          2|   32|         64|
    |max_val_1_fu_78                           |   9|          2|   32|         64|
    |pivot_1_fu_82                             |   9|          2|   33|         66|
    |pivot_fu_74                               |   9|          2|   32|         64|
    |reg_406                                   |   9|          2|   32|         64|
    |reg_412                                   |   9|          2|   32|         64|
    |write_flag12_2_reg_349                    |  14|          3|    1|          3|
    |write_flag4_2_reg_273                     |  14|          3|    1|          3|
    |write_flag8_2_reg_311                     |  14|          3|    1|          3|
    |write_flag_1_reg_370                      |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 407|         86|  560|       1314|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_addr_2_reg_896        |   2|   0|    4|          2|
    |A_addr_3_reg_946        |   2|   0|    4|          2|
    |A_addr_4_reg_901        |   2|   0|    4|          2|
    |A_addr_5_reg_952        |   2|   0|    4|          2|
    |A_addr_6_reg_906        |   2|   0|    4|          2|
    |A_addr_7_reg_1008       |   2|   0|    4|          2|
    |A_addr_8_reg_911        |   2|   0|    4|          2|
    |A_addr_9_reg_1013       |   2|   0|    4|          2|
    |P12_2_reg_294           |  32|   0|   32|          0|
    |P210_2_reg_332          |  32|   0|   32|          0|
    |P3_2_reg_385            |  32|   0|   32|          0|
    |ap_CS_fsm               |  13|   0|   13|          0|
    |ap_return_0_preg        |  32|   0|   32|          0|
    |ap_return_1_preg        |  32|   0|   32|          0|
    |ap_return_2_preg        |  32|   0|   32|          0|
    |ap_return_3_preg        |  32|   0|   32|          0|
    |icmp_ln30_1_reg_993     |   1|   0|    1|          0|
    |icmp_ln30_reg_988       |   1|   0|    1|          0|
    |icmp_ln36_reg_936       |   1|   0|    1|          0|
    |k_cast1_reg_891         |   2|   0|   32|         30|
    |max_val_1_fu_78         |  32|   0|   32|          0|
    |max_val_2_reg_982       |  31|   0|   32|          1|
    |max_val_3_reg_1003      |  32|   0|   32|          0|
    |pivot_1_fu_82           |  33|   0|   33|          0|
    |pivot_5_reg_998         |  32|   0|   32|          0|
    |pivot_fu_74             |  32|   0|   32|          0|
    |reg_406                 |  32|   0|   32|          0|
    |reg_412                 |  32|   0|   32|          0|
    |tmpP_reg_958            |  32|   0|   32|          0|
    |tmp_16_reg_940          |   2|   0|    4|          2|
    |tmp_17_reg_966          |  32|   0|   32|          0|
    |trunc_ln29_2_reg_923    |  32|   0|   32|          0|
    |trunc_ln29_reg_919      |   2|   0|    2|          0|
    |write_flag12_0_reg_257  |   1|   0|    1|          0|
    |write_flag12_2_reg_349  |   1|   0|    1|          0|
    |write_flag4_0_reg_225   |   1|   0|    1|          0|
    |write_flag4_2_reg_273   |   1|   0|    1|          0|
    |write_flag8_0_reg_241   |   1|   0|    1|          0|
    |write_flag8_2_reg_311   |   1|   0|    1|          0|
    |write_flag_1_reg_370    |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 652|   0|  701|         49|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|  find_and_swap_pivot|  return value|
|A_address0   |  out|    4|   ap_memory|                    A|         array|
|A_ce0        |  out|    1|   ap_memory|                    A|         array|
|A_we0        |  out|    1|   ap_memory|                    A|         array|
|A_d0         |  out|   32|   ap_memory|                    A|         array|
|A_q0         |   in|   32|   ap_memory|                    A|         array|
|A_address1   |  out|    4|   ap_memory|                    A|         array|
|A_ce1        |  out|    1|   ap_memory|                    A|         array|
|A_we1        |  out|    1|   ap_memory|                    A|         array|
|A_d1         |  out|   32|   ap_memory|                    A|         array|
|A_q1         |   in|   32|   ap_memory|                    A|         array|
|p_read       |   in|   32|     ap_none|               p_read|        scalar|
|P_read_r     |   in|   32|     ap_none|             P_read_r|        scalar|
|p_read1      |   in|   32|     ap_none|              p_read1|        scalar|
|P12_read     |   in|   32|     ap_none|             P12_read|        scalar|
|p_read2      |   in|   32|     ap_none|              p_read2|        scalar|
|P2_read      |   in|   32|     ap_none|              P2_read|        scalar|
|p_read3      |   in|   32|     ap_none|              p_read3|        scalar|
|P3_read      |   in|   32|     ap_none|              P3_read|        scalar|
|k            |   in|    2|     ap_none|                    k|        scalar|
+-------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 13 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pivot = alloca i32 1" [LU.cpp:27]   --->   Operation 14 'alloca' 'pivot' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%max_val_1 = alloca i32 1" [LU.cpp:28]   --->   Operation 15 'alloca' 'max_val_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pivot_1 = alloca i32 1" [LU.cpp:27]   --->   Operation 16 'alloca' 'pivot_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %k"   --->   Operation 17 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_cast = zext i2 %k_read"   --->   Operation 18 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_read, i2 %k_read" [LU.cpp:28]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %tmp_s" [LU.cpp:28]   --->   Operation 20 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln28_1" [LU.cpp:28]   --->   Operation 21 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%dc = load i4 %A_addr" [LU.cpp:28]   --->   Operation 22 'load' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (1.56ns)   --->   "%i = add i3 %k_cast, i3 1" [LU.cpp:29]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %i" [LU.cpp:29]   --->   Operation 24 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln27 = store i33 %zext_ln29, i33 %pivot_1" [LU.cpp:27]   --->   Operation 25 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%P3_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P3_read"   --->   Operation 26 'read' 'P3_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 27 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%P2_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P2_read"   --->   Operation 28 'read' 'P2_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 29 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%P12_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P12_read"   --->   Operation 30 'read' 'P12_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 31 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%P_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %P_read_r"   --->   Operation 32 'read' 'P_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_read21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 33 'read' 'p_read21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%k_cast1 = zext i2 %k_read"   --->   Operation 34 'zext' 'k_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_read, i2 0" [LU.cpp:28]   --->   Operation 35 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %tmp_11" [LU.cpp:28]   --->   Operation 36 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln28" [LU.cpp:40]   --->   Operation 37 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln40 = or i4 %tmp_11, i4 1" [LU.cpp:40]   --->   Operation 38 'or' 'or_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %or_ln40" [LU.cpp:40]   --->   Operation 39 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln40" [LU.cpp:40]   --->   Operation 40 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln40_1 = or i4 %tmp_11, i4 2" [LU.cpp:40]   --->   Operation 41 'or' 'or_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %or_ln40_1" [LU.cpp:40]   --->   Operation 42 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln40_1" [LU.cpp:40]   --->   Operation 43 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln40_2 = or i4 %tmp_11, i4 3" [LU.cpp:40]   --->   Operation 44 'or' 'or_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i4 %or_ln40_2" [LU.cpp:40]   --->   Operation 45 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln40_2" [LU.cpp:40]   --->   Operation 46 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%dc = load i4 %A_addr" [LU.cpp:28]   --->   Operation 47 'load' 'dc' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 48 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 49 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 50 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%max_val = bitcast i32 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:28]   --->   Operation 51 'bitcast' 'max_val' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %max_val, i32 %max_val_1" [LU.cpp:28]   --->   Operation 52 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %k_cast1, i32 %pivot" [LU.cpp:27]   --->   Operation 53 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body" [LU.cpp:29]   --->   Operation 54 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%pivot_3 = load i32 %pivot" [LU.cpp:29]   --->   Operation 55 'load' 'pivot_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%i_4 = load i33 %pivot_1" [LU.cpp:29]   --->   Operation 56 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %pivot_3" [LU.cpp:29]   --->   Operation 57 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i33 %i_4" [LU.cpp:29]   --->   Operation 58 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i33 %i_4" [LU.cpp:29]   --->   Operation 59 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_eq  i32 %trunc_ln29_2, i32 4" [LU.cpp:29]   --->   Operation 60 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body.split, void %for.end.loopexit" [LU.cpp:29]   --->   Operation 61 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29_1, i2 %k_read" [LU.cpp:30]   --->   Operation 62 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %tmp_12" [LU.cpp:30]   --->   Operation 63 'zext' 'zext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln30" [LU.cpp:30]   --->   Operation 64 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%dc_1 = load i4 %A_addr_1" [LU.cpp:30]   --->   Operation 65 'load' 'dc_1' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (2.59ns)   --->   "%add_ln29 = add i33 %i_4, i33 1" [LU.cpp:29]   --->   Operation 66 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln27 = store i33 %add_ln29, i33 %pivot_1" [LU.cpp:27]   --->   Operation 67 'store' 'store_ln27' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%icmp_ln36 = icmp_eq  i32 %pivot_3, i32 %k_cast1" [LU.cpp:36]   --->   Operation 68 'icmp' 'icmp_ln36' <Predicate = (icmp_ln29)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.70ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %VITIS_LOOP_38_2, void %if.end47" [LU.cpp:36]   --->   Operation 69 'br' 'br_ln36' <Predicate = (icmp_ln29)> <Delay = 1.70>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln29, i2 0" [LU.cpp:41]   --->   Operation 70 'bitconcatenate' 'tmp_16' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %tmp_16" [LU.cpp:41]   --->   Operation 71 'zext' 'zext_ln41' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln41" [LU.cpp:41]   --->   Operation 72 'getelementptr' 'A_addr_3' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln41 = or i4 %tmp_16, i4 1" [LU.cpp:41]   --->   Operation 73 'or' 'or_ln41' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i4 %or_ln41" [LU.cpp:41]   --->   Operation 74 'zext' 'zext_ln41_1' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln41_1" [LU.cpp:41]   --->   Operation 75 'getelementptr' 'A_addr_5' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%A_load = load i4 %A_addr_3" [LU.cpp:41]   --->   Operation 76 'load' 'A_load' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%A_load_2 = load i4 %A_addr_5" [LU.cpp:41]   --->   Operation 77 'load' 'A_load_2' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/1] (1.82ns)   --->   "%tmpP = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 %P12_read_1, i32 %P2_read_1, i32 %P3_read_1, i2 %k_read" [LU.cpp:44]   --->   Operation 78 'mux' 'tmpP' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.82ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %P_read_1, i32 %P12_read_1, i32 %P2_read_1, i32 %P3_read_1, i2 %trunc_ln29" [LU.cpp:45]   --->   Operation 79 'mux' 'tmp_17' <Predicate = (icmp_ln29 & !icmp_ln36)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%dc_1 = load i4 %A_addr_1" [LU.cpp:30]   --->   Operation 80 'load' 'dc_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 5.43>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%max_val_1_load = load i32 %max_val_1" [LU.cpp:30]   --->   Operation 81 'load' 'max_val_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%data_1 = bitcast i32 %dc_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 82 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln313_1 = trunc i32 %data_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 83 'trunc' 'trunc_ln313_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %data_1" [LU.cpp:30]   --->   Operation 84 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 85 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%max_val_2 = bitcast i32 %t_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c++\fabsfloat.cpp:7->LU.cpp:30]   --->   Operation 86 'bitcast' 'max_val_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30" [LU.cpp:30]   --->   Operation 87 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.91ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_13, i8 255" [LU.cpp:30]   --->   Operation 88 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (2.28ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [LU.cpp:30]   --->   Operation 89 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 90 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 91 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [LU.cpp:30]   --->   Operation 92 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i32 %bitcast_ln30" [LU.cpp:30]   --->   Operation 93 'trunc' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [LU.cpp:30]   --->   Operation 94 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.91ns)   --->   "%icmp_ln30_2 = icmp_ne  i8 %tmp_14, i8 255" [LU.cpp:30]   --->   Operation 95 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (2.28ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30_1, i23 0" [LU.cpp:30]   --->   Operation 96 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%or_ln30_1 = or i1 %icmp_ln30_3, i1 %icmp_ln30_2" [LU.cpp:30]   --->   Operation 97 'or' 'or_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%and_ln30 = and i1 %or_ln30, i1 %or_ln30_1" [LU.cpp:30]   --->   Operation 98 'and' 'and_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_ogt  i32 %max_val_2, i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 99 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %and_ln30, i1 %tmp_15" [LU.cpp:30]   --->   Operation 100 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.69ns)   --->   "%pivot_5 = select i1 %and_ln30_1, i32 %trunc_ln29_2, i32 %pivot_3" [LU.cpp:30]   --->   Operation 101 'select' 'pivot_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.69ns)   --->   "%max_val_3 = select i1 %and_ln30_1, i32 %max_val_2, i32 %max_val_1_load" [LU.cpp:30]   --->   Operation 102 'select' 'max_val_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [LU.cpp:29]   --->   Operation 103 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %max_val_3, i32 %max_val_1" [LU.cpp:28]   --->   Operation 104 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %pivot_5, i32 %pivot" [LU.cpp:27]   --->   Operation 105 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body" [LU.cpp:29]   --->   Operation 106 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.32>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln41_1 = or i4 %tmp_16, i4 2" [LU.cpp:41]   --->   Operation 107 'or' 'or_ln41_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i4 %or_ln41_1" [LU.cpp:41]   --->   Operation 108 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln41_2" [LU.cpp:41]   --->   Operation 109 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln41_2 = or i4 %tmp_16, i4 3" [LU.cpp:41]   --->   Operation 110 'or' 'or_ln41_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i4 %or_ln41_2" [LU.cpp:41]   --->   Operation 111 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln41_3" [LU.cpp:41]   --->   Operation 112 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/2] (2.32ns)   --->   "%A_load = load i4 %A_addr_3" [LU.cpp:41]   --->   Operation 113 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 114 [1/2] (2.32ns)   --->   "%A_load_2 = load i4 %A_addr_5" [LU.cpp:41]   --->   Operation 114 'load' 'A_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 115 [2/2] (2.32ns)   --->   "%A_load_4 = load i4 %A_addr_7" [LU.cpp:41]   --->   Operation 115 'load' 'A_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 116 [2/2] (2.32ns)   --->   "%A_load_6 = load i4 %A_addr_9" [LU.cpp:41]   --->   Operation 116 'load' 'A_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 2.32>
ST_9 : Operation 117 [2/2] (2.32ns)   --->   "%tmp = load i4 %A_addr_2" [LU.cpp:40]   --->   Operation 117 'load' 'tmp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 118 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load, i4 %A_addr_2" [LU.cpp:41]   --->   Operation 118 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 119 [2/2] (2.32ns)   --->   "%tmp_1 = load i4 %A_addr_4" [LU.cpp:40]   --->   Operation 119 'load' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load_2, i4 %A_addr_4" [LU.cpp:41]   --->   Operation 120 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 121 [1/2] (2.32ns)   --->   "%A_load_4 = load i4 %A_addr_7" [LU.cpp:41]   --->   Operation 121 'load' 'A_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 122 [1/2] (2.32ns)   --->   "%A_load_6 = load i4 %A_addr_9" [LU.cpp:41]   --->   Operation 122 'load' 'A_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 5> <Delay = 2.32>
ST_10 : Operation 123 [1/2] (2.32ns)   --->   "%tmp = load i4 %A_addr_2" [LU.cpp:40]   --->   Operation 123 'load' 'tmp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 124 [1/2] (2.32ns)   --->   "%tmp_1 = load i4 %A_addr_4" [LU.cpp:40]   --->   Operation 124 'load' 'tmp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 125 [2/2] (2.32ns)   --->   "%tmp_2 = load i4 %A_addr_6" [LU.cpp:40]   --->   Operation 125 'load' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load_4, i4 %A_addr_6" [LU.cpp:41]   --->   Operation 126 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 127 [2/2] (2.32ns)   --->   "%tmp_3 = load i4 %A_addr_8" [LU.cpp:40]   --->   Operation 127 'load' 'tmp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln41 = store i32 %A_load_6, i4 %A_addr_8" [LU.cpp:41]   --->   Operation 128 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp, i4 %A_addr_3" [LU.cpp:42]   --->   Operation 129 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp_1, i4 %A_addr_5" [LU.cpp:42]   --->   Operation 130 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 131 [1/2] (2.32ns)   --->   "%tmp_2 = load i4 %A_addr_6" [LU.cpp:40]   --->   Operation 131 'load' 'tmp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 132 [1/2] (2.32ns)   --->   "%tmp_3 = load i4 %A_addr_8" [LU.cpp:40]   --->   Operation 132 'load' 'tmp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 7> <Delay = 3.44>
ST_12 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp_2, i4 %A_addr_7" [LU.cpp:42]   --->   Operation 133 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %tmp_3, i4 %A_addr_9" [LU.cpp:42]   --->   Operation 134 'store' 'store_ln42' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 135 [1/1] (1.86ns)   --->   "%switch_ln45 = switch i2 %k_read, void %branch7, i2 2, void %branch6, i2 1, void %VITIS_LOOP_38_212" [LU.cpp:45]   --->   Operation 135 'switch' 'switch_ln45' <Predicate = true> <Delay = 1.86>
ST_12 : Operation 136 [1/1] (1.58ns)   --->   "%br_ln45 = br void %VITIS_LOOP_38_212" [LU.cpp:45]   --->   Operation 136 'br' 'br_ln45' <Predicate = (k_read == 2)> <Delay = 1.58>
ST_12 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln45 = br void %VITIS_LOOP_38_212" [LU.cpp:45]   --->   Operation 137 'br' 'br_ln45' <Predicate = (k_read != 2 & k_read != 1)> <Delay = 1.58>

State 13 <SV = 8> <Delay = 4.26>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%write_flag4_0 = phi i1 0, void %branch7, i1 0, void %branch6, i1 1, void %VITIS_LOOP_38_2"   --->   Operation 138 'phi' 'write_flag4_0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%write_flag8_0 = phi i1 0, void %branch7, i1 1, void %branch6, i1 0, void %VITIS_LOOP_38_2"   --->   Operation 139 'phi' 'write_flag8_0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%write_flag12_0 = phi i1 1, void %branch7, i1 0, void %branch6, i1 0, void %VITIS_LOOP_38_2"   --->   Operation 140 'phi' 'write_flag12_0' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (1.86ns)   --->   "%switch_ln46 = switch i2 %trunc_ln29, void %branch3, i2 0, void %if.end47, i2 1, void %branch1, i2 2, void %branch2" [LU.cpp:46]   --->   Operation 141 'switch' 'switch_ln46' <Predicate = (!icmp_ln36)> <Delay = 1.86>
ST_13 : Operation 142 [1/1] (1.70ns)   --->   "%br_ln46 = br void %if.end47" [LU.cpp:46]   --->   Operation 142 'br' 'br_ln46' <Predicate = (!icmp_ln36 & trunc_ln29 == 2)> <Delay = 1.70>
ST_13 : Operation 143 [1/1] (1.70ns)   --->   "%br_ln46 = br void %if.end47" [LU.cpp:46]   --->   Operation 143 'br' 'br_ln46' <Predicate = (!icmp_ln36 & trunc_ln29 == 1)> <Delay = 1.70>
ST_13 : Operation 144 [1/1] (1.70ns)   --->   "%br_ln46 = br void %if.end47" [LU.cpp:46]   --->   Operation 144 'br' 'br_ln46' <Predicate = (!icmp_ln36 & trunc_ln29 == 3)> <Delay = 1.70>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%write_flag4_2 = phi i1 0, void %for.end.loopexit, i1 %write_flag4_0, void %branch3, i1 %write_flag4_0, void %branch2, i1 1, void %branch1, i1 %write_flag4_0, void %VITIS_LOOP_38_212"   --->   Operation 145 'phi' 'write_flag4_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%P12_2 = phi i32 0, void %for.end.loopexit, i32 %tmp_17, void %branch3, i32 %tmp_17, void %branch2, i32 %tmpP, void %branch1, i32 %tmp_17, void %VITIS_LOOP_38_212"   --->   Operation 146 'phi' 'P12_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%write_flag8_2 = phi i1 0, void %for.end.loopexit, i1 %write_flag8_0, void %branch3, i1 1, void %branch2, i1 %write_flag8_0, void %branch1, i1 %write_flag8_0, void %VITIS_LOOP_38_212"   --->   Operation 147 'phi' 'write_flag8_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%P210_2 = phi i32 0, void %for.end.loopexit, i32 %tmp_17, void %branch3, i32 %tmpP, void %branch2, i32 %tmp_17, void %branch1, i32 %tmp_17, void %VITIS_LOOP_38_212"   --->   Operation 148 'phi' 'P210_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%write_flag12_2 = phi i1 0, void %for.end.loopexit, i1 1, void %branch3, i1 %write_flag12_0, void %branch2, i1 %write_flag12_0, void %branch1, i1 %write_flag12_0, void %VITIS_LOOP_38_212"   --->   Operation 149 'phi' 'write_flag12_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%write_flag_1 = phi i32 %p_read21, void %for.end.loopexit, i32 %p_read21, void %branch3, i32 %p_read21, void %branch2, i32 %p_read21, void %branch1, i32 %tmpP, void %VITIS_LOOP_38_212"   --->   Operation 150 'phi' 'write_flag_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%P3_2 = phi i32 0, void %for.end.loopexit, i32 %tmpP, void %branch3, i32 %tmp_17, void %branch2, i32 %tmp_17, void %branch1, i32 %tmp_17, void %VITIS_LOOP_38_212"   --->   Operation 151 'phi' 'P3_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.69ns)   --->   "%mrv_sel16 = select i1 %write_flag4_2, i32 %P12_2, i32 %p_read_19" [LU.cpp:45]   --->   Operation 152 'select' 'mrv_sel16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (0.69ns)   --->   "%mrv_sel19 = select i1 %write_flag8_2, i32 %P210_2, i32 %p_read_18" [LU.cpp:45]   --->   Operation 153 'select' 'mrv_sel19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.69ns)   --->   "%mrv_sel22 = select i1 %write_flag12_2, i32 %P3_2, i32 %p_read_17" [LU.cpp:44]   --->   Operation 154 'select' 'mrv_sel22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %write_flag_1" [LU.cpp:44]   --->   Operation 155 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %mrv_sel16" [LU.cpp:44]   --->   Operation 156 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %mrv_sel19" [LU.cpp:44]   --->   Operation 157 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %mrv_sel22" [LU.cpp:44]   --->   Operation 158 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln44 = ret i128 %mrv_3" [LU.cpp:44]   --->   Operation 159 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_read_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pivot             (alloca        ) [ 00111111000000]
max_val_1         (alloca        ) [ 00111111000000]
pivot_1           (alloca        ) [ 01111111000000]
k_read            (read          ) [ 00111111111110]
k_cast            (zext          ) [ 00000000000000]
tmp_s             (bitconcatenate) [ 00000000000000]
zext_ln28_1       (zext          ) [ 00000000000000]
A_addr            (getelementptr ) [ 00100000000000]
i                 (add           ) [ 00000000000000]
zext_ln29         (zext          ) [ 00000000000000]
store_ln27        (store         ) [ 00000000000000]
P3_read_1         (read          ) [ 00011111000000]
p_read_17         (read          ) [ 00011111111111]
P2_read_1         (read          ) [ 00011111000000]
p_read_18         (read          ) [ 00011111111111]
P12_read_1        (read          ) [ 00011111000000]
p_read_19         (read          ) [ 00011111111111]
P_read_1          (read          ) [ 00011111000000]
p_read21          (read          ) [ 00011111111111]
k_cast1           (zext          ) [ 00011111000000]
tmp_11            (bitconcatenate) [ 00000000000000]
zext_ln28         (zext          ) [ 00000000000000]
A_addr_2          (getelementptr ) [ 00011111111000]
or_ln40           (or            ) [ 00000000000000]
zext_ln40         (zext          ) [ 00000000000000]
A_addr_4          (getelementptr ) [ 00011111111000]
or_ln40_1         (or            ) [ 00000000000000]
zext_ln40_1       (zext          ) [ 00000000000000]
A_addr_6          (getelementptr ) [ 00011111111100]
or_ln40_2         (or            ) [ 00000000000000]
zext_ln40_2       (zext          ) [ 00000000000000]
A_addr_8          (getelementptr ) [ 00011111111100]
dc                (load          ) [ 00000000000000]
data              (bitcast       ) [ 00000000000000]
trunc_ln313       (trunc         ) [ 00000000000000]
t                 (bitconcatenate) [ 00000000000000]
max_val           (bitcast       ) [ 00000000000000]
store_ln28        (store         ) [ 00000000000000]
store_ln27        (store         ) [ 00000000000000]
br_ln29           (br            ) [ 00000000000000]
pivot_3           (load          ) [ 00001110000000]
i_4               (load          ) [ 00000000000000]
trunc_ln29        (trunc         ) [ 00000000111111]
trunc_ln29_1      (trunc         ) [ 00000000000000]
trunc_ln29_2      (trunc         ) [ 00001110000000]
icmp_ln29         (icmp          ) [ 00011111000000]
br_ln29           (br            ) [ 00000000000000]
tmp_12            (bitconcatenate) [ 00000000000000]
zext_ln30         (zext          ) [ 00000000000000]
A_addr_1          (getelementptr ) [ 00001000000000]
add_ln29          (add           ) [ 00000000000000]
store_ln27        (store         ) [ 00000000000000]
icmp_ln36         (icmp          ) [ 00011111111111]
br_ln36           (br            ) [ 00011111111111]
tmp_16            (bitconcatenate) [ 00000000100000]
zext_ln41         (zext          ) [ 00000000000000]
A_addr_3          (getelementptr ) [ 00000000111100]
or_ln41           (or            ) [ 00000000000000]
zext_ln41_1       (zext          ) [ 00000000000000]
A_addr_5          (getelementptr ) [ 00000000111100]
tmpP              (mux           ) [ 00011111111111]
tmp_17            (mux           ) [ 00011111111111]
dc_1              (load          ) [ 00000100000000]
max_val_1_load    (load          ) [ 00000010000000]
data_1            (bitcast       ) [ 00000000000000]
trunc_ln313_1     (trunc         ) [ 00000000000000]
trunc_ln30        (trunc         ) [ 00000000000000]
t_1               (bitconcatenate) [ 00000000000000]
max_val_2         (bitcast       ) [ 00000010000000]
tmp_13            (partselect    ) [ 00000000000000]
icmp_ln30         (icmp          ) [ 00000010000000]
icmp_ln30_1       (icmp          ) [ 00000010000000]
bitcast_ln30      (bitcast       ) [ 00000000000000]
tmp_14            (partselect    ) [ 00000000000000]
trunc_ln30_1      (trunc         ) [ 00000000000000]
or_ln30           (or            ) [ 00000000000000]
icmp_ln30_2       (icmp          ) [ 00000000000000]
icmp_ln30_3       (icmp          ) [ 00000000000000]
or_ln30_1         (or            ) [ 00000000000000]
and_ln30          (and           ) [ 00000000000000]
tmp_15            (fcmp          ) [ 00000000000000]
and_ln30_1        (and           ) [ 00000000000000]
pivot_5           (select        ) [ 00000001000000]
max_val_3         (select        ) [ 00000001000000]
specloopname_ln29 (specloopname  ) [ 00000000000000]
store_ln28        (store         ) [ 00000000000000]
store_ln27        (store         ) [ 00000000000000]
br_ln29           (br            ) [ 00000000000000]
or_ln41_1         (or            ) [ 00000000000000]
zext_ln41_2       (zext          ) [ 00000000000000]
A_addr_7          (getelementptr ) [ 00000000011110]
or_ln41_2         (or            ) [ 00000000000000]
zext_ln41_3       (zext          ) [ 00000000000000]
A_addr_9          (getelementptr ) [ 00000000011110]
A_load            (load          ) [ 00000000010000]
A_load_2          (load          ) [ 00000000010000]
store_ln41        (store         ) [ 00000000000000]
store_ln41        (store         ) [ 00000000000000]
A_load_4          (load          ) [ 00000000001000]
A_load_6          (load          ) [ 00000000001000]
tmp               (load          ) [ 00000000000100]
tmp_1             (load          ) [ 00000000000100]
store_ln41        (store         ) [ 00000000000000]
store_ln41        (store         ) [ 00000000000000]
store_ln42        (store         ) [ 00000000000000]
store_ln42        (store         ) [ 00000000000000]
tmp_2             (load          ) [ 00000000000010]
tmp_3             (load          ) [ 00000000000010]
store_ln42        (store         ) [ 00000000000000]
store_ln42        (store         ) [ 00000000000000]
switch_ln45       (switch        ) [ 00000000000011]
br_ln45           (br            ) [ 00000000000011]
br_ln45           (br            ) [ 00000000000011]
write_flag4_0     (phi           ) [ 00000000000001]
write_flag8_0     (phi           ) [ 00000000000001]
write_flag12_0    (phi           ) [ 00000000000001]
switch_ln46       (switch        ) [ 00000000000000]
br_ln46           (br            ) [ 00000000000000]
br_ln46           (br            ) [ 00000000000000]
br_ln46           (br            ) [ 00000000000000]
write_flag4_2     (phi           ) [ 00000000000001]
P12_2             (phi           ) [ 00000000000001]
write_flag8_2     (phi           ) [ 00000000000001]
P210_2            (phi           ) [ 00000000000001]
write_flag12_2    (phi           ) [ 00000000000001]
write_flag_1      (phi           ) [ 00000000000001]
P3_2              (phi           ) [ 00000000000001]
mrv_sel16         (select        ) [ 00000000000000]
mrv_sel19         (select        ) [ 00000000000000]
mrv_sel22         (select        ) [ 00000000000000]
mrv               (insertvalue   ) [ 00000000000000]
mrv_1             (insertvalue   ) [ 00000000000000]
mrv_2             (insertvalue   ) [ 00000000000000]
mrv_3             (insertvalue   ) [ 00000000000000]
ret_ln44          (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P_read_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_read_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="P12_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P12_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P2_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="P3_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P3_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="k">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="pivot_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pivot/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="max_val_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pivot_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pivot_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="2" slack="0"/>
<pin id="89" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="P3_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P3_read_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_17_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="P2_read_1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P2_read_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_18_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="P12_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P12_read_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_19_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="P_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_read_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read21_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read21/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="A_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="4" slack="1"/>
<pin id="204" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
<pin id="206" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dc/1 dc_1/3 A_load/3 A_load_2/3 A_load_4/8 A_load_6/8 tmp/9 store_ln41/9 tmp_1/9 store_ln41/9 tmp_2/10 store_ln41/10 tmp_3/10 store_ln41/10 store_ln42/11 store_ln42/11 store_ln42/12 store_ln42/12 "/>
</bind>
</comp>

<comp id="153" class="1004" name="A_addr_2_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_addr_4_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="A_addr_6_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="A_addr_8_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="A_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="A_addr_3_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="A_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="A_addr_7_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="A_addr_9_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_9/8 "/>
</bind>
</comp>

<comp id="225" class="1005" name="write_flag4_0_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag4_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_flag4_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="1" slack="1"/>
<pin id="236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag4_0/13 "/>
</bind>
</comp>

<comp id="241" class="1005" name="write_flag8_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag8_0 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_flag8_0_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="1" slack="1"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag8_0/13 "/>
</bind>
</comp>

<comp id="257" class="1005" name="write_flag12_0_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag12_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_flag12_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="4" bw="1" slack="1"/>
<pin id="268" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag12_0/13 "/>
</bind>
</comp>

<comp id="273" class="1005" name="write_flag4_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="6"/>
<pin id="275" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="write_flag4_2 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_flag4_2_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="6"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="4" bw="1" slack="0"/>
<pin id="283" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="1" slack="0"/>
<pin id="285" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="8" bw="1" slack="0"/>
<pin id="287" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag4_2/13 "/>
</bind>
</comp>

<comp id="294" class="1005" name="P12_2_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="6"/>
<pin id="296" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="P12_2 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="P12_2_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="6"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="6"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="32" slack="6"/>
<pin id="304" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="32" slack="6"/>
<pin id="306" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="8" bw="32" slack="6"/>
<pin id="308" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="P12_2/13 "/>
</bind>
</comp>

<comp id="311" class="1005" name="write_flag8_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="6"/>
<pin id="313" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="write_flag8_2 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_flag8_2_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="6"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="4" bw="1" slack="0"/>
<pin id="321" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="1" slack="0"/>
<pin id="323" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="8" bw="1" slack="0"/>
<pin id="325" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag8_2/13 "/>
</bind>
</comp>

<comp id="332" class="1005" name="P210_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="6"/>
<pin id="334" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="P210_2 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="P210_2_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="6"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="32" slack="6"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="4" bw="32" slack="6"/>
<pin id="342" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="32" slack="6"/>
<pin id="344" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="8" bw="32" slack="6"/>
<pin id="346" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="P210_2/13 "/>
</bind>
</comp>

<comp id="349" class="1005" name="write_flag12_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="6"/>
<pin id="351" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="write_flag12_2 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="write_flag12_2_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="6"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="4" bw="1" slack="0"/>
<pin id="359" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="6" bw="1" slack="0"/>
<pin id="361" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="8" bw="1" slack="0"/>
<pin id="363" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag12_2/13 "/>
</bind>
</comp>

<comp id="370" class="1005" name="write_flag_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="372" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="write_flag_1_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="7"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="32" slack="7"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="4" bw="32" slack="7"/>
<pin id="379" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="6" bw="32" slack="7"/>
<pin id="381" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="8" bw="32" slack="6"/>
<pin id="383" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_1/13 "/>
</bind>
</comp>

<comp id="385" class="1005" name="P3_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="6"/>
<pin id="387" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="P3_2 (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="P3_2_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="6"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="32" slack="6"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="4" bw="32" slack="6"/>
<pin id="395" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="6" bw="32" slack="6"/>
<pin id="397" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="8" bw="32" slack="6"/>
<pin id="399" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="P3_2/13 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="406" class="1005" name="reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc_1 A_load A_load_4 tmp tmp_2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_2 A_load_6 tmp_1 tmp_3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="k_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_s_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="0" index="2" bw="2" slack="0"/>
<pin id="426" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln28_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln29_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln27_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="33" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="k_cast1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="2" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln28_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="or_ln40_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln40_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln40_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln40_1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="or_ln40_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln40_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="data_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln313_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln313/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="t_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="31" slack="0"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="max_val_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_val/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln28_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln27_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="1"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="pivot_3_load_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pivot_3/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_4_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="33" slack="2"/>
<pin id="533" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln29_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln29_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="33" slack="0"/>
<pin id="540" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln29_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="33" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_2/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln29_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_12_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="2" slack="2"/>
<pin id="556" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln30_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln29_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="33" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln27_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="33" slack="0"/>
<pin id="572" dir="0" index="1" bw="33" slack="2"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln36_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="1"/>
<pin id="578" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_16_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln41_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln41_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln41_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmpP_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="0" index="2" bw="32" slack="1"/>
<pin id="608" dir="0" index="3" bw="32" slack="1"/>
<pin id="609" dir="0" index="4" bw="32" slack="1"/>
<pin id="610" dir="0" index="5" bw="2" slack="2"/>
<pin id="611" dir="1" index="6" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmpP/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_17_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="1"/>
<pin id="617" dir="0" index="2" bw="32" slack="1"/>
<pin id="618" dir="0" index="3" bw="32" slack="1"/>
<pin id="619" dir="0" index="4" bw="32" slack="1"/>
<pin id="620" dir="0" index="5" bw="2" slack="0"/>
<pin id="621" dir="1" index="6" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="max_val_1_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="4"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1_load/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="data_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln313_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln313_1/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln30_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="t_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="31" slack="0"/>
<pin id="644" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_1/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="max_val_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_val_2/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_13_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="6" slack="0"/>
<pin id="657" dir="0" index="3" bw="6" slack="0"/>
<pin id="658" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln30_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln30_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="23" slack="0"/>
<pin id="671" dir="0" index="1" bw="23" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_1/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="bitcast_ln30_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_14_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="6" slack="0"/>
<pin id="682" dir="0" index="3" bw="6" slack="0"/>
<pin id="683" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln30_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_1/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="or_ln30_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="0" index="1" bw="1" slack="1"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln30_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_2/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln30_3_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="23" slack="0"/>
<pin id="704" dir="0" index="1" bw="23" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_3/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln30_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30_1/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="and_ln30_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln30_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30_1/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="pivot_5_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="3"/>
<pin id="729" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="730" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pivot_5/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="max_val_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="1"/>
<pin id="735" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="736" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_3/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln28_store_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="0" index="1" bw="32" slack="6"/>
<pin id="741" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln27_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="6"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/7 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln41_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="1"/>
<pin id="748" dir="0" index="1" bw="4" slack="0"/>
<pin id="749" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_1/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln41_2_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="4" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="or_ln41_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="0" index="1" bw="4" slack="0"/>
<pin id="759" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_2/8 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln41_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="4" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/8 "/>
</bind>
</comp>

<comp id="766" class="1004" name="mrv_sel16_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="32" slack="7"/>
<pin id="770" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mrv_sel16/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="mrv_sel19_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="32" slack="0"/>
<pin id="776" dir="0" index="2" bw="32" slack="7"/>
<pin id="777" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mrv_sel19/13 "/>
</bind>
</comp>

<comp id="780" class="1004" name="mrv_sel22_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="32" slack="7"/>
<pin id="784" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mrv_sel22/13 "/>
</bind>
</comp>

<comp id="787" class="1004" name="mrv_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="128" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="793" class="1004" name="mrv_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="128" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="799" class="1004" name="mrv_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="128" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/13 "/>
</bind>
</comp>

<comp id="805" class="1004" name="mrv_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="128" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/13 "/>
</bind>
</comp>

<comp id="811" class="1005" name="pivot_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pivot "/>
</bind>
</comp>

<comp id="818" class="1005" name="max_val_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="pivot_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="33" slack="0"/>
<pin id="827" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="pivot_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="k_read_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="A_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="1"/>
<pin id="842" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="P3_read_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P3_read_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="p_read_17_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="7"/>
<pin id="853" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_read_17 "/>
</bind>
</comp>

<comp id="856" class="1005" name="P2_read_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P2_read_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_read_18_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="7"/>
<pin id="864" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_read_18 "/>
</bind>
</comp>

<comp id="867" class="1005" name="P12_read_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P12_read_1 "/>
</bind>
</comp>

<comp id="873" class="1005" name="p_read_19_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="7"/>
<pin id="875" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_read_19 "/>
</bind>
</comp>

<comp id="878" class="1005" name="P_read_1_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P_read_1 "/>
</bind>
</comp>

<comp id="883" class="1005" name="p_read21_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="7"/>
<pin id="885" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="p_read21 "/>
</bind>
</comp>

<comp id="891" class="1005" name="k_cast1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_cast1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="A_addr_2_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="4" slack="3"/>
<pin id="898" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="901" class="1005" name="A_addr_4_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="3"/>
<pin id="903" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="906" class="1005" name="A_addr_6_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="4" slack="4"/>
<pin id="908" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="911" class="1005" name="A_addr_8_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="4"/>
<pin id="913" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="919" class="1005" name="trunc_ln29_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="6"/>
<pin id="921" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="923" class="1005" name="trunc_ln29_2_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="3"/>
<pin id="925" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln29_2 "/>
</bind>
</comp>

<comp id="931" class="1005" name="A_addr_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="1"/>
<pin id="933" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln36_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="6"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_16_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="1"/>
<pin id="942" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="946" class="1005" name="A_addr_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="4" slack="1"/>
<pin id="948" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="952" class="1005" name="A_addr_5_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="1"/>
<pin id="954" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="958" class="1005" name="tmpP_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="6"/>
<pin id="960" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmpP "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_17_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="6"/>
<pin id="968" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="982" class="1005" name="max_val_2_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_2 "/>
</bind>
</comp>

<comp id="988" class="1005" name="icmp_ln30_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="1"/>
<pin id="990" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="993" class="1005" name="icmp_ln30_1_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="1"/>
<pin id="995" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="pivot_5_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pivot_5 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="max_val_3_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_3 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="A_addr_7_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="4" slack="1"/>
<pin id="1010" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="A_addr_9_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="4" slack="1"/>
<pin id="1015" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="189" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="209" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="224"><net_src comp="216" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="225" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="225" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="225" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="254"><net_src comp="241" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="241" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="241" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="42" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="257" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="257" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="230" pin="6"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="230" pin="6"/><net_sink comp="277" pin=4"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="277" pin=6"/></net>

<net id="293"><net_src comp="230" pin="6"/><net_sink comp="277" pin=8"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="310"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="327"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="328"><net_src comp="246" pin="6"/><net_sink comp="315" pin=2"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="315" pin=4"/></net>

<net id="330"><net_src comp="246" pin="6"/><net_sink comp="315" pin=6"/></net>

<net id="331"><net_src comp="246" pin="6"/><net_sink comp="315" pin=8"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="348"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="365"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="366"><net_src comp="70" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="367"><net_src comp="262" pin="6"/><net_sink comp="353" pin=4"/></net>

<net id="368"><net_src comp="262" pin="6"/><net_sink comp="353" pin=6"/></net>

<net id="369"><net_src comp="262" pin="6"/><net_sink comp="353" pin=8"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="401"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="409"><net_src comp="147" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="147" pin="7"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="415"><net_src comp="147" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="417"><net_src comp="147" pin="7"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="86" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="86" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="86" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="439"><net_src comp="418" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="458"><net_src comp="24" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="469"><net_src comp="453" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="34" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="480"><net_src comp="453" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="36" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="491"><net_src comp="453" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="38" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="501"><net_src comp="147" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="40" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="42" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="450" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="531" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="44" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="24" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="538" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="552" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="568"><net_src comp="531" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="528" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="24" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="534" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="32" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="597"><net_src comp="580" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="34" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="612"><net_src comp="48" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="50" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="622"><net_src comp="48" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="534" pin="1"/><net_sink comp="614" pin=5"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="631"><net_src comp="406" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="628" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="40" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="42" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="632" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="659"><net_src comp="52" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="628" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="54" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="56" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="667"><net_src comp="653" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="58" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="636" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="60" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="684"><net_src comp="52" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="54" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="56" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="691"><net_src comp="675" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="700"><net_src comp="678" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="58" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="688" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="60" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="696" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="692" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="402" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="737"><net_src comp="720" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="750"><net_src comp="36" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="760"><net_src comp="38" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="764"><net_src comp="756" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="771"><net_src comp="277" pin="10"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="298" pin="10"/><net_sink comp="766" pin=1"/></net>

<net id="778"><net_src comp="315" pin="10"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="336" pin="10"/><net_sink comp="773" pin=1"/></net>

<net id="785"><net_src comp="353" pin="10"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="389" pin="10"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="72" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="373" pin="10"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="766" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="773" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="780" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="74" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="821"><net_src comp="78" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="828"><net_src comp="82" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="835"><net_src comp="86" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="838"><net_src comp="832" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="604" pin=5"/></net>

<net id="843"><net_src comp="140" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="848"><net_src comp="92" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="604" pin=4"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="614" pin=4"/></net>

<net id="854"><net_src comp="98" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="859"><net_src comp="104" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="604" pin=3"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="614" pin=3"/></net>

<net id="865"><net_src comp="110" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="870"><net_src comp="116" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="876"><net_src comp="122" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="881"><net_src comp="128" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="886"><net_src comp="134" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="373" pin=6"/></net>

<net id="894"><net_src comp="450" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="899"><net_src comp="153" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="904"><net_src comp="160" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="909"><net_src comp="167" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="914"><net_src comp="174" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="922"><net_src comp="534" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="542" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="934"><net_src comp="181" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="939"><net_src comp="575" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="580" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="949"><net_src comp="189" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="951"><net_src comp="946" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="955"><net_src comp="196" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="961"><net_src comp="604" pin="6"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="298" pin=6"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="373" pin=8"/></net>

<net id="965"><net_src comp="958" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="969"><net_src comp="614" pin="6"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="972"><net_src comp="966" pin="1"/><net_sink comp="298" pin=8"/></net>

<net id="973"><net_src comp="966" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="336" pin=6"/></net>

<net id="975"><net_src comp="966" pin="1"/><net_sink comp="336" pin=8"/></net>

<net id="976"><net_src comp="966" pin="1"/><net_sink comp="389" pin=4"/></net>

<net id="977"><net_src comp="966" pin="1"/><net_sink comp="389" pin=6"/></net>

<net id="978"><net_src comp="966" pin="1"/><net_sink comp="389" pin=8"/></net>

<net id="985"><net_src comp="648" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="991"><net_src comp="663" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="996"><net_src comp="669" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1001"><net_src comp="726" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1006"><net_src comp="732" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1011"><net_src comp="209" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="1016"><net_src comp="216" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="147" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {9 10 11 12 }
 - Input state : 
	Port: find_and_swap_pivot : A | {1 2 3 4 8 9 10 11 }
	Port: find_and_swap_pivot : p_read | {2 }
	Port: find_and_swap_pivot : P_read_r | {2 }
	Port: find_and_swap_pivot : p_read1 | {2 }
	Port: find_and_swap_pivot : P12_read | {2 }
	Port: find_and_swap_pivot : p_read2 | {2 }
	Port: find_and_swap_pivot : P2_read | {2 }
	Port: find_and_swap_pivot : p_read3 | {2 }
	Port: find_and_swap_pivot : P3_read | {2 }
	Port: find_and_swap_pivot : k | {1 }
  - Chain level:
	State 1
		zext_ln28_1 : 1
		A_addr : 2
		dc : 3
		i : 1
		zext_ln29 : 2
		store_ln27 : 3
	State 2
		zext_ln28 : 1
		A_addr_2 : 2
		or_ln40 : 1
		zext_ln40 : 1
		A_addr_4 : 2
		or_ln40_1 : 1
		zext_ln40_1 : 1
		A_addr_6 : 2
		or_ln40_2 : 1
		zext_ln40_2 : 1
		A_addr_8 : 2
		data : 1
		trunc_ln313 : 2
		t : 3
		max_val : 4
		store_ln28 : 5
		store_ln27 : 1
	State 3
		trunc_ln29 : 1
		trunc_ln29_1 : 1
		trunc_ln29_2 : 1
		icmp_ln29 : 2
		br_ln29 : 3
		tmp_12 : 2
		zext_ln30 : 3
		A_addr_1 : 4
		dc_1 : 5
		add_ln29 : 1
		store_ln27 : 2
		icmp_ln36 : 1
		br_ln36 : 2
		tmp_16 : 2
		zext_ln41 : 3
		A_addr_3 : 4
		or_ln41 : 3
		zext_ln41_1 : 3
		A_addr_5 : 4
		A_load : 5
		A_load_2 : 5
		tmp_17 : 2
	State 4
	State 5
		trunc_ln313_1 : 1
		trunc_ln30 : 1
		t_1 : 2
		max_val_2 : 3
		tmp_13 : 1
		icmp_ln30 : 2
		icmp_ln30_1 : 2
		tmp_15 : 4
	State 6
		tmp_14 : 1
		trunc_ln30_1 : 1
		icmp_ln30_2 : 2
		icmp_ln30_3 : 2
		or_ln30_1 : 3
		and_ln30 : 3
		and_ln30_1 : 3
		pivot_5 : 3
		max_val_3 : 3
	State 7
	State 8
		A_addr_7 : 1
		A_addr_9 : 1
		A_load_4 : 2
		A_load_6 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
		write_flag4_2 : 1
		P12_2 : 1
		write_flag8_2 : 1
		P210_2 : 1
		write_flag12_2 : 1
		write_flag_1 : 1
		P3_2 : 1
		mrv_sel16 : 2
		mrv_sel19 : 2
		mrv_sel22 : 2
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln44 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln29_fu_546    |    0    |    39   |
|          |    icmp_ln36_fu_575    |    0    |    39   |
|   icmp   |    icmp_ln30_fu_663    |    0    |    15   |
|          |   icmp_ln30_1_fu_669   |    0    |    30   |
|          |   icmp_ln30_2_fu_696   |    0    |    15   |
|          |   icmp_ln30_3_fu_702   |    0    |    30   |
|----------|------------------------|---------|---------|
|          |     pivot_5_fu_726     |    0    |    32   |
|          |    max_val_3_fu_732    |    0    |    32   |
|  select  |    mrv_sel16_fu_766    |    0    |    32   |
|          |    mrv_sel19_fu_773    |    0    |    32   |
|          |    mrv_sel22_fu_780    |    0    |    32   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_435        |    0    |    10   |
|          |     add_ln29_fu_564    |    0    |    40   |
|----------|------------------------|---------|---------|
|    mux   |       tmpP_fu_604      |    0    |    20   |
|          |      tmp_17_fu_614     |    0    |    20   |
|----------|------------------------|---------|---------|
|          |     or_ln40_fu_465     |    0    |    0    |
|          |    or_ln40_1_fu_476    |    0    |    0    |
|          |    or_ln40_2_fu_487    |    0    |    0    |
|    or    |     or_ln41_fu_593     |    0    |    0    |
|          |     or_ln30_fu_692     |    0    |    2    |
|          |    or_ln30_1_fu_708    |    0    |    2    |
|          |    or_ln41_1_fu_746    |    0    |    0    |
|          |    or_ln41_2_fu_756    |    0    |    0    |
|----------|------------------------|---------|---------|
|    and   |     and_ln30_fu_714    |    0    |    2    |
|          |    and_ln30_1_fu_720   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    k_read_read_fu_86   |    0    |    0    |
|          |  P3_read_1_read_fu_92  |    0    |    0    |
|          |  p_read_17_read_fu_98  |    0    |    0    |
|          |  P2_read_1_read_fu_104 |    0    |    0    |
|   read   |  p_read_18_read_fu_110 |    0    |    0    |
|          | P12_read_1_read_fu_116 |    0    |    0    |
|          |  p_read_19_read_fu_122 |    0    |    0    |
|          |  P_read_1_read_fu_128  |    0    |    0    |
|          |  p_read21_read_fu_134  |    0    |    0    |
|----------|------------------------|---------|---------|
|   fcmp   |       grp_fu_402       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      k_cast_fu_418     |    0    |    0    |
|          |   zext_ln28_1_fu_430   |    0    |    0    |
|          |    zext_ln29_fu_441    |    0    |    0    |
|          |     k_cast1_fu_450     |    0    |    0    |
|          |    zext_ln28_fu_460    |    0    |    0    |
|          |    zext_ln40_fu_471    |    0    |    0    |
|   zext   |   zext_ln40_1_fu_482   |    0    |    0    |
|          |   zext_ln40_2_fu_493   |    0    |    0    |
|          |    zext_ln30_fu_559    |    0    |    0    |
|          |    zext_ln41_fu_588    |    0    |    0    |
|          |   zext_ln41_1_fu_599   |    0    |    0    |
|          |   zext_ln41_2_fu_751   |    0    |    0    |
|          |   zext_ln41_3_fu_761   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_s_fu_422      |    0    |    0    |
|          |      tmp_11_fu_453     |    0    |    0    |
|bitconcatenate|        t_fu_506        |    0    |    0    |
|          |      tmp_12_fu_552     |    0    |    0    |
|          |      tmp_16_fu_580     |    0    |    0    |
|          |       t_1_fu_640       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln313_fu_502   |    0    |    0    |
|          |    trunc_ln29_fu_534   |    0    |    0    |
|          |   trunc_ln29_1_fu_538  |    0    |    0    |
|   trunc  |   trunc_ln29_2_fu_542  |    0    |    0    |
|          |  trunc_ln313_1_fu_632  |    0    |    0    |
|          |    trunc_ln30_fu_636   |    0    |    0    |
|          |   trunc_ln30_1_fu_688  |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_13_fu_653     |    0    |    0    |
|          |      tmp_14_fu_678     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       mrv_fu_787       |    0    |    0    |
|insertvalue|      mrv_1_fu_793      |    0    |    0    |
|          |      mrv_2_fu_799      |    0    |    0    |
|          |      mrv_3_fu_805      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   426   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_931   |    4   |
|   A_addr_2_reg_896   |    4   |
|   A_addr_3_reg_946   |    4   |
|   A_addr_4_reg_901   |    4   |
|   A_addr_5_reg_952   |    4   |
|   A_addr_6_reg_906   |    4   |
|   A_addr_7_reg_1008  |    4   |
|   A_addr_8_reg_911   |    4   |
|   A_addr_9_reg_1013  |    4   |
|    A_addr_reg_840    |    4   |
|     P12_2_reg_294    |   32   |
|  P12_read_1_reg_867  |   32   |
|    P210_2_reg_332    |   32   |
|   P2_read_1_reg_856  |   32   |
|     P3_2_reg_385     |   32   |
|   P3_read_1_reg_845  |   32   |
|   P_read_1_reg_878   |   32   |
|  icmp_ln30_1_reg_993 |    1   |
|   icmp_ln30_reg_988  |    1   |
|   icmp_ln36_reg_936  |    1   |
|    k_cast1_reg_891   |   32   |
|    k_read_reg_832    |    2   |
|   max_val_1_reg_818  |   32   |
|   max_val_2_reg_982  |   32   |
|  max_val_3_reg_1003  |   32   |
|   p_read21_reg_883   |   32   |
|   p_read_17_reg_851  |   32   |
|   p_read_18_reg_862  |   32   |
|   p_read_19_reg_873  |   32   |
|    pivot_1_reg_825   |   33   |
|    pivot_5_reg_998   |   32   |
|     pivot_reg_811    |   32   |
|        reg_406       |   32   |
|        reg_412       |   32   |
|     tmpP_reg_958     |   32   |
|    tmp_16_reg_940    |    4   |
|    tmp_17_reg_966    |   32   |
| trunc_ln29_2_reg_923 |   32   |
|  trunc_ln29_reg_919  |    2   |
|write_flag12_0_reg_257|    1   |
|write_flag12_2_reg_349|    1   |
| write_flag4_0_reg_225|    1   |
| write_flag4_2_reg_273|    1   |
| write_flag8_0_reg_241|    1   |
| write_flag8_2_reg_311|    1   |
| write_flag_1_reg_370 |   32   |
+----------------------+--------+
|         Total        |   826  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_147   |  p0  |  11  |   4  |   44   ||    59   |
|    grp_access_fu_147   |  p2  |   7  |   0  |    0   ||    37   |
|  write_flag4_0_reg_225 |  p0  |   2  |   1  |    2   |
|  write_flag8_0_reg_241 |  p0  |   2  |   1  |    2   |
| write_flag12_0_reg_257 |  p0  |   2  |   1  |    2   |
|       grp_fu_402       |  p0  |   2  |  32  |   64   ||    9    |
|         reg_406        |  p0  |   2  |  32  |   64   ||    9    |
|         reg_412        |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   242  || 14.3742 ||   123   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   426  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   123  |
|  Register |    -   |   826  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   826  |   549  |
+-----------+--------+--------+--------+
