v 20070216 1
P 100 8200 400 8200 1 0 0
{
T 300 8250 5 8 1 1 0 6 1
pinnumber=11
T 300 8150 5 8 0 1 0 8 1
pinseq=11
T 450 8200 9 8 1 1 0 0 1
pinlabel=DPCLK1
T 450 8200 5 8 0 1 0 2 1
pintype=io
}
P 100 8000 400 8000 1 0 0
{
T 300 8050 5 8 1 1 0 6 1
pinnumber=12
T 300 7950 5 8 0 1 0 8 1
pinseq=12
T 450 8000 9 8 1 1 0 0 1
pinlabel=LVDS_20p
T 450 8000 5 8 0 1 0 2 1
pintype=io
}
P 100 7800 400 7800 1 0 0
{
T 300 7850 5 8 1 1 0 6 1
pinnumber=13
T 300 7750 5 8 0 1 0 8 1
pinseq=13
T 450 7800 9 8 1 1 0 0 1
pinlabel=LVDS_20n
T 450 7800 5 8 0 1 0 2 1
pintype=io
}
P 100 7600 400 7600 1 0 0
{
T 300 7650 5 8 1 1 0 6 1
pinnumber=14
T 300 7550 5 8 0 1 0 8 1
pinseq=14
T 450 7600 9 8 1 1 0 0 1
pinlabel=LVDS_19p
T 450 7600 5 8 0 1 0 2 1
pintype=io
}
P 100 7400 400 7400 1 0 0
{
T 300 7450 5 8 1 1 0 6 1
pinnumber=15
T 300 7350 5 8 0 1 0 8 1
pinseq=15
T 450 7400 9 8 1 1 0 0 1
pinlabel=LVDS_19n
T 450 7400 5 8 0 1 0 2 1
pintype=io
}
P 100 7200 400 7200 1 0 0
{
T 300 7250 5 8 1 1 0 6 1
pinnumber=16
T 300 7150 5 8 0 1 0 8 1
pinseq=16
T 450 7200 9 8 1 1 0 0 1
pinlabel=LVDS_18p
T 450 7200 5 8 0 1 0 2 1
pintype=io
}
P 100 7000 400 7000 1 0 0
{
T 300 7050 5 8 1 1 0 6 1
pinnumber=17
T 300 6950 5 8 0 1 0 8 1
pinseq=17
T 450 7000 9 8 1 1 0 0 1
pinlabel=LVDS_18n
T 450 7000 5 8 0 1 0 2 1
pintype=io
}
P 100 6800 400 6800 1 0 0
{
T 300 6850 5 8 1 1 0 6 1
pinnumber=18
T 300 6750 5 8 0 1 0 8 1
pinseq=18
T 450 6800 9 8 1 1 0 0 1
pinlabel=LVDS_17p
T 450 6800 5 8 0 1 0 2 1
pintype=io
}
P 100 6600 400 6600 1 0 0
{
T 300 6650 5 8 1 1 0 6 1
pinnumber=19
T 300 6550 5 8 0 1 0 8 1
pinseq=19
T 450 6600 9 8 1 1 0 0 1
pinlabel=LVDS_17n
T 450 6600 5 8 0 1 0 2 1
pintype=io
}
P 100 6400 400 6400 1 0 0
{
T 300 6450 5 8 1 1 0 6 1
pinnumber=20
T 300 6350 5 8 0 1 0 8 1
pinseq=20
T 450 6400 9 8 1 1 0 0 1
pinlabel=LVDS_16p
T 450 6400 5 8 0 1 0 2 1
pintype=io
}
P 100 6200 400 6200 1 0 0
{
T 300 6250 5 8 1 1 0 6 1
pinnumber=21
T 300 6150 5 8 0 1 0 8 1
pinseq=21
T 450 6200 9 8 1 1 0 0 1
pinlabel=LVDS_16n
T 450 6200 5 8 0 1 0 2 1
pintype=io
}
P 100 6000 400 6000 1 0 0
{
T 300 6050 5 8 1 1 0 6 1
pinnumber=22
T 300 5950 5 8 0 1 0 8 1
pinseq=22
T 450 6000 9 8 1 1 0 0 1
pinlabel=VCCIO_1
T 450 6000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 5800 400 5800 1 0 0
{
T 300 5850 5 8 1 1 0 6 1
pinnumber=23
T 300 5750 5 8 0 1 0 8 1
pinseq=23
T 450 5800 9 8 1 1 0 0 1
pinlabel=VREF_1B1
T 450 5800 5 8 0 1 0 2 1
pintype=io
}
P 100 5600 400 5600 1 0 0
{
T 300 5650 5 8 1 1 0 6 1
pinnumber=24
T 300 5550 5 8 0 1 0 8 1
pinseq=24
T 450 5600 9 8 1 1 0 0 1
pinlabel=nCSO
T 450 5600 5 8 0 1 0 2 1
pintype=io
}
P 100 5400 400 5400 1 0 0
{
T 300 5450 5 8 1 1 0 6 1
pinnumber=25
T 300 5350 5 8 0 1 0 8 1
pinseq=25
T 450 5400 9 8 1 1 0 0 1
pinlabel=DATA0
T 450 5400 5 8 0 1 0 2 1
pintype=io
}
P 100 5200 400 5200 1 0 0
{
T 300 5250 5 8 1 1 0 6 1
pinnumber=26
T 300 5150 5 8 0 1 0 8 1
pinseq=26
T 450 5200 9 8 1 1 0 0 1
pinlabel=nCONFIG
T 450 5200 5 8 0 1 0 2 1
pintype=io
}
P 100 5000 400 5000 1 0 0
{
T 300 5050 5 8 1 1 0 6 1
pinnumber=27
T 300 4950 5 8 0 1 0 8 1
pinseq=27
T 450 5000 9 8 1 1 0 0 1
pinlabel=VCCA_PLL1
T 450 5000 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4800 400 4800 1 0 0
{
T 300 4850 5 8 1 1 0 6 1
pinnumber=28
T 300 4750 5 8 0 1 0 8 1
pinseq=28
T 525 4800 9 8 1 1 0 0 1
pinlabel=LVDS_CLK_1p CLK0
T 525 4800 5 8 0 1 0 2 1
pintype=in
}
L 500 4800 400 4875 3 0 0 0 -1 -1
L 500 4800 400 4725 3 0 0 0 -1 -1
P 100 4600 400 4600 1 0 0
{
T 300 4650 5 8 1 1 0 6 1
pinnumber=29
T 300 4550 5 8 0 1 0 8 1
pinseq=29
T 525 4600 9 8 1 1 0 0 1
pinlabel=LVDS_CLK_1n CLK1
T 525 4600 5 8 0 1 0 2 1
pintype=in
}
L 500 4600 400 4675 3 0 0 0 -1 -1
L 500 4600 400 4525 3 0 0 0 -1 -1
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=30
T 300 4350 5 8 0 1 0 8 1
pinseq=30
T 450 4400 9 8 1 1 0 0 1
pinlabel=GNDA_PLL1
T 450 4400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4200 400 4200 1 0 0
{
T 300 4250 5 8 1 1 0 6 1
pinnumber=31
T 300 4150 5 8 0 1 0 8 1
pinseq=31
T 450 4200 9 8 1 1 0 0 1
pinlabel=GNDG_PLL1
T 450 4200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=32
T 300 3950 5 8 0 1 0 8 1
pinseq=32
T 450 4000 9 8 1 1 0 0 1
pinlabel=nCEO
T 450 4000 5 8 0 1 0 2 1
pintype=io
}
P 100 3800 400 3800 1 0 0
{
T 300 3850 5 8 1 1 0 6 1
pinnumber=33
T 300 3750 5 8 0 1 0 8 1
pinseq=33
T 450 3800 9 8 1 1 0 0 1
pinlabel=nCE
T 450 3800 5 8 0 1 0 2 1
pintype=io
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=34
T 300 3550 5 8 0 1 0 8 1
pinseq=34
T 450 3600 9 8 1 1 0 0 1
pinlabel=MSEL0
T 450 3600 5 8 0 1 0 2 1
pintype=in
}
P 100 3400 400 3400 1 0 0
{
T 300 3450 5 8 1 1 0 6 1
pinnumber=35
T 300 3350 5 8 0 1 0 8 1
pinseq=35
T 450 3400 9 8 1 1 0 0 1
pinlabel=MSEL1
T 450 3400 5 8 0 1 0 2 1
pintype=in
}
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=36
T 300 3150 5 8 0 1 0 8 1
pinseq=36
T 450 3200 9 8 1 1 0 0 1
pinlabel=DCLK
T 450 3200 5 8 0 1 0 2 1
pintype=io
}
P 100 3000 400 3000 1 0 0
{
T 300 3050 5 8 1 1 0 6 1
pinnumber=37
T 300 2950 5 8 0 1 0 8 1
pinseq=37
T 450 3000 9 8 1 1 0 0 1
pinlabel=ASDO
T 450 3000 5 8 0 1 0 2 1
pintype=io
}
P 100 2800 400 2800 1 0 0
{
T 300 2850 5 8 1 1 0 6 1
pinnumber=38
T 300 2750 5 8 0 1 0 8 1
pinseq=38
T 525 2800 9 8 1 1 0 0 1
pinlabel=PLL1_OUTp
T 525 2800 5 8 0 1 0 2 1
pintype=out
}
L 500 2800 400 2875 3 0 0 0 -1 -1
L 500 2800 400 2725 3 0 0 0 -1 -1
P 100 2600 400 2600 1 0 0
{
T 300 2650 5 8 1 1 0 6 1
pinnumber=39
T 300 2550 5 8 0 1 0 8 1
pinseq=39
T 450 2600 9 8 1 1 0 0 1
pinlabel=PLL1_OUTn
T 450 2600 5 8 0 1 0 2 1
pintype=io
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=40
T 300 2350 5 8 0 1 0 8 1
pinseq=40
T 450 2400 9 8 1 1 0 0 1
pinlabel=GND
T 450 2400 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2200 400 2200 1 0 0
{
T 300 2250 5 8 1 1 0 6 1
pinnumber=41
T 300 2150 5 8 0 1 0 8 1
pinseq=41
T 450 2200 9 8 1 1 0 0 1
pinlabel=LVDS_7n
T 450 2200 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=42
T 300 1950 5 8 0 1 0 8 1
pinseq=42
T 450 2000 9 8 1 1 0 0 1
pinlabel=LVDS_6p
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1800 400 1800 1 0 0
{
T 300 1850 5 8 1 1 0 6 1
pinnumber=43
T 300 1750 5 8 0 1 0 8 1
pinseq=43
T 450 1800 9 8 1 1 0 0 1
pinlabel=LVDS_6n
T 450 1800 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=44
T 300 1550 5 8 0 1 0 8 1
pinseq=44
T 450 1600 9 8 1 1 0 0 1
pinlabel=LVDS_5p
T 450 1600 5 8 0 1 0 2 1
pintype=io
}
P 100 1400 400 1400 1 0 0
{
T 300 1450 5 8 1 1 0 6 1
pinnumber=45
T 300 1350 5 8 0 1 0 8 1
pinseq=45
T 450 1400 9 8 1 1 0 0 1
pinlabel=LVDS_5n
T 450 1400 5 8 0 1 0 2 1
pintype=io
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=46
T 300 1150 5 8 0 1 0 8 1
pinseq=46
T 450 1200 9 8 1 1 0 0 1
pinlabel=LVDS_4p
T 450 1200 5 8 0 1 0 2 1
pintype=io
}
P 100 1000 400 1000 1 0 0
{
T 300 1050 5 8 1 1 0 6 1
pinnumber=47
T 300 950 5 8 0 1 0 8 1
pinseq=47
T 450 1000 9 8 1 1 0 0 1
pinlabel=LVDS_4n
T 450 1000 5 8 0 1 0 2 1
pintype=io
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=48
T 300 750 5 8 0 1 0 8 1
pinseq=48
T 450 800 9 8 1 1 0 0 1
pinlabel=LVDS_3p
T 450 800 5 8 0 1 0 2 1
pintype=io
}
P 100 600 400 600 1 0 0
{
T 300 650 5 8 1 1 0 6 1
pinnumber=49
T 300 550 5 8 0 1 0 8 1
pinseq=49
T 450 600 9 8 1 1 0 0 1
pinlabel=LVDS_3n
T 450 600 5 8 0 1 0 2 1
pintype=io
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=50
T 300 350 5 8 0 1 0 8 1
pinseq=50
T 450 400 9 8 1 1 0 0 1
pinlabel=DPCLK0
T 450 400 5 8 0 1 0 2 1
pintype=io
}
B 400 200 1800 8300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 700 8600 8 10 1 1 0 6 1
refdes=U?
T -3700 2300 9 10 1 0 0 0 1

T 400 16800 5 10 0 0 0 0 1
device=EP1C12Q240
T 400 17000 5 10 0 0 0 0 1
footprint=PQFP-240
T 400 17200 5 10 0 0 0 0 1
author=Paul Pham
T 400 17400 5 10 0 0 0 0 1
documentation=
T 400 17600 5 10 0 0 0 0 1
description="Altera Cyclone FPGA EP1C12, Package PQFP-240, Westside"
T 400 17800 5 10 0 0 0 0 1
numslots=0
T 2600 3000 9 24 1 0 90 0 1
West Coast
P 2500 8200 2200 8200 1 0 0
{
T 2300 8250 5 8 1 1 0 0 1
pinnumber=1
T 2300 8150 5 8 0 1 0 2 1
pinseq=1
T 2150 8200 5 8 1 1 0 6 1
pinlabel=LVDS_23p
T 2150 8200 5 8 0 1 0 8 1
pintype=io
}
P 2500 8000 2200 8000 1 0 0
{
T 2300 8050 5 8 1 1 0 0 1
pinnumber=2
T 2300 7950 5 8 0 1 0 2 1
pinseq=2
T 2150 8000 5 8 1 1 0 6 1
pinlabel=LVDS_23n
T 2150 8000 5 8 0 1 0 8 1
pintype=io
}
P 2500 7800 2200 7800 1 0 0
{
T 2300 7850 5 8 1 1 0 0 1
pinnumber=3
T 2300 7750 5 8 0 1 0 2 1
pinseq=3
T 2150 7800 5 8 1 1 0 6 1
pinlabel=LVDS_22p
T 2150 7800 5 8 0 1 0 8 1
pintype=io
}
P 2500 7600 2200 7600 1 0 0
{
T 2300 7650 5 8 1 1 0 0 1
pinnumber=4
T 2300 7550 5 8 0 1 0 2 1
pinseq=4
T 2150 7600 5 8 1 1 0 6 1
pinlabel=LVDS_22n
T 2150 7600 5 8 0 1 0 8 1
pintype=io
}
P 2500 7400 2200 7400 1 0 0
{
T 2300 7450 5 8 1 1 0 0 1
pinnumber=5
T 2300 7350 5 8 0 1 0 2 1
pinseq=5
T 2150 7400 5 8 1 1 0 6 1
pinlabel=VREF_0B1
T 2150 7400 5 8 0 1 0 8 1
pintype=io
}
P 2500 7200 2200 7200 1 0 0
{
T 2300 7250 5 8 1 1 0 0 1
pinnumber=6
T 2300 7150 5 8 0 1 0 2 1
pinseq=6
T 2150 7200 5 8 0 1 0 6 1
pinlabel=
T 2150 7200 5 8 0 1 0 8 1
pintype=io
}
P 2500 7000 2200 7000 1 0 0
{
T 2300 7050 5 8 1 1 0 0 1
pinnumber=7
T 2300 6950 5 8 0 1 0 2 1
pinseq=7
T 2150 7000 5 8 1 1 0 6 1
pinlabel=LVDS_21p
T 2150 7000 5 8 0 1 0 8 1
pintype=io
}
P 2500 6800 2200 6800 1 0 0
{
T 2300 6850 5 8 1 1 0 0 1
pinnumber=8
T 2300 6750 5 8 0 1 0 2 1
pinseq=8
T 2150 6800 5 8 1 1 0 6 1
pinlabel=LVDS_21n
T 2150 6800 5 8 0 1 0 8 1
pintype=io
}
P 2500 6600 2200 6600 1 0 0
{
T 2300 6650 5 8 1 1 0 0 1
pinnumber=9
T 2300 6550 5 8 0 1 0 2 1
pinseq=9
T 2150 6600 5 8 1 1 0 6 1
pinlabel=VCCIO_1
T 2150 6600 5 8 0 1 0 8 1
pintype=pwr
}
P 2500 6400 2200 6400 1 0 0
{
T 2300 6450 5 8 1 1 0 0 1
pinnumber=10
T 2300 6350 5 8 0 1 0 2 1
pinseq=10
T 2150 6400 5 8 1 1 0 6 1
pinlabel=GND
T 2150 6400 5 8 0 1 0 8 1
pintype=pwr
}
T 300 11100 9 10 1 0 0 0 1

P 2500 2200 2200 2200 1 0 0
{
T 2300 2250 5 8 1 1 0 0 1
pinnumber=51
T 2300 2150 5 8 0 1 0 2 1
pinseq=51
T 2150 2200 5 8 1 1 0 6 1
pinlabel=VCCIO_1
T 2150 2200 5 8 0 1 0 8 1
pintype=pwr
}
P 2500 2000 2200 2000 1 0 0
{
T 2300 2050 5 8 1 1 0 0 1
pinnumber=52
T 2300 1950 5 8 0 1 0 2 1
pinseq=52
T 2150 2000 5 8 1 1 0 6 1
pinlabel=GND
T 2150 2000 5 8 0 1 0 8 1
pintype=pwr
}
P 2500 1800 2200 1800 1 0 0
{
T 2300 1850 5 8 1 1 0 0 1
pinnumber=53
T 2300 1750 5 8 0 1 0 2 1
pinseq=53
T 2150 1800 5 8 1 1 0 6 1
pinlabel=LVDS_2p
T 2150 1800 5 8 0 1 0 8 1
pintype=io
}
P 2500 1600 2200 1600 1 0 0
{
T 2300 1650 5 8 1 1 0 0 1
pinnumber=54
T 2300 1550 5 8 0 1 0 2 1
pinseq=54
T 2150 1600 5 8 1 1 0 6 1
pinlabel=LVDS_2n
T 2150 1600 5 8 0 1 0 8 1
pintype=io
}
P 2500 1400 2200 1400 1 0 0
{
T 2300 1450 5 8 1 1 0 0 1
pinnumber=55
T 2300 1350 5 8 0 1 0 2 1
pinseq=55
T 2150 1400 5 8 1 1 0 6 1
pinlabel=VREF_2B1
T 2150 1400 5 8 0 1 0 8 1
pintype=io
}
P 2500 1200 2200 1200 1 0 0
{
T 2300 1250 5 8 1 1 0 0 1
pinnumber=56
T 2300 1150 5 8 0 1 0 2 1
pinseq=56
T 2150 1200 5 8 0 1 0 6 1
pinlabel=
T 2150 1200 5 8 0 1 0 8 1
pintype=io
}
P 2500 1000 2200 1000 1 0 0
{
T 2300 1050 5 8 1 1 0 0 1
pinnumber=57
T 2300 950 5 8 0 1 0 2 1
pinseq=57
T 2150 1000 5 8 1 1 0 6 1
pinlabel=LVDS_1p
T 2150 1000 5 8 0 1 0 8 1
pintype=io
}
P 2500 800 2200 800 1 0 0
{
T 2300 850 5 8 1 1 0 0 1
pinnumber=58
T 2300 750 5 8 0 1 0 2 1
pinseq=58
T 2150 800 5 8 1 1 0 6 1
pinlabel=LVDS_1n
T 2150 800 5 8 0 1 0 8 1
pintype=io
}
P 2500 600 2200 600 1 0 0
{
T 2300 650 5 8 1 1 0 0 1
pinnumber=59
T 2300 550 5 8 0 1 0 2 1
pinseq=59
T 2150 600 5 8 1 1 0 6 1
pinlabel=LVDS_0p
T 2150 600 5 8 0 1 0 8 1
pintype=io
}
P 2500 400 2200 400 1 0 0
{
T 2300 450 5 8 1 1 0 0 1
pinnumber=60
T 2300 350 5 8 0 1 0 2 1
pinseq=60
T 2150 400 5 8 1 1 0 6 1
pinlabel=LVDS_0n
T 2150 400 5 8 0 1 0 8 1
pintype=io
}
T -600 3700 9 10 1 0 0 0 1

T 400 0 8 10 1 1 0 0 1
value=EP1C12Q240
