INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/b/b.srcs/sources_1/new/b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/b/b.srcs/sim_1/new/b_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/orithu/b/b.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
