TimeQuest Timing Analyzer report for DE2_115_Final
Thu Dec 05 01:12:43 2013
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. MTBF Summary
 36. Synchronizer Summary
 37. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 58. Slow 1200mV 0C Model Fmax Summary
 59. Slow 1200mV 0C Model Setup Summary
 60. Slow 1200mV 0C Model Hold Summary
 61. Slow 1200mV 0C Model Recovery Summary
 62. Slow 1200mV 0C Model Removal Summary
 63. Slow 1200mV 0C Model Minimum Pulse Width Summary
 64. Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 66. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 67. Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 69. Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 70. Slow 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 72. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. MTBF Summary
 87. Synchronizer Summary
 88. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
109. Fast 1200mV 0C Model Setup Summary
110. Fast 1200mV 0C Model Hold Summary
111. Fast 1200mV 0C Model Recovery Summary
112. Fast 1200mV 0C Model Removal Summary
113. Fast 1200mV 0C Model Minimum Pulse Width Summary
114. Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
116. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
117. Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
119. Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
120. Fast 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
122. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
123. Fast 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
128. Setup Times
129. Hold Times
130. Clock to Output Times
131. Minimum Clock to Output Times
132. Output Enable Times
133. Minimum Output Enable Times
134. Output Disable Times
135. Minimum Output Disable Times
136. MTBF Summary
137. Synchronizer Summary
138. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
159. Multicorner Timing Analysis Summary
160. Setup Times
161. Hold Times
162. Clock to Output Times
163. Minimum Clock to Output Times
164. Board Trace Model Assignments
165. Input Transition Times
166. Signal Integrity Metrics (Slow 1200mv 0c Model)
167. Signal Integrity Metrics (Slow 1200mv 85c Model)
168. Signal Integrity Metrics (Fast 1200mv 0c Model)
169. Setup Transfers
170. Hold Transfers
171. Recovery Transfers
172. Removal Transfers
173. Report TCCS
174. Report RSKM
175. Unconstrained Paths
176. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_115_Final                                                     ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; DE2_115_Final.sdc ; OK     ; Thu Dec 05 01:12:31 2013 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; altera_reserved_tck                                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { altera_reserved_tck }                                                   ;
; CLOCK_50                                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK_50 }                                                              ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 71.64 MHz  ; 71.64 MHz       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 97.37 MHz  ; 97.37 MHz       ; altera_reserved_tck                                                   ;      ;
; 140.31 MHz ; 140.31 MHz      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.041  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 32.873 ; 0.000         ;
; altera_reserved_tck                                                   ; 44.865 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.268 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.402 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.404 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.165  ; 0.000         ;
; altera_reserved_tck                                                   ; 47.705 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 1.203 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.002 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.614  ; 0.000         ;
; CLOCK_50                                                              ; 9.819  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.709 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.549 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                           ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.041 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot                 ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.863     ;
; 6.114 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 13.806     ;
; 6.152 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done                ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.752     ;
; 6.225 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done                ; nios2:inst|nios2_nios2:nios2|M_pipe_flush                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 13.695     ;
; 6.269 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot                 ; nios2:inst|nios2_nios2:nios2|M_estatus_reg_pie                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.645     ;
; 6.317 ; nios2:inst|nios2_nios2:nios2|M_ctrl_mul_lsw                   ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 13.587     ;
; 6.380 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done                ; nios2:inst|nios2_nios2:nios2|M_estatus_reg_pie                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.534     ;
; 6.390 ; nios2:inst|nios2_nios2:nios2|M_ctrl_mul_lsw                   ; nios2:inst|nios2_nios2:nios2|M_pipe_flush                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 13.530     ;
; 6.545 ; nios2:inst|nios2_nios2:nios2|M_ctrl_mul_lsw                   ; nios2:inst|nios2_nios2:nios2|M_estatus_reg_pie                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.369     ;
; 6.624 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot                 ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.290     ;
; 6.702 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 3.179      ;
; 6.702 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]                  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 3.184      ;
; 6.735 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done                ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.179     ;
; 6.752 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 3.126      ;
; 6.834 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[18]                  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.048      ;
; 6.840 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]                   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.045      ;
; 6.900 ; nios2:inst|nios2_nios2:nios2|M_ctrl_mul_lsw                   ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 13.014     ;
; 6.912 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.969      ;
; 6.933 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]                   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.946      ;
; 6.964 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.917      ;
; 6.975 ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1] ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a149~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 13.279     ;
; 6.983 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.901      ;
; 6.986 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.898      ;
; 6.997 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]                  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.889      ;
; 7.006 ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1] ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a168~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 13.244     ;
; 7.006 ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1] ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a127~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.220      ; 13.252     ;
; 7.008 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]                      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.873      ;
; 7.022 ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1] ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a245~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 13.241     ;
; 7.061 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[29]                  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.812      ;
; 7.072 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_ctrl_jmp_direct                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.848     ;
; 7.072 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[20]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.848     ;
; 7.072 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[19]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.848     ;
; 7.072 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[19]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.848     ;
; 7.072 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[20]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.848     ;
; 7.081 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[1]                   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 2.788      ;
; 7.101 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_ctrl_jmp_direct                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.821     ;
; 7.101 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[20]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.821     ;
; 7.101 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[19]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.821     ;
; 7.101 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[19]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.821     ;
; 7.101 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[20]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.821     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_dst_regnum[4]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|D_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush_waddr[10]                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|F_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|W_dst_regnum[4]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|D_pc[14]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|F_pc[14]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_iw[9]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_pc[3]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush_waddr[3]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_pc[7]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush_waddr[7]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|F_pc[7]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.103 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|D_pc[7]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.818     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[8]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.810     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|W_wr_data[8]                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.810     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[0]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.810     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[0]                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.810     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[8]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 12.810     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|E_ctrl_jmp_direct                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.811     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[20]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.811     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[19]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.811     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[19]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.811     ;
; 7.109 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[20]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.811     ;
; 7.114 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[25]                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 12.798     ;
; 7.114 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[25]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 12.798     ;
; 7.114 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[25]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 12.798     ;
; 7.114 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[27]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 12.798     ;
; 7.119 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]                  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.763      ;
; 7.126 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]                  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 2.746      ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|M_dst_regnum[4]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|D_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush_waddr[10]                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|F_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|W_dst_regnum[4]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|D_pc[14]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|F_pc[14]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_iw[9]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_pc[3]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush_waddr[3]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_pc[7]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush_waddr[7]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|F_pc[7]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.132 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|D_pc[7]                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.791     ;
; 7.133 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[26]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.780     ;
; 7.133 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[24]                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.780     ;
; 7.133 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[24]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.780     ;
; 7.133 ; nios2:inst|nios2_nios2:nios2|M_alu_result[19]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[24]                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 12.780     ;
; 7.137 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot                 ; nios2:inst|nios2_nios2:nios2|M_status_reg_pie                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 12.777     ;
; 7.138 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_src2_imm[8]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.783     ;
; 7.138 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|W_wr_data[8]                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.783     ;
; 7.138 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[0]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.783     ;
; 7.138 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|M_st_data[0]                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.783     ;
; 7.138 ; nios2:inst|nios2_nios2:nios2|M_alu_result[17]                 ; nios2:inst|nios2_nios2:nios2|E_src2_prelim[8]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.783     ;
; 7.140 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|M_dst_regnum[4]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.781     ;
; 7.140 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|D_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.781     ;
; 7.140 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|E_pc[10]                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.781     ;
; 7.140 ; nios2:inst|nios2_nios2:nios2|M_alu_result[10]                 ; nios2:inst|nios2_nios2:nios2|M_pipe_flush_waddr[10]                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.781     ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 32.873 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 6.755      ;
; 33.646 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.981      ;
; 33.647 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.980      ;
; 33.660 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.967      ;
; 33.763 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.865      ;
; 33.837 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.790      ;
; 33.864 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 5.769      ;
; 33.864 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 5.769      ;
; 33.864 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 5.769      ;
; 33.864 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.365     ; 5.769      ;
; 33.902 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.725      ;
; 34.104 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.523      ;
; 34.104 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.523      ;
; 34.104 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.523      ;
; 34.104 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.523      ;
; 34.104 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.523      ;
; 34.208 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.419      ;
; 34.258 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.370      ;
; 34.258 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.370      ;
; 34.258 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.370      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.486      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.437 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.483      ;
; 34.449 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.515      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.558 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.362      ;
; 34.567 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 5.060      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.576 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.344      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.316      ;
; 34.647 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 5.267      ;
; 34.694 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.371     ; 4.933      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.716 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.204      ;
; 34.764 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.374     ; 4.860      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.779 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.141      ;
; 34.841 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.079      ;
; 34.841 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.079      ;
; 34.841 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.079      ;
; 34.841 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.079      ;
; 34.841 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.078     ; 5.079      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.865 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.292      ;
; 44.938 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.219      ;
; 45.216 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.943      ;
; 45.311 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.125      ; 4.812      ;
; 45.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 4.655      ;
; 46.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.882      ;
; 46.293 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 3.866      ;
; 46.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 3.737      ;
; 46.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.533      ;
; 46.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.366      ;
; 46.953 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.196      ;
; 47.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.038      ;
; 47.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.872      ;
; 47.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.753      ;
; 47.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.538      ;
; 47.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.384      ;
; 47.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.344      ;
; 47.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 2.311      ;
; 47.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.186      ;
; 48.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.942      ;
; 48.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 1.801      ;
; 48.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.755      ;
; 49.189 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 0.971      ;
; 94.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.576      ;
; 94.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.308      ;
; 94.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.304      ;
; 94.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.301      ;
; 94.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.254      ;
; 94.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.136      ;
; 94.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.136      ;
; 94.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.093      ;
; 94.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.092      ;
; 94.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.090      ;
; 94.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.088      ;
; 94.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.086      ;
; 94.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.085      ;
; 94.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.084      ;
; 94.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.083      ;
; 94.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.024      ;
; 94.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.006      ;
; 94.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.002      ;
; 94.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.999      ;
; 94.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.001      ;
; 94.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.001      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 94.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.955      ;
; 95.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.907      ;
; 95.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.903      ;
; 95.007 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.900      ;
; 95.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.889      ;
; 95.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.889      ;
; 95.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.888      ;
; 95.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.888      ;
; 95.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.853      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.843      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.838      ;
; 95.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.768      ;
; 95.138 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.767      ;
; 95.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.738      ;
; 95.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.710      ;
; 95.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.695      ;
; 95.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.682      ;
; 95.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.682      ;
; 95.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.682      ;
; 95.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.682      ;
; 95.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.671      ;
; 95.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.649      ;
; 95.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.670      ;
; 95.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.670      ;
; 95.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.670      ;
; 95.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.670      ;
; 95.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.670      ;
; 95.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.640      ;
; 95.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.611      ;
; 95.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.633      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.268 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[16]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.930      ;
; 0.313 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[27]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.975      ;
; 0.324 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[5]                                                                                                                                           ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.997      ;
; 0.333 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.003      ;
; 0.334 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_x_position[3]                                                                                                                                           ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 0.998      ;
; 0.341 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[3]                                                                                                                                           ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.005      ;
; 0.342 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.345 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[6]                                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.003      ;
; 0.346 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.016      ;
; 0.348 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[0]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.006      ;
; 0.349 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[4]                                                                                                                                           ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.013      ;
; 0.354 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                        ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.013      ;
; 0.356 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[4]                                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.014      ;
; 0.360 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.024      ;
; 0.362 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[1]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.020      ;
; 0.364 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.034      ;
; 0.365 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]         ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 0.952      ;
; 0.365 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]         ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 0.952      ;
; 0.367 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[0]                                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.025      ;
; 0.370 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]         ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 0.957      ;
; 0.373 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.037      ;
; 0.373 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[6]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.031      ;
; 0.377 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.047      ;
; 0.380 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[3]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.038      ;
; 0.385 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[10]                                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.047      ;
; 0.386 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                                ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.056      ;
; 0.388 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.051      ;
; 0.389 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[3]                                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.047      ;
; 0.391 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[1]                                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.049      ;
; 0.391 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.054      ;
; 0.394 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.058      ;
; 0.394 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                        ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.053      ;
; 0.399 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]         ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 0.986      ;
; 0.399 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]               ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.062      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                     ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                               ; nios2:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                   ; nios2:inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[1]                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|ic_fill_line[1]                                                                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios2:inst|nios2_nios2:nios2|i_read~reg0                                                                                                                                                                 ; nios2:inst|nios2_nios2:nios2|i_read~reg0                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                            ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                        ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                         ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                              ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                      ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                      ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                      ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|write                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|write                                                                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|read                                                                                                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|read                                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|avalon_ociram_readdata_ready                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                              ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_COMMAND                                                                                                         ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_COMMAND                                                                                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_RESPONSE                                                                                                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_RESPONSE                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                     ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                     ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                               ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                    ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_REQUEST                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                             ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY     ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_PROCESSING_DELAY                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0] ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[0]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                     ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                     ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][7]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][7]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                    ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][9]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][9]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_TOGGLE_CLOCK_FREQUENCY                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                         ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                              ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                      ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                        ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                     ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.434 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.699      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[13]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.707      ;
; 0.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.450 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.455 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.721      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.723      ;
; 0.459 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.725      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.733      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.822      ;
; 0.560 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.826      ;
; 0.564 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.830      ;
; 0.564 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.830      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.422 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.687      ;
; 0.424 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.688      ;
; 0.429 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.693      ;
; 0.430 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.025      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.699      ;
; 0.444 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.709      ;
; 0.450 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.043      ;
; 0.452 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.716      ;
; 0.460 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.053      ;
; 0.471 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.736      ;
; 0.472 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.737      ;
; 0.477 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.742      ;
; 0.477 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.070      ;
; 0.482 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 1.075      ;
; 0.555 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.820      ;
; 0.556 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.556 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.821      ;
; 0.557 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.821      ;
; 0.567 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.832      ;
; 0.588 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.853      ;
; 0.600 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.869      ;
; 0.617 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.880      ;
; 0.638 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.903      ;
; 0.645 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.911      ;
; 0.651 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.915      ;
; 0.654 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.918      ;
; 0.656 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.920      ;
; 0.660 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.929      ;
; 0.667 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.931      ;
; 0.668 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.932      ;
; 0.673 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.937      ;
; 0.673 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.937      ;
; 0.674 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.938      ;
; 0.678 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.942      ;
; 0.680 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.945      ;
; 0.680 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.945      ;
; 0.682 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.947      ;
; 0.684 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.949      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.165  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.715      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 6.692      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.198  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 6.695      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 3.199  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.697      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.738 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 6.821      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.739 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.218     ; 6.819      ;
; 12.743 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[9]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.192      ;
; 12.743 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[9]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.192      ;
; 12.756 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[26]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 7.163      ;
; 12.756 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[10]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 7.163      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.470      ;
; 47.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 2.470      ;
; 48.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 1.821      ;
; 96.449 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.469      ;
; 96.449 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.469      ;
; 96.449 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.469      ;
; 96.449 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.469      ;
; 96.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.006      ;
; 97.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.816      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.743      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.743      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.743      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.743      ;
; 97.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.739      ;
; 97.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.745      ;
; 97.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.745      ;
; 97.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.745      ;
; 97.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.745      ;
; 97.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.745      ;
; 97.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.661      ;
; 97.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.661      ;
; 97.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.661      ;
; 97.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.661      ;
; 97.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.661      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.588      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.588      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.588      ;
; 97.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.588      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.470      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.470      ;
; 97.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.470      ;
; 97.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.435      ;
; 97.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.435      ;
; 97.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.435      ;
; 97.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.435      ;
; 97.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.435      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.379      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.196      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.188      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.150      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.124      ;
; 97.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.097      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.470      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.746      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.779      ;
; 1.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.960      ;
; 1.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.960      ;
; 1.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.960      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.999      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.009      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.041      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.054      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 1.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.260      ;
; 2.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.319      ;
; 2.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.319      ;
; 2.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.319      ;
; 2.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.319      ;
; 2.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.319      ;
; 2.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.349      ;
; 2.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.349      ;
; 2.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.349      ;
; 2.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.475      ;
; 2.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.475      ;
; 2.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.475      ;
; 2.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.475      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.539      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.539      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.539      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.539      ;
; 2.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.539      ;
; 2.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.567      ;
; 2.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.588      ;
; 2.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.588      ;
; 2.317 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.588      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[32]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[33]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[34]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_READ_FIRST_WORD                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_READ_SECOND_WORD                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_RECEIVE_FIRST_WORD                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_RECEIVE_SECOND_WORD                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[5]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WR_READ_FIRST_WORD                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WR_READ_FIRST_WORD_DELAY                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WRITE_FIRST_WORD                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_byteenable[2]                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_byteenable[3]                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WRITE_FIRST_BYTE                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WRITE_SECOND_WORD                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_byteenable[0]                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_byteenable[1]                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[23]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[7]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[6]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[22]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[5]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[21]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[4]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[20]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[3]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[19]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[2]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[18]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[1]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[17]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[0]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[16]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[96]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[97]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[98]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[99]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[101] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[102] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[103] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|argument_reg[3]                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.335      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|argument_reg[0]                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.335      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|argument_reg[1]                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.335      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|argument_reg[2]                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|argument_reg[4]                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 4.334      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|argument_reg[5]                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.335      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[0]                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.335      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[32]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[96]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WR_READ_SECOND_WORD                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WR_READ_SECOND_WORD_DELAY                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WRITE_SECOND_BYTE                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 4.337      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_RELEASE                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 4.338      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[3]                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.335      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[99]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[97]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.002 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[33]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.141      ; 4.329      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.348      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.348      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 4.347      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 4.347      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 4.348      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 4.347      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|command_ID_reg[1]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 4.328      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|command_ID_reg[3]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 4.328      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[37]    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 4.327      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|command_ID_reg[4]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 4.328      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|command_ID_reg[2]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.139      ; 4.328      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[6]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[4]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[3]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[2]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[1]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[0]                                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[31]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[15]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[14]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[30]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[29]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[13]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[28]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[12]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[11]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[27]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 4.336      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[10]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[26]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[25]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[9]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[8]                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|buffer_data_in_reg[24]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 4.337      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[0]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 4.326      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[1]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 4.326      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[2]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 4.326      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[3]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 4.326      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[4]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 4.326      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[5]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 4.326      ;
; 4.003 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[6]     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 4.326      ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.614 ; 9.965        ; 0.351          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.666 ; 10.017       ; 0.351          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.549 ; 49.769       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ;
; 49.549 ; 49.769       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                 ;
; 49.549 ; 49.769       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[13]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[14]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37]                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[3]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[6]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                               ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                            ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                       ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.046  ; 4.200  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 9.852  ; 9.982  ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.275  ; 6.881  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.846  ; 6.375  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.633  ; 6.149  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.792  ; 6.352  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.638  ; 6.151  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.907  ; 6.456  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.715  ; 6.252  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 5.629  ; 6.148  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.161  ; 6.732  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.021  ; 6.581  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 6.228  ; 6.763  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 5.737  ; 6.260  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.814  ; 6.357  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.275  ; 6.881  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 5.838  ; 6.383  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 6.186  ; 6.766  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.093  ; 6.634  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 10.658 ; 11.088 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.121  ; 5.604  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.492  ; 7.110  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.337  ; 6.985  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.492  ; 7.110  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.887  ; 6.487  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.154  ; 6.773  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.087  ; 6.687  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.149  ; 6.724  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.951  ; 6.556  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.329  ; 6.985  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.762  ; 6.279  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.808  ; 6.363  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.714  ; 6.233  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.130  ; 6.633  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.108  ; 6.661  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.145  ; 6.763  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.356  ; 6.947  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.125  ; 6.711  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.003 ; -0.136 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.785 ; -2.954 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -4.762 ; -5.255 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -4.949 ; -5.443 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -4.767 ; -5.256 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -4.919 ; -5.450 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -4.774 ; -5.260 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -4.972 ; -5.478 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -4.846 ; -5.356 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -4.762 ; -5.255 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -5.272 ; -5.816 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -5.138 ; -5.669 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -5.283 ; -5.780 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -4.866 ; -5.363 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -4.940 ; -5.457 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -5.384 ; -5.961 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -4.966 ; -5.485 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -5.297 ; -5.849 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -5.207 ; -5.721 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.808 ; -5.355 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -4.271 ; -4.725 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.859 ; -5.361 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -5.452 ; -6.082 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -5.600 ; -6.203 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -5.020 ; -5.605 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -5.275 ; -5.878 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -5.209 ; -5.795 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -5.270 ; -5.831 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -5.082 ; -5.673 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -5.445 ; -6.083 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.907 ; -5.407 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.949 ; -5.485 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.859 ; -5.361 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -5.257 ; -5.743 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -5.238 ; -5.773 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -5.269 ; -5.870 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -5.468 ; -6.044 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -5.250 ; -5.820 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.893 ; 14.441 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 7.745  ; 7.639  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.527  ; 6.550  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.086  ; 7.027  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.664  ; 6.701  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.745  ; 7.639  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 7.052  ; 7.023  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 7.356  ; 7.213  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.104  ; 6.129  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 5.864  ; 5.806  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.443  ; 6.356  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 11.154 ; 10.614 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 11.154 ; 10.614 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.559  ; 8.524  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 9.290  ; 9.300  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 9.212  ; 8.954  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.827  ; 7.758  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.612  ; 6.575  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.220  ; 7.197  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.339  ; 6.316  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 8.509  ; 8.281  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 6.187  ; 6.180  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 8.423  ; 8.164  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.763  ; 8.525  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.117  ; 7.080  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 8.103  ; 8.136  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.657  ; 8.409  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 8.689  ; 8.702  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.247  ; 7.191  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.559  ; 7.582  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.301  ; 8.396  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 9.212  ; 8.954  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 7.690  ; 7.582  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 9.889  ; 9.623  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.824  ; 8.588  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.629  ; 6.654  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.880  ; 5.912  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 6.126  ; 6.287  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.293 ; 10.052 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.087  ; 6.137  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.972  ; 8.857  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 9.674  ; 9.682  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.669  ; 6.738  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.247  ; 9.217  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.160  ; 6.197  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.401  ; 9.382  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.119  ; 7.111  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.769  ; 6.748  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.630  ; 7.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.308  ; 7.349  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.762  ; 6.768  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.777  ; 8.485  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.443  ; 7.362  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.815  ; 8.776  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.905  ; 7.652  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.759  ; 7.606  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.719  ; 8.622  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 10.212 ; 10.052 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.293 ; 9.966  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.687  ; 7.627  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 9.392  ; 9.241  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.724  ; 6.824  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.935  ; 6.000  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 9.065  ; 8.872  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.882  ; 6.870  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.433  ; 7.345  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.945  ; 6.891  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.395  ; 7.322  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.296  ; 7.216  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.153  ; 8.134  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.600  ; 7.598  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.397  ; 8.352  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 8.578  ; 8.490  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.418  ; 7.386  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.231  ; 8.216  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.362  ; 6.369  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.392  ; 9.241  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.355  ; 9.398  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 9.561  ; 9.551  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 9.044  ; 9.028  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.049  ; 6.092  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 26.027 ; 25.928 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.692 ; 25.553 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.618 ; 25.482 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.027 ; 25.928 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.390 ; 25.305 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.004 ; 24.896 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.636 ; 24.573 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.991 ; 25.909 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.870 ; 24.786 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.633 ; 25.515 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.592 ; 26.576 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.479 ; 26.413 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.592 ; 26.468 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.505 ; 26.372 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.274 ; 26.106 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.569 ; 26.576 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.480 ; 26.379 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.019 ; 24.997 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.293 ; 25.255 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.874 ; 25.705 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.787 ; 26.654 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.480 ; 25.354 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.828 ; 25.681 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.845 ; 25.733 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.180 ; 25.124 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.487 ; 25.453 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.138 ; 25.050 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.126 ; 26.017 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.787 ; 26.654 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.641 ; 25.594 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.501 ; 12.049 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 5.191  ; 5.134  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.825  ; 5.845  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.362  ; 6.303  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 5.960  ; 5.993  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 6.998  ; 6.895  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.331  ; 6.301  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.624  ; 6.485  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 5.421  ; 5.443  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 5.191  ; 5.134  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 5.745  ; 5.660  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 7.774  ; 7.737  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 10.342 ; 9.809  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 7.774  ; 7.737  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 8.477  ; 8.482  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 5.497  ; 5.486  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.072  ; 7.001  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.905  ; 5.865  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.490  ; 6.463  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.642  ; 5.616  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.726  ; 7.503  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.497  ; 5.486  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.643  ; 7.391  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.964  ; 7.732  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.390  ; 6.351  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.336  ; 7.364  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.870  ; 7.628  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.900  ; 7.909  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.515  ; 6.458  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.816  ; 6.834  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 7.526  ; 7.614  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 8.401  ; 8.150  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 6.941  ; 6.834  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 9.052  ; 8.792  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.030  ; 7.799  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.654  ; 5.560  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.196  ; 5.232  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.428  ; 5.585  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.400  ; 5.444  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.400  ; 5.444  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.169  ; 8.055  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.844  ; 8.848  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.958  ; 6.021  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.434  ; 8.401  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.471  ; 5.502  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.582  ; 8.560  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 6.391  ; 6.380  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.056  ; 6.031  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.959  ; 6.628  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.574  ; 6.609  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.050  ; 6.052  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.061  ; 7.765  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 6.703  ; 6.622  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.020  ; 7.979  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.228  ; 6.968  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.006  ; 6.855  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 7.926  ; 7.829  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.359  ; 9.201  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.515  ; 9.185  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.938  ; 6.876  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.256  ; 5.314  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.014  ; 6.106  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.256  ; 5.314  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.262  ; 8.073  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.166  ; 6.150  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.694  ; 6.606  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.226  ; 6.171  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.658  ; 6.584  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.563  ; 6.482  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.387  ; 7.365  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.855  ; 6.849  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.620  ; 7.574  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.795  ; 7.706  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.680  ; 6.646  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.461  ; 7.442  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.667  ; 5.669  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.576  ; 8.426  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 8.539  ; 8.575  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 8.736  ; 8.722  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.240  ; 8.222  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.364  ; 5.401  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 24.007 ; 23.942 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.021 ; 24.884 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.951 ; 24.816 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.342 ; 25.243 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.732 ; 24.646 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.362 ; 24.253 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.007 ; 23.942 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.307 ; 25.224 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.231 ; 24.147 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.963 ; 24.846 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.263 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.373 ; 24.348 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.775 ; 25.707 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.883 ; 25.760 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.801 ; 25.669 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.578 ; 25.413 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.863 ; 25.866 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.778 ; 25.676 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.373 ; 24.348 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.638 ; 24.597 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.195 ; 25.028 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.488 ; 24.399 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.816 ; 24.691 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.150 ; 25.005 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.167 ; 25.056 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.528 ; 24.470 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 24.823 ; 24.786 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.488 ; 24.399 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.436 ; 25.328 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.070 ; 25.939 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.973 ; 24.924 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.117 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                               ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.558  ; 8.413  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 10.565 ; 10.420 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 10.195 ; 10.050 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 10.565 ; 10.420 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 10.195 ; 10.050 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.845  ; 9.700  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.845  ; 9.700  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.547 ; 10.402 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.996  ; 8.858  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.160  ; 9.015  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.160  ; 9.015  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.869  ; 9.724  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.869  ; 9.724  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.143  ; 8.998  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.509  ; 9.364  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.558  ; 8.413  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.143  ; 8.998  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 7.538  ; 7.385  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 7.903  ; 7.765  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 9.020  ; 8.867  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 9.260  ; 9.107  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 9.262  ; 9.109  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 9.553  ; 9.400  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 9.553  ; 9.400  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 9.261  ; 9.108  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 9.245  ; 9.092  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 9.245  ; 9.092  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 9.020  ; 8.867  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 10.030 ; 9.885  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 10.000 ; 9.855  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 10.018 ; 9.873  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 10.001 ; 9.856  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 9.570  ; 9.425  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 9.261  ; 9.108  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 9.261  ; 9.108  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 9.261  ; 9.108  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.781 ; 7.636 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.708 ; 9.563 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.354 ; 9.209 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.708 ; 9.563 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.354 ; 9.209 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.017 ; 8.872 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.017 ; 8.872 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.691 ; 9.546 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.196 ; 8.058 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.360 ; 8.215 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.360 ; 8.215 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.040 ; 8.895 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.040 ; 8.895 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.344 ; 8.199 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.695 ; 8.550 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.781 ; 7.636 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.344 ; 8.199 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.609 ; 6.456 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.893 ; 6.755 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 8.190 ; 8.037 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 8.421 ; 8.268 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 8.422 ; 8.269 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 8.702 ; 8.549 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 8.702 ; 8.549 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 8.421 ; 8.268 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 8.405 ; 8.252 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 8.405 ; 8.252 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 8.190 ; 8.037 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 9.194 ; 9.049 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 9.165 ; 9.020 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 9.182 ; 9.037 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 9.166 ; 9.021 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.753 ; 8.608 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 8.422 ; 8.269 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 8.421 ; 8.268 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 8.422 ; 8.269 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.299     ; 8.444     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 10.255    ; 10.400    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.891     ; 10.036    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 10.255    ; 10.400    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.891     ; 10.036    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.544     ; 9.689     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.544     ; 9.689     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.237    ; 10.382    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.706     ; 8.844     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.864     ; 9.009     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.864     ; 9.009     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.568     ; 9.713     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.568     ; 9.713     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.847     ; 8.992     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.210     ; 9.355     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.299     ; 8.444     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.847     ; 8.992     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 7.377     ; 7.530     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 7.621     ; 7.759     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 8.822     ; 8.975     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 9.066     ; 9.219     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 9.068     ; 9.221     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 9.329     ; 9.482     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 9.329     ; 9.482     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 9.067     ; 9.220     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 9.039     ; 9.192     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 9.039     ; 9.192     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 8.822     ; 8.975     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 9.861     ; 10.006    ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 9.830     ; 9.975     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 9.846     ; 9.991     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 9.828     ; 9.973     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 9.365     ; 9.510     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 9.067     ; 9.220     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 9.067     ; 9.220     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 9.067     ; 9.220     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.527     ; 7.672     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.405     ; 9.550     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.056     ; 9.201     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.405     ; 9.550     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.056     ; 9.201     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.722     ; 8.867     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.722     ; 8.867     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.388     ; 9.533     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.912     ; 8.050     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.069     ; 8.214     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.069     ; 8.214     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.745     ; 8.890     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.745     ; 8.890     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.053     ; 8.198     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.402     ; 8.547     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.527     ; 7.672     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.053     ; 8.198     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.435     ; 6.588     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.685     ; 6.823     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 7.993     ; 8.146     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 8.228     ; 8.381     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 8.230     ; 8.383     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 8.480     ; 8.633     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 8.480     ; 8.633     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 8.229     ; 8.382     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 8.202     ; 8.355     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 8.202     ; 8.355     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 7.993     ; 8.146     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 9.026     ; 9.171     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 8.996     ; 9.141     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 9.011     ; 9.156     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 8.994     ; 9.139     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.550     ; 8.695     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 8.229     ; 8.382     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 8.229     ; 8.382     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 8.229     ; 8.382     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.075 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                            ; Synchronization Node                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                            ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                 ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                          ; 38.075                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 18.965       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.110       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.079                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.965       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.114       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.127       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.118       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.667                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.128       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.409       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.825                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.565       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 55.848                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.965       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.753       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.131       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.890       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.964       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.129       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.266       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.391                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.129       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.128       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.134       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.678                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 18.944       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.604       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.379                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.130       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.119       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.593                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.966       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.408       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.606                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.953       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.245       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.408       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.669                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.129       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.132       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.408       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 111.879                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.952       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 36.519       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.408       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.335                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.691       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.500       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.144       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.451                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.965       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.342       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.144       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.618                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.584       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 37.890       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.144       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 113.158                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.127       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.887       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.144       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.057                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.130       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.927       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                           ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.416                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.127       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.289       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 77.76 MHz  ; 77.76 MHz       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 111.21 MHz ; 111.21 MHz      ; altera_reserved_tck                                                   ;      ;
; 153.59 MHz ; 153.59 MHz      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.935  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.489 ; 0.000         ;
; altera_reserved_tck                                                   ; 45.504 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.272 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.354 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.356 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.808  ; 0.000         ;
; altera_reserved_tck                                                   ; 48.006 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 1.107 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.587 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.633  ; 0.000         ;
; CLOCK_50                                                              ; 9.799  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.710 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.477 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                        ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.935 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.949      ;
; 6.993 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.889      ;
; 7.017 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.862      ;
; 7.043 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[18]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.837      ;
; 7.057 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.826      ;
; 7.133 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.744      ;
; 7.140 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot  ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.776     ;
; 7.193 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.689      ;
; 7.213 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot  ; nios2:inst|nios2_nios2:nios2|M_pipe_flush      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.720     ;
; 7.243 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.639      ;
; 7.256 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.629      ;
; 7.259 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.626      ;
; 7.268 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.616      ;
; 7.272 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[1]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.599      ;
; 7.275 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.607      ;
; 7.285 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[29]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 2.590      ;
; 7.297 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.583      ;
; 7.304 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.612     ;
; 7.312 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.562      ;
; 7.358 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.527      ;
; 7.361 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.524      ;
; 7.376 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot  ; nios2:inst|nios2_nios2:nios2|M_estatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.548     ;
; 7.377 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_pipe_flush      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.556     ;
; 7.397 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[3]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.483      ;
; 7.399 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.481      ;
; 7.413 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[19]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.470      ;
; 7.455 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.419      ;
; 7.456 ; nios2:inst|nios2_nios2:nios2|M_ctrl_mul_lsw    ; nios2:inst|nios2_nios2:nios2|M_alu_result[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 12.460     ;
; 7.505 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 2.368      ;
; 7.519 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.363      ;
; 7.521 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[5]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.350      ;
; 7.522 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.360      ;
; 7.529 ; nios2:inst|nios2_nios2:nios2|M_ctrl_mul_lsw    ; nios2:inst|nios2_nios2:nios2|M_pipe_flush      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.404     ;
; 7.540 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_estatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.384     ;
; 7.549 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.334      ;
; 7.560 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.327      ;
; 7.568 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.309      ;
; 7.594 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[20]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.292      ;
; 7.615 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.271      ;
; 7.616 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[5]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.255      ;
; 7.654 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.228      ;
; 7.655 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[1]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 2.216      ;
; 7.658 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 2.224      ;
; 7.677 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[15]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.206      ;
; 7.678 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.201      ;
; 7.683 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[3]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.197      ;
; 7.688 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[29]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 2.187      ;
; 7.692 ; nios2:inst|nios2_nios2:nios2|M_ctrl_mul_lsw    ; nios2:inst|nios2_nios2:nios2|M_estatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.232     ;
; 7.704 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 2.179      ;
; 7.710 ; nios2:inst|nios2_nios2:nios2|M_ctrl_shift_rot  ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.214     ;
; 7.711 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.166      ;
; 7.740 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.134      ;
; 7.756 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[18]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.124      ;
; 7.778 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 2.099      ;
; 7.786 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[9]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 2.088      ;
; 7.802 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.085      ;
; 7.807 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 2.080      ;
; 7.807 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 2.073      ;
; 7.808 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 2.077      ;
; 7.821 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.058      ;
; 7.827 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.052      ;
; 7.833 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[20]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 2.053      ;
; 7.836 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 2.045      ;
; 7.839 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.040      ;
; 7.848 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 2.031      ;
; 7.862 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 2.011      ;
; 7.868 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 2.005      ;
; 7.874 ; nios2:inst|nios2_nios2:nios2|av_ld_or_div_done ; nios2:inst|nios2_nios2:nios2|M_bstatus_reg_pie ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 12.050     ;
; 7.884 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 1.996      ;
; 7.888 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[25]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 1.987      ;
; 7.889 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 1.995      ;
; 7.904 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.114     ; 1.981      ;
; 7.909 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[13]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 1.965      ;
; 7.911 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 1.973      ;
; 7.919 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[19]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 1.964      ;
; 7.927 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[10]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 1.953      ;
; 7.930 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 1.956      ;
; 7.934 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 1.940      ;
; 7.936 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 1.951      ;
; 7.940 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 1.941      ;
; 7.941 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[8]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 1.945      ;
; 7.943 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[10]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 1.937      ;
; 7.948 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[12]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 1.938      ;
; 7.956 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 1.918      ;
; 7.967 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 1.912      ;
; 7.968 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 1.905      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.971 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 1.911      ;
; 7.978 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[9]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 1.896      ;
; 7.984 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 1.889      ;
; 7.986 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.125     ; 1.888      ;
; 7.991 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]       ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 1.882      ;
; 7.997 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 1.880      ;
; 8.002 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[8]    ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 1.884      ;
+-------+------------------------------------------------+------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 33.489 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 6.184      ;
; 34.239 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.433      ;
; 34.241 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.431      ;
; 34.252 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.420      ;
; 34.324 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 5.349      ;
; 34.426 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.246      ;
; 34.444 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.321     ; 5.234      ;
; 34.444 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.321     ; 5.234      ;
; 34.444 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.321     ; 5.234      ;
; 34.444 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.321     ; 5.234      ;
; 34.478 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.194      ;
; 34.664 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.008      ;
; 34.664 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.008      ;
; 34.664 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.008      ;
; 34.664 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.008      ;
; 34.664 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 5.008      ;
; 34.754 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 4.918      ;
; 34.776 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 4.897      ;
; 34.776 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 4.897      ;
; 34.776 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.326     ; 4.897      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.914 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 5.016      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.946 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.984      ;
; 34.975 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.990      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.045 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.885      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.063 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.867      ;
; 35.071 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 4.601      ;
; 35.079 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.845      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.093 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.837      ;
; 35.151 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.327     ; 4.521      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.162 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.768      ;
; 35.218 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.330     ; 4.451      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.247 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.683      ;
; 35.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.630      ;
; 35.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.630      ;
; 35.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.630      ;
; 35.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.630      ;
; 35.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.630      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.504 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 4.734      ;
; 45.558 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 4.681      ;
; 45.809 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.431      ;
; 45.861 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 4.347      ;
; 46.066 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 4.174      ;
; 46.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.476      ;
; 46.779 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.461      ;
; 46.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.377      ;
; 47.056 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.175      ;
; 47.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.030      ;
; 47.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.869      ;
; 47.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 2.798      ;
; 47.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.581      ;
; 47.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.538      ;
; 47.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.343      ;
; 48.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.173      ;
; 48.133 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.110      ;
; 48.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.105      ;
; 48.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.016      ;
; 48.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.751      ;
; 48.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.651      ;
; 48.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.583      ;
; 49.374 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.868      ;
; 94.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.164      ;
; 95.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.814      ;
; 95.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.810      ;
; 95.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.807      ;
; 95.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.761      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.712      ;
; 95.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.712      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.662      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.617      ;
; 95.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.617      ;
; 95.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.588      ;
; 95.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.591      ;
; 95.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.587      ;
; 95.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.584      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.568      ;
; 95.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.518      ;
; 95.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.518      ;
; 95.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.516      ;
; 95.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.516      ;
; 95.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.505      ;
; 95.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.501      ;
; 95.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.497      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.469      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.456      ;
; 95.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.331      ;
; 95.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.308      ;
; 95.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.317      ;
; 95.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.316      ;
; 95.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.276      ;
; 95.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.287      ;
; 95.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.287      ;
; 95.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.287      ;
; 95.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.287      ;
; 95.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.287      ;
; 95.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.271      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.260      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.260      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.260      ;
; 95.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.260      ;
; 95.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.239      ;
; 95.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.254      ;
; 95.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.254      ;
; 95.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.254      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.272 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[16]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.865      ;
; 0.309 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[27]                                                                                                                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.903      ;
; 0.334 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[5]                                                                                                                                         ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.938      ;
; 0.337 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                              ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.937      ;
; 0.337 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_x_position[3]                                                                                                                                         ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.932      ;
; 0.342 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                              ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.942      ;
; 0.342 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[3]                                                                                                                                         ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.937      ;
; 0.347 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                              ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.947      ;
; 0.349 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[4]                                                                                                                                         ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.944      ;
; 0.350 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[0]                                                                                                                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.940      ;
; 0.352 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                      ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                       ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                ; nios2:inst|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                          ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|nios2_nios2:nios2|ic_fill_active                                                                                                                                                            ; nios2:inst|nios2_nios2:nios2|ic_fill_active                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                               ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                  ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                           ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|jtag_rd                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|jtag_rd                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                              ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                          ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                    ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|buffer_swap                                                                                                                                                 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|buffer_swap                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                  ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                  ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|resetlatch                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|resetlatch                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|jtag_ram_rd                                                         ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|jtag_ram_rd                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_error                                                 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_error                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[14]                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                  ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|reading_first_pixel_in_image                                                                                                                                ; nios2:inst|nios2_pixel_buffer:pixel_buffer|reading_first_pixel_in_image                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                    ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                  ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_go                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_go                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_avalon_reg:the_nios2_nios2_nios2_avalon_reg|oci_single_step_mode                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_avalon_reg:the_nios2_nios2_nios2_avalon_reg|oci_single_step_mode                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                             ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                   ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                   ; nios2:inst|altera_avalon_sc_fifo:char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                       ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                       ; nios2:inst|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                    ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                    ; nios2:inst|altera_avalon_sc_fifo:led_green_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|break_on_reset                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|break_on_reset                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|jtag_break                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|jtag_break                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|latched_oci_tb_hbreak_req                                                                                                                                                 ; nios2:inst|nios2_nios2:nios2|latched_oci_tb_hbreak_req                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|write                                                                                                                     ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|write                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|read                                                                                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|read                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|avalon_ociram_readdata_ready                                        ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_ocimem:the_nios2_nios2_nios2_ocimem|avalon_ociram_readdata_ready                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                      ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_COMMAND                                                                                                       ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_COMMAND                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_RESPONSE                                                                                                      ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_WAIT_RESPONSE                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                   ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                           ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_state.s_WAIT_REQUEST                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|data_in_reg                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_SEND_START_BIT                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[0]                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[2]                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[3]                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                  ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_WAIT_BUSY                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                                ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                           ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN              ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_BEGIN              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state.s_WAIT_END                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[13]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.406 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.649      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.415 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.663      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.665      ;
; 0.424 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.672      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.753      ;
; 0.514 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.756      ;
; 0.517 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.517 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.597      ;
; 0.382 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.623      ;
; 0.384 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.624      ;
; 0.388 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.629      ;
; 0.397 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.642      ;
; 0.405 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.646      ;
; 0.410 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.650      ;
; 0.416 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.657      ;
; 0.427 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.668      ;
; 0.427 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.668      ;
; 0.429 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.327      ; 0.957      ;
; 0.432 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.673      ;
; 0.442 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.327      ; 0.970      ;
; 0.451 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.327      ; 0.979      ;
; 0.472 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.327      ; 1.000      ;
; 0.474 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.327      ; 1.002      ;
; 0.510 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.751      ;
; 0.510 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.751      ;
; 0.511 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.752      ;
; 0.511 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.751      ;
; 0.512 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.752      ;
; 0.514 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.755      ;
; 0.532 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.773      ;
; 0.543 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.784      ;
; 0.545 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.786      ;
; 0.546 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.787      ;
; 0.547 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.788      ;
; 0.549 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.791      ;
; 0.552 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.793      ;
; 0.572 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.811      ;
; 0.584 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.825      ;
; 0.590 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.830      ;
; 0.591 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.833      ;
; 0.596 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.836      ;
; 0.597 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.837      ;
; 0.601 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.841      ;
; 0.603 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.844      ;
; 0.604 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.844      ;
; 0.606 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.846      ;
; 0.607 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.847      ;
; 0.608 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.849      ;
; 0.610 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.851      ;
; 0.612 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.852      ;
; 0.613 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.855      ;
; 0.614 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.855      ;
; 0.616 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.856      ;
; 0.616 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.858      ;
; 0.617 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.859      ;
; 0.618 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.859      ;
; 0.619 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.859      ;
; 0.620 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.861      ;
; 0.622 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.863      ;
; 0.623 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.864      ;
; 0.625 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.866      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.808  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.079      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.833  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.063      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.834  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 6.065      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 3.835  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 6.058      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.412 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 6.173      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.414 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.175      ;
; 13.447 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[9]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 6.500      ;
; 13.447 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[9]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 6.500      ;
; 13.458 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[26]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 6.474      ;
; 13.458 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[10]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 6.474      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.252      ;
; 48.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.252      ;
; 48.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.634      ;
; 96.740 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.187      ;
; 96.740 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.187      ;
; 96.740 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.187      ;
; 96.740 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.187      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.715      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.561      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.561      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.561      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.561      ;
; 97.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.561      ;
; 97.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.510      ;
; 97.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.510      ;
; 97.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.510      ;
; 97.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.510      ;
; 97.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.510      ;
; 97.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.497      ;
; 97.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.497      ;
; 97.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.497      ;
; 97.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.497      ;
; 97.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.481      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.449      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.449      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.449      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.449      ;
; 97.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.449      ;
; 97.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.385      ;
; 97.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.385      ;
; 97.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.385      ;
; 97.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.385      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.252      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.252      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.252      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.221      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.221      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.221      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.221      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.221      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.169      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.961 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.977      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 97.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.971      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.932      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.913      ;
; 98.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.888      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.350      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.602      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.602      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.602      ;
; 1.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.602      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.631      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.805      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.805      ;
; 1.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.805      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.830      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.848      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.880      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.051      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.102      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.102      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.102      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.102      ;
; 1.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.102      ;
; 1.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.131      ;
; 1.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.131      ;
; 1.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.131      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.221      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.221      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.221      ;
; 1.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.221      ;
; 2.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.284      ;
; 2.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.284      ;
; 2.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.284      ;
; 2.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.284      ;
; 2.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.284      ;
; 2.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.335      ;
; 2.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.362      ;
; 2.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.362      ;
; 2.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.362      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.903      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.903      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.903      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.587 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][108]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_007|packet_in_progress                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 3.901      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 3.901      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 3.901      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 3.901      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.142      ; 3.901      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 3.904      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 3.903      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.143      ; 3.902      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[13]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[14]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[15]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[22]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[23]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[24]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[25]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[26]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[27]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[28]               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.125      ; 3.884      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.588 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 3.893      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.883      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.883      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.891      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[1]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.891      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[2]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.891      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[3]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.891      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[4]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.891      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[5]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.891      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[6]                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 3.891      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 3.883      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 3.895      ;
; 3.589 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|current_cmd_state.s_UPDATE_AUX_SR                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 3.890      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.633 ; 9.963        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.636 ; 9.966        ; 0.330          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.692 ; 10.022       ; 0.330          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ;
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                           ;
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                       ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                               ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                 ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                      ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                            ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                            ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                            ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                            ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.859 ; 4.225 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 9.524 ; 9.652 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 5.570 ; 5.984 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.161 ; 5.518 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 4.973 ; 5.322 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.117 ; 5.509 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 4.976 ; 5.321 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.225 ; 5.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.050 ; 5.424 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.964 ; 5.317 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 5.461 ; 5.845 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 5.334 ; 5.705 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.527 ; 5.874 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 5.067 ; 5.422 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.140 ; 5.515 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 5.570 ; 5.984 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 5.172 ; 5.540 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 5.487 ; 5.875 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 5.403 ; 5.763 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 9.508 ; 9.872 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.485 ; 4.828 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 5.762 ; 6.194 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.617 ; 6.098 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.762 ; 6.194 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.195 ; 5.647 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.436 ; 5.915 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 5.382 ; 5.817 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.442 ; 5.852 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.252 ; 5.716 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 5.607 ; 6.093 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.090 ; 5.458 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.128 ; 5.525 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.045 ; 5.411 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 5.428 ; 5.771 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 5.412 ; 5.791 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 5.438 ; 5.888 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.622 ; 6.064 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 5.419 ; 5.837 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.125 ; -0.349 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -2.817 ; -3.090 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -4.193 ; -4.526 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -4.359 ; -4.692 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -4.201 ; -4.530 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -4.338 ; -4.710 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -4.207 ; -4.531 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -4.384 ; -4.726 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -4.275 ; -4.628 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -4.193 ; -4.526 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -4.666 ; -5.032 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -4.547 ; -4.897 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -4.679 ; -5.003 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -4.289 ; -4.626 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -4.359 ; -4.717 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -4.774 ; -5.167 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -4.394 ; -4.744 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -4.692 ; -5.061 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -4.611 ; -4.953 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -4.228 ; -4.622 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -3.728 ; -4.050 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -4.285 ; -4.638 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -4.830 ; -5.297 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -4.969 ; -5.388 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -4.425 ; -4.864 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -4.656 ; -5.121 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -4.603 ; -5.026 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -4.661 ; -5.059 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -4.481 ; -4.932 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -4.821 ; -5.292 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -4.328 ; -4.684 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -4.365 ; -4.748 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -4.285 ; -4.638 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -4.652 ; -4.982 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -4.638 ; -5.003 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -4.660 ; -5.097 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -4.834 ; -5.263 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -4.640 ; -5.047 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.975 ; 13.285 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 7.178  ; 6.946  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.043  ; 5.944  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 6.555  ; 6.380  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.165  ; 6.115  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.178  ; 6.946  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 6.527  ; 6.390  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.816  ; 6.566  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 5.641  ; 5.576  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 5.417  ; 5.278  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 5.961  ; 5.787  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 10.379 ; 9.496  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 10.379 ; 9.496  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.001  ; 7.754  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 8.678  ; 8.447  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 8.650  ; 8.060  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.313  ; 6.972  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.142  ; 5.933  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.721  ; 6.478  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.871  ; 5.687  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.985  ; 7.441  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.753  ; 5.563  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.927  ; 7.334  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.273  ; 7.731  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.594  ; 6.397  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 7.535  ; 7.336  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.128  ; 7.567  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 8.087  ; 7.840  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.737  ; 6.498  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.017  ; 6.846  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 7.701  ; 7.569  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 8.650  ; 8.060  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 7.193  ; 6.915  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 9.318  ; 8.739  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.317  ; 7.798  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.169  ; 6.063  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.363  ; 5.500  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.576  ; 5.918  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 9.596  ; 9.114  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.682  ; 5.595  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.396  ; 8.055  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 9.032  ; 8.790  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.219  ; 6.151  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 8.614  ; 8.309  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.763  ; 5.653  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.770  ; 8.448  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 6.634  ; 6.402  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.344  ; 6.140  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.006  ; 6.531  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.805  ; 6.620  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.282  ; 6.106  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.106  ; 7.582  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 6.940  ; 6.641  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.218  ; 7.903  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.247  ; 6.838  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.247  ; 6.942  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.147  ; 7.848  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 9.596  ; 9.114  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 9.520  ; 8.919  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.170  ; 6.960  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 8.820  ; 8.381  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.275  ; 6.226  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.540  ; 5.486  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 8.507  ; 8.062  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.438  ; 6.259  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.988  ; 6.676  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.488  ; 6.280  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.923  ; 6.672  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.813  ; 6.586  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 7.602  ; 7.319  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.078  ; 6.848  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.839  ; 7.523  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 8.014  ; 7.639  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.882  ; 6.676  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.738  ; 7.460  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.937  ; 5.816  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.820  ; 8.381  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 8.735  ; 8.531  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 8.948  ; 8.669  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 8.417  ; 8.147  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.650  ; 5.555  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 25.623 ; 25.397 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.312 ; 25.080 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.242 ; 25.004 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 25.623 ; 25.397 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.018 ; 24.842 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.675 ; 24.475 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.305 ; 24.196 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.595 ; 25.384 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.523 ; 24.383 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.271 ; 25.029 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.620 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.154 ; 25.984 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.037 ; 25.841 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.154 ; 25.892 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.081 ; 25.795 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.881 ; 25.562 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.136 ; 25.984 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.043 ; 25.819 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.667 ; 24.573 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.934 ; 24.802 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.481 ; 25.208 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.344 ; 26.054 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.129 ; 24.879 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.445 ; 25.172 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.462 ; 25.222 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.809 ; 24.676 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.118 ; 24.977 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.791 ; 24.613 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.737 ; 25.475 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.344 ; 26.054 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.237 ; 25.103 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.468 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.619 ; 10.935 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 4.799  ; 4.664  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 5.398  ; 5.301  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 5.888  ; 5.720  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 5.517  ; 5.468  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 6.490  ; 6.267  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 5.863  ; 5.731  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 6.142  ; 5.901  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 5.012  ; 4.950  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 4.799  ; 4.664  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 5.319  ; 5.151  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 7.278  ; 7.037  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 9.629  ; 8.764  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 7.278  ; 7.037  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 7.928  ; 7.701  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 5.120  ; 4.933  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 6.618  ; 6.286  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.493  ; 5.288  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 6.050  ; 5.812  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.232  ; 5.052  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 7.262  ; 6.736  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.120  ; 4.933  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.207  ; 6.633  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 7.536  ; 7.011  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 5.927  ; 5.733  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 6.830  ; 6.634  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.400  ; 6.857  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 7.361  ; 7.120  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.064  ; 5.830  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.334  ; 6.166  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 6.989  ; 6.858  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.900  ; 7.330  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 6.503  ; 6.232  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 8.542  ; 7.982  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 7.582  ; 7.080  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 5.276  ; 5.079  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 4.740  ; 4.875  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 4.942  ; 5.273  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.049  ; 4.961  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 5.049  ; 4.961  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 7.655  ; 7.323  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 8.267  ; 8.031  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 5.564  ; 5.495  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 7.866  ; 7.569  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 5.128  ; 5.019  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 8.016  ; 7.702  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 5.965  ; 5.739  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 5.686  ; 5.487  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 6.391  ; 5.918  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 6.131  ; 5.949  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 5.629  ; 5.456  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 7.448  ; 6.929  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 6.260  ; 5.968  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 7.486  ; 7.178  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 6.623  ; 6.213  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 6.552  ; 6.255  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 7.415  ; 7.124  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 8.806  ; 8.339  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 8.803  ; 8.210  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 6.478  ; 6.274  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.915  ; 4.859  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 5.621  ; 5.570  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 4.915  ; 4.859  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 7.764  ; 7.332  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 5.777  ; 5.602  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.305  ; 6.001  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 5.825  ; 5.622  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 6.243  ; 5.998  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.137  ; 5.915  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 6.896  ; 6.620  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 6.393  ; 6.168  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 7.125  ; 6.816  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 7.292  ; 6.927  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.205  ; 6.002  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 7.025  ; 6.754  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 5.296  ; 5.176  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 8.064  ; 7.638  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 7.980  ; 7.781  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 8.185  ; 7.914  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 7.677  ; 7.413  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 5.019  ; 4.924  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.727 ; 23.619 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 24.695 ; 24.469 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 24.628 ; 24.396 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 24.993 ; 24.772 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 24.413 ; 24.240 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 24.084 ; 23.888 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.727 ; 23.619 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 24.966 ; 24.759 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.937 ; 23.799 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 24.654 ; 24.418 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.119 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 24.074 ; 23.980 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 25.389 ; 25.198 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 25.502 ; 25.246 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 25.432 ; 25.153 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 25.239 ; 24.929 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 25.486 ; 25.336 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 25.397 ; 25.178 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 24.074 ; 23.980 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 24.332 ; 24.201 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 24.856 ; 24.590 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 24.193 ; 24.018 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 24.518 ; 24.274 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 24.822 ; 24.555 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 24.838 ; 24.605 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 24.211 ; 24.079 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 24.507 ; 24.368 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 24.193 ; 24.018 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 25.102 ; 24.846 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 25.684 ; 25.401 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 24.623 ; 24.491 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.969 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.017 ; 7.852 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.898 ; 9.733 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.554 ; 9.389 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.898 ; 9.733 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.554 ; 9.389 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.227 ; 9.062 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.227 ; 9.062 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.882 ; 9.717 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.473 ; 8.343 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.589 ; 8.424 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.589 ; 8.424 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.250 ; 9.085 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.250 ; 9.085 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.573 ; 8.408 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.914 ; 8.749 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.017 ; 7.852 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.573 ; 8.408 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.992 ; 6.847 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 7.432 ; 7.302 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 8.429 ; 8.284 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 8.653 ; 8.508 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 8.655 ; 8.510 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 8.925 ; 8.780 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 8.925 ; 8.780 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 8.653 ; 8.508 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 8.644 ; 8.499 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 8.644 ; 8.499 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 8.429 ; 8.284 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 9.342 ; 9.177 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 9.314 ; 9.149 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 9.329 ; 9.164 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 9.314 ; 9.149 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.915 ; 8.750 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 8.654 ; 8.509 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 8.653 ; 8.508 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 8.654 ; 8.509 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.314 ; 7.149 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.120 ; 8.955 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.790 ; 8.625 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.120 ; 8.955 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.790 ; 8.625 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.476 ; 8.311 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.476 ; 8.311 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.104 ; 8.939 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.748 ; 7.618 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.863 ; 7.698 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.863 ; 7.698 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.498 ; 8.333 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.498 ; 8.333 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.848 ; 7.683 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.176 ; 8.011 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.314 ; 7.149 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.848 ; 7.683 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.148 ; 6.003 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.499 ; 6.369 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 7.671 ; 7.526 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 7.886 ; 7.741 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 7.888 ; 7.743 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 8.148 ; 8.003 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 8.148 ; 8.003 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 7.886 ; 7.741 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 7.877 ; 7.732 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 7.877 ; 7.732 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 7.671 ; 7.526 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 8.585 ; 8.420 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 8.558 ; 8.393 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 8.572 ; 8.407 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 8.558 ; 8.393 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.175 ; 8.010 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 7.887 ; 7.742 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 7.886 ; 7.741 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 7.887 ; 7.742 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 7.445     ; 7.610     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.214     ; 9.379     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.886     ; 9.051     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.214     ; 9.379     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.886     ; 9.051     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 8.571     ; 8.736     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 8.571     ; 8.736     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 9.197     ; 9.362     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.875     ; 8.005     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.955     ; 8.120     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.955     ; 8.120     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 8.593     ; 8.758     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 8.593     ; 8.758     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.941     ; 8.106     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 8.269     ; 8.434     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 7.445     ; 7.610     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.941     ; 8.106     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 6.712     ; 6.857     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.890     ; 7.020     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 8.008     ; 8.153     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 8.223     ; 8.368     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 8.225     ; 8.370     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 8.457     ; 8.602     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 8.457     ; 8.602     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 8.224     ; 8.369     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 8.204     ; 8.349     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 8.204     ; 8.349     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 8.008     ; 8.153     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 8.868     ; 9.033     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 8.840     ; 9.005     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 8.852     ; 9.017     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 8.838     ; 9.003     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 8.426     ; 8.591     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 8.225     ; 8.370     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 8.224     ; 8.369     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 8.225     ; 8.370     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 6.758     ; 6.923     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 8.456     ; 8.621     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 8.142     ; 8.307     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 8.456     ; 8.621     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 8.142     ; 8.307     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 7.839     ; 8.004     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 7.839     ; 8.004     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 8.441     ; 8.606     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 7.169     ; 7.299     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 7.248     ; 7.413     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 7.248     ; 7.413     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 7.861     ; 8.026     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 7.861     ; 8.026     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 7.234     ; 7.399     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 7.550     ; 7.715     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 6.758     ; 6.923     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 7.234     ; 7.399     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 5.867     ; 6.012     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 6.058     ; 6.188     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 7.261     ; 7.406     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 7.468     ; 7.613     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 7.470     ; 7.615     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 7.692     ; 7.837     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 7.692     ; 7.837     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 7.468     ; 7.613     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 7.449     ; 7.594     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 7.449     ; 7.594     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 7.261     ; 7.406     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 8.124     ; 8.289     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 8.097     ; 8.262     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 8.108     ; 8.273     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 8.095     ; 8.260     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 7.699     ; 7.864     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 7.469     ; 7.614     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 7.468     ; 7.613     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 7.469     ; 7.614     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.260 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                            ; Synchronization Node                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                            ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                 ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                          ; 38.260                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.067       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.193       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.273                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.068       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.205       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 38.424                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.216       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.208       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.091                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.217       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.656       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.230                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.793       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.266                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.068       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.979       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.219       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.080       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.718                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.066       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.217       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.435       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 56.756                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.217       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.216       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.323       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.057       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.743       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.636                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.217       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.218       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.201       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.278                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.069       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 36.505       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.704       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.279                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.046       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.529       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.704       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.345                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.217       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 36.424       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.704       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.521                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.046       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 36.771       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 36.704       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 112.999                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 38.803       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.729       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.467       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 113.116                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.068       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.581       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.467       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 113.268                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.707       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.094       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.467       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 113.752                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.216       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.069       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.467       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.344                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.218       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.126       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                           ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 197.666                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.216       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.450       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.368  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 36.701 ; 0.000         ;
; altera_reserved_tck                                                   ; 47.821 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.093 ; 0.000         ;
; altera_reserved_tck                                                   ; 0.179 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.183 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.490  ; 0.000         ;
; altera_reserved_tck                                                   ; 49.165 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                   ; 0.562 ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2.040 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                              ; 9.400  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.749  ; 0.000         ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.755 ; 0.000         ;
; altera_reserved_tck                                                   ; 49.300 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 8.368 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.593      ;
; 8.381 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.576      ;
; 8.424 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.535      ;
; 8.427 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[18]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.531      ;
; 8.442 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.515      ;
; 8.478 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 1.475      ;
; 8.499 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.462      ;
; 8.502 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.459      ;
; 8.515 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.446      ;
; 8.524 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.435      ;
; 8.537 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.422      ;
; 8.550 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[29]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.406      ;
; 8.552 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[1]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.398      ;
; 8.561 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.398      ;
; 8.580 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.375      ;
; 8.581 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.380      ;
; 8.583 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.378      ;
; 8.586 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.372      ;
; 8.640 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.314      ;
; 8.642 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.317      ;
; 8.643 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.316      ;
; 8.643 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[3]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.312      ;
; 8.646 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.309      ;
; 8.655 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.300      ;
; 8.661 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[19]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.299      ;
; 8.670 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[5]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.280      ;
; 8.671 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.286      ;
; 8.687 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 1.266      ;
; 8.701 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.262      ;
; 8.713 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[5]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.237      ;
; 8.715 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[20]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.247      ;
; 8.729 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.230      ;
; 8.731 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.228      ;
; 8.735 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.227      ;
; 8.751 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[1]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.199      ;
; 8.756 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 1.197      ;
; 8.757 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.200      ;
; 8.773 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[29]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.183      ;
; 8.773 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.184      ;
; 8.782 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.173      ;
; 8.791 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 1.162      ;
; 8.808 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[9]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.147      ;
; 8.811 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[3]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.144      ;
; 8.815 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.146      ;
; 8.816 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[15]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.144      ;
; 8.816 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[18]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.142      ;
; 8.817 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.146      ;
; 8.818 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.143      ;
; 8.827 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.130      ;
; 8.827 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[7]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.128      ;
; 8.833 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.124      ;
; 8.835 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.126      ;
; 8.836 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.121      ;
; 8.838 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[20]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.124      ;
; 8.838 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.125      ;
; 8.845 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.112      ;
; 8.846 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[27]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.115      ;
; 8.851 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.108      ;
; 8.855 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.099      ;
; 8.861 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.093      ;
; 8.868 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[25]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 1.088      ;
; 8.868 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[22]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.090      ;
; 8.880 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; nios2:inst|nios2_nios2:nios2|M2_rot[15]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.054      ;
; 8.884 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[13]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.071      ;
; 8.894 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.061      ;
; 8.894 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[10]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.064      ;
; 8.896 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; nios2:inst|nios2_nios2:nios2|M2_rot[31]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.038      ;
; 8.902 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[16]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.060      ;
; 8.903 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[19]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 1.057      ;
; 8.904 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[0]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.059      ;
; 8.905 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[30]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.054      ;
; 8.906 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[8]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.056      ;
; 8.906 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[21]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.049      ;
; 8.907 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[10]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 1.051      ;
; 8.908 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; nios2:inst|nios2_nios2:nios2|M2_rot[15]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.026      ;
; 8.908 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; nios2:inst|nios2_nios2:nios2|M2_rot[31]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.026      ;
; 8.908 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[12]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.054      ;
; 8.910 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[4]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.047      ;
; 8.912 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[17]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.043      ;
; 8.920 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 1.037      ;
; 8.920 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[9]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 1.035      ;
; 8.922 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[6]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 1.031      ;
; 8.924 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[2]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 1.029      ;
; 8.927 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.027      ;
; 8.934 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.020      ;
; 8.936 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[8]   ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.026      ;
; 8.940 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[28]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.023      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.018      ;
; 8.941 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[2]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 1.013      ;
; 8.943 ; nios2:inst|nios2_nios2:nios2|M_rot_step1[12]  ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 1.019      ;
; 8.947 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; nios2:inst|nios2_nios2:nios2|M2_rot[1]        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 0.985      ;
; 8.958 ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17] ; nios2:inst|nios2_nios2:nios2|M2_rot[17]       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 0.974      ;
; 8.968 ; nios2:inst|nios2_nios2:nios2|M_rot_rn[3]      ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 0.993      ;
+-------+-----------------------------------------------+-----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 36.701 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.184     ; 3.102      ;
; 37.143 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.659      ;
; 37.145 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.657      ;
; 37.153 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.649      ;
; 37.162 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.184     ; 2.641      ;
; 37.220 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.182     ; 2.585      ;
; 37.220 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.182     ; 2.585      ;
; 37.220 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.182     ; 2.585      ;
; 37.220 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.182     ; 2.585      ;
; 37.231 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.571      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.248 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.700      ;
; 37.256 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.546      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.269 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.679      ;
; 37.272 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.673      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.639      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.320 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.628      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.334 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.614      ;
; 37.341 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.461      ;
; 37.341 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.461      ;
; 37.341 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.461      ;
; 37.341 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.461      ;
; 37.341 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.461      ;
; 37.400 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.185     ; 2.402      ;
; 37.403 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.184     ; 2.400      ;
; 37.403 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.184     ; 2.400      ;
; 37.403 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.184     ; 2.400      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.415 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.533      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.416 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.532      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
; 37.448 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.500      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.821 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.606      ;
; 47.849 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.579      ;
; 47.944 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 2.460      ;
; 48.006 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.424      ;
; 48.148 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.282      ;
; 48.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.928      ;
; 48.529 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.901      ;
; 48.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.861      ;
; 48.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.769      ;
; 48.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.691      ;
; 48.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.607      ;
; 48.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.509      ;
; 49.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.386      ;
; 49.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.387      ;
; 49.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.278      ;
; 49.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 1.220      ;
; 49.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.182      ;
; 49.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.141      ;
; 49.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.123      ;
; 49.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 0.937      ;
; 49.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.864      ;
; 49.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.865      ;
; 49.960 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.472      ;
; 97.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.894      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.736      ;
; 97.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.732      ;
; 97.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.728      ;
; 97.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.706      ;
; 97.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.643      ;
; 97.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.643      ;
; 97.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.619      ;
; 97.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.617      ;
; 97.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.615      ;
; 97.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.613      ;
; 97.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.612      ;
; 97.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.610      ;
; 97.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.609      ;
; 97.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.608      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.528      ;
; 97.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.520      ;
; 97.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.524      ;
; 97.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.520      ;
; 97.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.520      ;
; 97.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.516      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.509      ;
; 97.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.506      ;
; 97.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.513      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.504      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.504      ;
; 97.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.498      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.499      ;
; 97.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.499      ;
; 97.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.490      ;
; 97.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.469      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                          ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.474      ;
; 97.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.470      ;
; 97.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.470      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.460      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.446      ;
; 97.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.435      ;
; 97.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.437      ;
; 97.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.436      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.426      ;
; 97.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.381      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.387      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.387      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.387      ;
; 97.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                           ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.387      ;
; 97.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.362      ;
; 97.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.352      ;
; 97.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.352      ;
; 97.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.364      ;
; 97.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.364      ;
; 97.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.364      ;
; 97.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.364      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.093 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[16]                                                                                                                                                   ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.422      ;
; 0.113 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[27]                                                                                                                                                   ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.443      ;
; 0.130 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[5]                                                                                                                                   ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.468      ;
; 0.134 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[6]                                                                                        ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.467      ;
; 0.138 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_x_position[3]                                                                                                                                   ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.139 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[4]                                                                                        ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.140 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[3]                                                                                        ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.473      ;
; 0.142 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[3]                                                                                                                                   ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.473      ;
; 0.144 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[6]                                                                                                                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; nios2:inst|nios2_char_buffer:char_buffer|delayed_y_position[4]                                                                                                                                   ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.146 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[1]                                                                                        ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.479      ;
; 0.146 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[0]                                                                                                                                                 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.149 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[4]                                                                                                                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.438      ;
; 0.151 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.438      ;
; 0.151 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.483      ;
; 0.153 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[7]                                                                                        ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[1]                                                                                                                                                 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.441      ;
; 0.154 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[2]                                                                                        ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.487      ;
; 0.155 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[3]                                                                                                                                                 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[10]                                                                                                                                                   ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.488      ;
; 0.157 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[0]                                                                                                                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.159 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[6]                                                                                                                                                 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.491      ;
; 0.162 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[1]                                                                                                                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[3]                                                                                                                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.493      ;
; 0.163 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.450      ;
; 0.163 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]                                                            ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.164 ; nios2:inst|nios2_ps2:ps2|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In|received_data[0]                                                                                        ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.497      ;
; 0.165 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.452      ;
; 0.165 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.497      ;
; 0.165 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]                                                            ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                ; nios2:inst|nios2_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_l4a1:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_dh81:FIFOram|ram_block1a1~porta_address_reg0                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.166 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.497      ;
; 0.168 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.500      ;
; 0.171 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.503      ;
; 0.172 ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]                                                            ; nios2:inst|nios2_ps2:ps2|scfifo:Incoming_Data_FIFO|scfifo_f041:auto_generated|a_dpfifo_2o31:dpfifo|altsyncram_dvd1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.503      ;
; 0.172 ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.503      ;
; 0.174 ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|avalon_address[2]                                                                                                                ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated|ram_block1a0~porta_address_reg0 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.502      ;
; 0.176 ; nios2:inst|nios2_nios2:nios2|ic_tag_wraddress[2]                                                                                                                                                 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_tag_module:nios2_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_9tg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.180 ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                    ; nios2:inst|nios2_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                              ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                              ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                              ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                          ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][10]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][8]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][0]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][6]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                             ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[6]                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                          ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][15]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][7]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][7]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                          ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][13]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                            ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][2]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][9]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][9]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                            ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                          ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][12]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][1]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                            ; nios2:inst|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                            ; nios2:inst|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                            ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                            ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                            ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                            ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]             ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[6]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|ic_fill_line[6]                                                                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[2]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|ic_fill_line[2]                                                                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[1]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|ic_fill_line[1]                                                                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_line[0]                                                                                                                                                     ; nios2:inst|nios2_nios2:nios2|ic_fill_line[0]                                                                                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_dp_offset[1]                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|ic_fill_dp_offset[1]                                                                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_active                                                                                                                                                      ; nios2:inst|nios2_nios2:nios2|ic_fill_active                                                                                                                                                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_ap_offset[1]                                                                                                                                                ; nios2:inst|nios2_nios2:nios2|ic_fill_ap_offset[1]                                                                                                                                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                            ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                            ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                            ; nios2:inst|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                          ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                          ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                         ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                            ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                           ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_ap_cnt[1]                                                                                                                                                   ; nios2:inst|nios2_nios2:nios2|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_ap_cnt[2]                                                                                                                                                   ; nios2:inst|nios2_nios2:nios2|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                    ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                           ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                     ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[7]                                                                                                                                               ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[7]                                                                                                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[6]                                                                                                                                               ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[6]                                                                                                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[5]                                                                                                                                               ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[5]                                                                                                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[4]                                                                                                                                               ; nios2:inst|nios2_nios2:nios2|ic_fill_valid_bits[4]                                                                                                                                                                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                           ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                         ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                   ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                    ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                   ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[13]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[26]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[17]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[2]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[22]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[5]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[31]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.334      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.335      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                         ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                             ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[11]                                                      ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.000                                                  ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.382      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.483      ;
; 0.194 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.319      ;
; 0.203 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.494      ;
; 0.206 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.329      ;
; 0.209 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.498      ;
; 0.210 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.334      ;
; 0.215 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.504      ;
; 0.215 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.185      ; 0.504      ;
; 0.215 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.339      ;
; 0.216 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.340      ;
; 0.220 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.344      ;
; 0.250 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios2:inst|nios2_vga:vga|VGA_R[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.375      ;
; 0.259 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.383      ;
; 0.262 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.387      ;
; 0.266 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.389      ;
; 0.271 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.395      ;
; 0.278 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.402      ;
; 0.278 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.401      ;
; 0.279 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.403      ;
; 0.281 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.405      ;
; 0.282 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.406      ;
; 0.290 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.414      ;
; 0.293 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.417      ;
; 0.296 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.420      ;
; 0.298 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.422      ;
; 0.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.423      ;
; 0.300 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.423      ;
; 0.301 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.430      ;
; 0.308 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.432      ;
; 0.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.432      ;
; 0.309 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.433      ;
; 0.310 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.433      ;
; 0.313 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.437      ;
; 0.313 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.437      ;
; 0.313 ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.437      ;
; 0.313 ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.437      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[21]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[5]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[13]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[9]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[25]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[1]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[17]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.490  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[29]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 3.477      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[23]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[16]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[0]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[24]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[7]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[11]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[8]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[12]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[27]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[20]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[4]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[3]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[19]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[31]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[15]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.015     ; 3.467      ;
; 6.505  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[28]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.013     ; 3.469      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[10]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[6]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[22]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[2]                                                                                                                                                                                                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[18]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[14]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[30]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 6.506  ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|Mn_rot_step2[26]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 3.464      ;
; 16.239 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[9]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 3.728      ;
; 16.239 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[9]                                                                                                                                                                                                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 3.728      ;
; 16.246 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[26]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.711      ;
; 16.246 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|d_readdata_d1[10]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.711      ;
; 16.246 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[27]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.711      ;
; 16.246 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[10]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.711      ;
; 16.246 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|i_readdata_d1[26]                                                                                                                                                                                                                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.711      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 3.533      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
; 16.253 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_nios2:nios2|nios2_nios2_mult_cell:the_nios2_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.531      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.281      ;
; 49.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.281      ;
; 49.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.911      ;
; 98.173 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.773      ;
; 98.173 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.773      ;
; 98.173 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.773      ;
; 98.173 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.773      ;
; 98.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.540      ;
; 98.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.444      ;
; 98.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.444      ;
; 98.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.444      ;
; 98.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.444      ;
; 98.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.444      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.423      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.423      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.423      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.423      ;
; 98.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.423      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.384      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.384      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.384      ;
; 98.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.384      ;
; 98.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.346      ;
; 98.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.348      ;
; 98.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.348      ;
; 98.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.348      ;
; 98.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.348      ;
; 98.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.348      ;
; 98.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.309      ;
; 98.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.309      ;
; 98.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.309      ;
; 98.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.309      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.281      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.281      ;
; 98.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.281      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.263      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.263      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.263      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.263      ;
; 98.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.263      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.227      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.129      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.133      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.097      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.077      ;
; 98.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.063      ;
+--------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.688      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.832      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.832      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.832      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.832      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.834      ;
; 0.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.930      ;
; 0.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.930      ;
; 0.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.930      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.948      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.961      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.992      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.988      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.079      ;
; 0.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.109      ;
; 0.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.109      ;
; 0.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.109      ;
; 0.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.109      ;
; 0.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.109      ;
; 0.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.120      ;
; 0.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.120      ;
; 0.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.120      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.146      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.146      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.146      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.146      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.173      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.173      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.173      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.173      ;
; 1.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.173      ;
; 1.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.211      ;
; 1.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.211      ;
; 1.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.211      ;
; 1.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.211      ;
+-------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.040 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:ps2_avalon_ps2_slave_translator|read_latency_shift_reg[0]                                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.214      ;
; 2.040 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.214      ;
; 2.040 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.214      ;
; 2.040 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.214      ;
; 2.040 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.214      ;
; 2.040 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:ps2_avalon_ps2_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.214      ;
; 2.040 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:usb_avalon_usb_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[15]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                 ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.215      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[13]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.215      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:usb_avalon_usb_slave_translator|av_readdata_pre[13]                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.215      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[29]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[29]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[11]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.215      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:sd_card_interface_avalon_sdcard_slave_translator|av_readdata_pre[28]                                                                       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:nios2_jtag_debug_module_translator|av_readdata_pre[28]                                                                                     ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.213      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                            ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[20]                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[19]                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[18]                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[17]                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[16]                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[15]                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[14]                                                                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[4]                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[3]                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|address_reg[2]                                                                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.214      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][5]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][108]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][108]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_007|packet_in_progress                                                                                                                    ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.222      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][89]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][90]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                      ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|nios2_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][11]                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][14]                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                              ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                             ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.224      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][3]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[2][4]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                               ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.223      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[0]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[1]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[2]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[3]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[4]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[5]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[6]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[7]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[8]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[9]          ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
; 2.041 ; nios2:inst|altera_reset_controller:rst_controller|r_sync_rst ; nios2:inst|Altera_UP_SD_Card_Avalon_Interface:sd_card_interface|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[10]         ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.211      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a201~porta_address_reg0                                                                                                      ;
; 9.749 ; 9.979        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a201~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_w:the_nios2_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_a_module:nios2_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_2jg1:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_a_module:nios2_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_2jg1:auto_generated|ram_block1a0~porta_we_reg                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a101~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a101~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a103~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a103~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a133~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a133~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a145~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a145~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a178~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a178~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a188~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a188~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a199~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a199~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a202~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a202~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a209~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a209~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a228~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a228~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a239~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a239~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a241~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a241~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a248~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a248~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a253~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a253~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a263~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a263~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a305~porta_address_reg0                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a305~porta_we_reg                                                                                                            ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a47~porta_address_reg0                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a47~porta_we_reg                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a60~porta_address_reg0                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a60~porta_we_reg                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a98~porta_address_reg0                                                                                                       ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a98~porta_we_reg                                                                                                             ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                              ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_we_reg                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~porta_address_reg0                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~porta_we_reg                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_address_reg0                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_char_buffer:char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_we_reg                                                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|nios2_jtag_uart_scfifo_r:the_nios2_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_address_reg0                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_ic_data_module:nios2_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a13~porta_we_reg                                                                        ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_a_module:nios2_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_2jg1:auto_generated|ram_block1a0~portb_address_reg0                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_a_module:nios2_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_2jg1:auto_generated|ram_block1a0~portb_re_reg                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_b_module:nios2_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_3jg1:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_register_bank_b_module:nios2_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_3jg1:auto_generated|ram_block1a0~porta_we_reg                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a109~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a109~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                       ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                             ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a111~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a111~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a115~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a115~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a122~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a122~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a127~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a127~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a130~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a130~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a131~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a131~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a134~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a134~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a135~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a135~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a137~porta_address_reg0                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a137~porta_we_reg                                                                                                            ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios2:inst|nios2_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jdc1:auto_generated|ram_block1a138~porta_address_reg0                                                                                                      ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 20.010       ; 0.230          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[0]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[1]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[2]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[3]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[5]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[7]                                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_BLANK                                                                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[0]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[1]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[2]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[3]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[4]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[5]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[6]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_B[7]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[4]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[5]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[6]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_G[7]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_HS                                                                                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_R[4]                                                                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|VGA_VS                                                                                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_vga:vga|s_mode                                                                                                                          ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.300 ; 49.516       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                  ;
; 49.300 ; 49.516       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                 ;
; 49.300 ; 49.516       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                             ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                 ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                          ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                            ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                              ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                             ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|ir_out[0]                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.828 ; 2.013 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 4.234 ; 4.671 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.267 ; 4.203 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.007 ; 3.904 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 2.931 ; 3.819 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.014 ; 3.910 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.917 ; 3.796 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.051 ; 3.942 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.990 ; 3.884 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.910 ; 3.791 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.193 ; 4.109 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.128 ; 4.044 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.233 ; 4.141 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 2.970 ; 3.853 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 3.039 ; 3.920 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.267 ; 4.203 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.060 ; 3.947 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.205 ; 4.134 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.164 ; 4.069 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.403 ; 6.127 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.647 ; 3.464 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.370 ; 4.316 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.340 ; 4.285 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.370 ; 4.316 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.105 ; 4.002 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.248 ; 4.186 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.179 ; 4.091 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.197 ; 4.120 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.132 ; 4.046 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.312 ; 4.268 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.992 ; 3.854 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.018 ; 3.894 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.963 ; 3.821 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.176 ; 4.061 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.162 ; 4.057 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.214 ; 4.135 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.322 ; 4.268 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.190 ; 4.101 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.201  ; -0.145 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.066 ; -1.361 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -2.464 ; -3.327 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -2.550 ; -3.420 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -2.485 ; -3.355 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -2.566 ; -3.441 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -2.474 ; -3.334 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -2.573 ; -3.437 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.542 ; -3.418 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -2.464 ; -3.327 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.738 ; -3.633 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -2.673 ; -3.570 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -2.750 ; -3.628 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -2.525 ; -3.389 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -2.592 ; -3.454 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.809 ; -3.725 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.614 ; -3.482 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.750 ; -3.658 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -2.710 ; -3.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.490 ; -3.354 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -2.213 ; -3.011 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.522 ; -3.369 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.886 ; -3.815 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.913 ; -3.843 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.659 ; -3.543 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.797 ; -3.720 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.730 ; -3.627 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.747 ; -3.656 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.686 ; -3.585 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.859 ; -3.798 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.551 ; -3.402 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.574 ; -3.438 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.522 ; -3.369 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.726 ; -3.599 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.712 ; -3.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.764 ; -3.670 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.868 ; -3.797 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.743 ; -3.638 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.372  ; 7.940  ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 3.893  ; 4.162  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 3.263  ; 3.486  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.520  ; 3.775  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.413  ; 3.665  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.893  ; 4.162  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.549  ; 3.806  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.692  ; 3.919  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 3.077  ; 3.275  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 2.933  ; 3.094  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 3.216  ; 3.406  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 6.056  ; 6.143  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 6.056  ; 6.143  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 4.404  ; 4.726  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 4.776  ; 5.157  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 4.626  ; 4.906  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.973  ; 4.211  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.396  ; 3.573  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.686  ; 3.906  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 3.237  ; 3.393  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 4.263  ; 4.501  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 3.183  ; 3.334  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.206  ; 4.435  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 4.393  ; 4.670  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.662  ; 3.877  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 4.168  ; 4.458  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.345  ; 4.599  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.437  ; 4.772  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.731  ; 3.941  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.907  ; 4.171  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 4.283  ; 4.600  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.626  ; 4.906  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 3.962  ; 4.207  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 5.006  ; 5.336  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 4.482  ; 4.747  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 3.388  ; 3.582  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 3.190  ; 3.040  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 3.302  ; 3.154  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.684  ; 5.769  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.167  ; 3.345  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.586  ; 4.910  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.965  ; 5.370  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.486  ; 3.726  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.715  ; 5.061  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.198  ; 3.379  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.771  ; 5.138  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.655  ; 3.856  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.484  ; 3.681  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.345  ; 4.266  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.760  ; 4.003  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.504  ; 3.700  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.937  ; 4.927  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.827  ; 4.041  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.495  ; 4.808  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.538  ; 4.460  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.994  ; 4.222  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.454  ; 4.774  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 5.160  ; 5.547  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.684  ; 5.769  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.971  ; 4.228  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 4.760  ; 5.094  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.532  ; 3.764  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.126  ; 3.305  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.606  ; 4.919  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.568  ; 3.773  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.793  ; 4.021  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.579  ; 3.785  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.811  ; 4.045  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.761  ; 3.983  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 4.165  ; 4.439  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.904  ; 4.156  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 4.317  ; 4.596  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 4.360  ; 4.641  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.833  ; 4.058  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 4.222  ; 4.518  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.306  ; 3.491  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.760  ; 5.094  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.808  ; 5.200  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 4.891  ; 5.289  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.637  ; 4.984  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.156  ; 3.328  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 23.054 ; 23.188 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.908 ; 23.010 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.848 ; 22.955 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.054 ; 23.188 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.746 ; 22.837 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.556 ; 22.615 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.399 ; 22.449 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.042 ; 23.182 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.490 ; 22.552 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.836 ; 22.951 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.523 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.365 ; 23.569 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.279 ; 23.469 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.321 ; 23.504 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.284 ; 23.446 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.165 ; 23.292 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.365 ; 23.569 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.300 ; 23.473 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.578 ; 22.672 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.721 ; 22.827 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.959 ; 23.060 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.429 ; 23.606 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.760 ; 22.853 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.924 ; 23.043 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.945 ; 23.070 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.631 ; 22.730 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.806 ; 22.929 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.613 ; 22.694 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.081 ; 23.225 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.429 ; 23.606 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.880 ; 23.011 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.150  ; 6.714  ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 2.583  ; 2.737  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 2.897  ; 3.111  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.144  ; 3.388  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.043  ; 3.285  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.504  ; 3.763  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.173  ; 3.419  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.311  ; 3.529  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 2.719  ; 2.909  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 2.583  ; 2.737  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 2.852  ; 3.035  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 3.995  ; 4.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.641  ; 5.715  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 3.995  ; 4.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 4.353  ; 4.718  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.827  ; 2.969  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.585  ; 3.811  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.031  ; 3.198  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.310  ; 3.518  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.878  ; 3.025  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.863  ; 4.089  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.827  ; 2.969  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.809  ; 4.026  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.985  ; 4.249  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.287  ; 3.490  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.772  ; 4.048  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.943  ; 4.184  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.032  ; 4.351  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.353  ; 3.552  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.524  ; 3.774  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.883  ; 4.185  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.212  ; 4.478  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 3.573  ; 3.806  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 4.573  ; 4.887  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 4.072  ; 4.324  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.891  ; 3.013  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.826  ; 2.685  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.935  ; 2.795  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.808  ; 2.976  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.808  ; 2.976  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.169  ; 4.478  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.534  ; 4.922  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.114  ; 3.341  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.298  ; 4.627  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 2.838  ; 3.010  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.351  ; 4.701  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.280  ; 3.471  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.113  ; 3.300  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 3.999  ; 3.913  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.382  ; 3.613  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.137  ; 3.322  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.568  ; 4.549  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.447  ; 3.650  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.087  ; 4.384  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.184  ; 4.098  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.602  ; 3.818  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.042  ; 4.347  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.720  ; 5.089  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.284  ; 5.355  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.581  ; 3.825  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.769  ; 2.938  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.159  ; 3.380  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.769  ; 2.938  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.190  ; 4.488  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.194  ; 3.388  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.409  ; 3.626  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.204  ; 3.399  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.426  ; 3.649  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.378  ; 3.589  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.771  ; 4.032  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.519  ; 3.759  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.916  ; 4.182  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.958  ; 4.225  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.451  ; 3.665  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.821  ; 4.103  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.941  ; 3.116  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.337  ; 4.656  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.384  ; 4.758  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 4.463  ; 4.844  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.223  ; 4.555  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 2.797  ; 2.959  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.071 ; 22.117 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.560 ; 22.656 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.503 ; 22.603 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.699 ; 22.826 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.405 ; 22.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.222 ; 22.277 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.071 ; 22.117 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.687 ; 22.819 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.158 ; 22.216 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.489 ; 22.597 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.241 ; 22.329 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.914 ; 23.095 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.955 ; 23.128 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.920 ; 23.073 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.803 ; 22.924 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.999 ; 23.192 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.937 ; 23.101 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.241 ; 22.329 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.380 ; 22.480 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.605 ; 22.701 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.275 ; 22.350 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.415 ; 22.502 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.573 ; 22.685 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.594 ; 22.712 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.292 ; 22.385 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.461 ; 22.576 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.275 ; 22.350 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.724 ; 22.860 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.058 ; 23.226 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.531 ; 22.655 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                             ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.333 ; 4.240 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.318 ; 5.225 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.136 ; 5.043 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.318 ; 5.225 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.136 ; 5.043 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.958 ; 4.865 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.958 ; 4.865 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.316 ; 5.223 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.514 ; 4.449 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.611 ; 4.518 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.611 ; 4.518 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.974 ; 4.881 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.974 ; 4.881 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.602 ; 4.509 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.788 ; 4.695 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.333 ; 4.240 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.602 ; 4.509 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 3.846 ; 3.772 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 3.926 ; 3.861 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.605 ; 4.531 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 4.725 ; 4.651 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 4.726 ; 4.652 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 4.849 ; 4.775 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 4.849 ; 4.775 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 4.725 ; 4.651 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 4.706 ; 4.632 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 4.706 ; 4.632 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.605 ; 4.531 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 5.109 ; 5.016 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.097 ; 5.004 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.095 ; 5.002 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.094 ; 5.001 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 4.866 ; 4.773 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 4.726 ; 4.652 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 4.725 ; 4.651 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 4.726 ; 4.652 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                     ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 3.937 ; 3.844 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 4.883 ; 4.790 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 4.708 ; 4.615 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 4.883 ; 4.790 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 4.708 ; 4.615 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.537 ; 4.444 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.537 ; 4.444 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 4.881 ; 4.788 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.108 ; 4.043 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.204 ; 4.111 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.204 ; 4.111 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.552 ; 4.459 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.552 ; 4.459 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.195 ; 4.102 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.374 ; 4.281 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 3.937 ; 3.844 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.195 ; 4.102 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 3.383 ; 3.309 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 3.437 ; 3.372 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.187 ; 4.113 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 4.302 ; 4.228 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 4.303 ; 4.229 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 4.421 ; 4.347 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 4.421 ; 4.347 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 4.302 ; 4.228 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 4.284 ; 4.210 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 4.284 ; 4.210 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.187 ; 4.113 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 4.681 ; 4.588 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 4.669 ; 4.576 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 4.667 ; 4.574 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 4.666 ; 4.573 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 4.447 ; 4.354 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 4.303 ; 4.229 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 4.302 ; 4.228 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 4.303 ; 4.229 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                    ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.542     ; 4.635     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.660     ; 5.753     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.454     ; 5.547     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.660     ; 5.753     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.454     ; 5.547     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.254     ; 5.347     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.254     ; 5.347     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.654     ; 5.747     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.791     ; 4.856     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.860     ; 4.953     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.860     ; 4.953     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.270     ; 5.363     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.270     ; 5.363     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.851     ; 4.944     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.060     ; 5.153     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.542     ; 4.635     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.851     ; 4.944     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 4.030     ; 4.104     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 4.127     ; 4.192     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.919     ; 4.993     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 5.047     ; 5.121     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 5.049     ; 5.123     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 5.189     ; 5.263     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 5.189     ; 5.263     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 5.047     ; 5.121     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 5.042     ; 5.116     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 5.042     ; 5.116     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.919     ; 4.993     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 5.471     ; 5.564     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.453     ; 5.546     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.454     ; 5.547     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.449     ; 5.542     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 5.190     ; 5.283     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 5.048     ; 5.122     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 5.047     ; 5.121     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 5.048     ; 5.122     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                            ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.133     ; 4.226     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.207     ; 5.300     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.010     ; 5.103     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.207     ; 5.300     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.010     ; 5.103     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]  ; CLOCK_50   ; 4.817     ; 4.910     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]  ; CLOCK_50   ; 4.817     ; 4.910     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.201     ; 5.294     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]  ; CLOCK_50   ; 4.370     ; 4.435     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]  ; CLOCK_50   ; 4.439     ; 4.532     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]  ; CLOCK_50   ; 4.439     ; 4.532     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10] ; CLOCK_50   ; 4.832     ; 4.925     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11] ; CLOCK_50   ; 4.832     ; 4.925     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12] ; CLOCK_50   ; 4.430     ; 4.523     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13] ; CLOCK_50   ; 4.631     ; 4.724     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.133     ; 4.226     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15] ; CLOCK_50   ; 4.430     ; 4.523     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD        ; CLOCK_50   ; 3.542     ; 3.616     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0       ; CLOCK_50   ; 3.611     ; 3.676     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]    ; CLOCK_50   ; 4.486     ; 4.560     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]   ; CLOCK_50   ; 4.609     ; 4.683     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]   ; CLOCK_50   ; 4.610     ; 4.684     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]   ; CLOCK_50   ; 4.745     ; 4.819     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]   ; CLOCK_50   ; 4.745     ; 4.819     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]   ; CLOCK_50   ; 4.608     ; 4.682     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]   ; CLOCK_50   ; 4.604     ; 4.678     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]   ; CLOCK_50   ; 4.604     ; 4.678     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]   ; CLOCK_50   ; 4.486     ; 4.560     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]   ; CLOCK_50   ; 5.025     ; 5.118     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]   ; CLOCK_50   ; 5.007     ; 5.100     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]  ; CLOCK_50   ; 5.009     ; 5.102     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]  ; CLOCK_50   ; 5.003     ; 5.096     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]  ; CLOCK_50   ; 4.754     ; 4.847     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]  ; CLOCK_50   ; 4.610     ; 4.684     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]  ; CLOCK_50   ; 4.608     ; 4.682     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]  ; CLOCK_50   ; 4.610     ; 4.684     ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.064 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                            ; Synchronization Node                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                       ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                        ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                            ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 39.064                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.500       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.564       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                 ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                          ; 39.067                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.500       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.567       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                             ; 39.137                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                   ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.571       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_sysclk:the_nios2_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.566       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.879                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.573       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.732       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.969                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 18.821       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 57.980                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.498       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 18.908       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.121                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.575       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.972       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.228                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.498       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.572       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.158       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.233                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.573       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.572       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.088       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.369                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.473       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.322       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 58.720                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.574       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.575       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.571       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.892                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.500       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 38.121       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.271       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.900                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.573       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 38.056       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.271       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 115.905                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.510       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.124       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.271       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 116.041                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.509       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 38.261       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 38.271       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 116.246                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.341       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.760       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.145       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 116.339                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.500       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.694       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.145       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 116.363                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.310       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.908       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.145       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                              ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                              ; 116.693                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                 ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                 ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.572       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 38.976       ;
;  nios2:inst|nios2_dual_clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.145       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 198.579                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|hbreak_enabled                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.573       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.006       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                           ;
; Synchronization Node    ; nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                       ; 198.754                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                             ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_nios2_oci_debug:the_nios2_nios2_nios2_oci_debug|monitor_ready                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.571       ;
;  nios2:inst|nios2_nios2:nios2|nios2_nios2_nios2_oci:the_nios2_nios2_nios2_oci|nios2_nios2_jtag_debug_module_wrapper:the_nios2_nios2_jtag_debug_module_wrapper|nios2_nios2_jtag_debug_module_tck:the_nios2_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.183       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; 6.041  ; 0.093 ; 3.165    ; 0.562   ; 9.400               ;
;  CLOCK_50                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  altera_reserved_tck                                                   ; 44.865 ; 0.179 ; 47.705   ; 0.562   ; 49.300              ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.041  ; 0.093 ; 3.165    ; 2.040   ; 9.614               ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 32.873 ; 0.183 ; N/A      ; N/A     ; 19.709              ;
; Design-wide TNS                                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.046  ; 4.225  ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; 9.852  ; 9.982  ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.275  ; 6.881  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.846  ; 6.375  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.633  ; 6.149  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.792  ; 6.352  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.638  ; 6.151  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.907  ; 6.456  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 5.715  ; 6.252  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 5.629  ; 6.148  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 6.161  ; 6.732  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.021  ; 6.581  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 6.228  ; 6.763  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 5.737  ; 6.260  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.814  ; 6.357  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.275  ; 6.881  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 5.838  ; 6.383  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 6.186  ; 6.766  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.093  ; 6.634  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 10.658 ; 11.088 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 5.121  ; 5.604  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 6.492  ; 7.110  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.337  ; 6.985  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 6.492  ; 7.110  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 5.887  ; 6.487  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.154  ; 6.773  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 6.087  ; 6.687  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.149  ; 6.724  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 5.951  ; 6.556  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 6.329  ; 6.985  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 5.762  ; 6.279  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 5.808  ; 6.363  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 5.714  ; 6.233  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 6.130  ; 6.633  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 6.108  ; 6.661  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 6.145  ; 6.763  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.356  ; 6.947  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 6.125  ; 6.711  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.201  ; -0.136 ; Rise       ; altera_reserved_tck                                                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.066 ; -1.361 ; Rise       ; altera_reserved_tck                                                   ;
; OTG_DATA[*]         ; CLOCK_50            ; -2.464 ; -3.327 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; -2.550 ; -3.420 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; -2.485 ; -3.355 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; -2.566 ; -3.441 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; -2.474 ; -3.334 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; -2.573 ; -3.437 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.542 ; -3.418 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; -2.464 ; -3.327 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.738 ; -3.633 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; -2.673 ; -3.570 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; -2.750 ; -3.628 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; -2.525 ; -3.389 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; -2.592 ; -3.454 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.809 ; -3.725 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.614 ; -3.482 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.750 ; -3.658 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; -2.710 ; -3.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; -2.490 ; -3.354 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; -2.213 ; -3.011 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -2.522 ; -3.369 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -2.886 ; -3.815 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -2.913 ; -3.843 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -2.659 ; -3.543 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -2.797 ; -3.720 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -2.730 ; -3.627 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -2.747 ; -3.656 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -2.686 ; -3.585 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -2.859 ; -3.798 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -2.551 ; -3.402 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -2.574 ; -3.438 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -2.522 ; -3.369 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -2.726 ; -3.599 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -2.712 ; -3.595 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -2.764 ; -3.670 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -2.868 ; -3.797 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -2.743 ; -3.638 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.893 ; 14.441 ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 7.745  ; 7.639  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 6.527  ; 6.550  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 7.086  ; 7.027  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 6.664  ; 6.701  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 7.745  ; 7.639  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 7.052  ; 7.023  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 7.356  ; 7.213  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 6.104  ; 6.129  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 5.864  ; 5.806  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 6.443  ; 6.356  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 11.154 ; 10.614 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 11.154 ; 10.614 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 8.559  ; 8.524  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 9.290  ; 9.300  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 9.212  ; 8.954  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 7.827  ; 7.758  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 6.612  ; 6.575  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 7.220  ; 7.197  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 6.339  ; 6.316  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 8.509  ; 8.281  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 6.187  ; 6.180  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 8.423  ; 8.164  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.763  ; 8.525  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 7.117  ; 7.080  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 8.103  ; 8.136  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.657  ; 8.409  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 8.689  ; 8.702  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.247  ; 7.191  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.559  ; 7.582  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 8.301  ; 8.396  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 9.212  ; 8.954  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 7.690  ; 7.582  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 9.889  ; 9.623  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 8.824  ; 8.588  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 6.629  ; 6.654  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 5.880  ; 5.912  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 6.126  ; 6.287  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 10.293 ; 10.052 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 6.087  ; 6.137  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 8.972  ; 8.857  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 9.674  ; 9.682  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 6.669  ; 6.738  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 9.247  ; 9.217  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 6.160  ; 6.197  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 9.401  ; 9.382  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 7.119  ; 7.111  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 6.769  ; 6.748  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 7.630  ; 7.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 7.308  ; 7.349  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 6.762  ; 6.768  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 8.777  ; 8.485  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 7.443  ; 7.362  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 8.815  ; 8.776  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 7.905  ; 7.652  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 7.759  ; 7.606  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 8.719  ; 8.622  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 10.212 ; 10.052 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 10.293 ; 9.966  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 7.687  ; 7.627  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 9.392  ; 9.241  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 6.724  ; 6.824  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 5.935  ; 6.000  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 9.065  ; 8.872  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 6.882  ; 6.870  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 7.433  ; 7.345  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 6.945  ; 6.891  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 7.395  ; 7.322  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 7.296  ; 7.216  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 8.153  ; 8.134  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 7.600  ; 7.598  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 8.397  ; 8.352  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 8.578  ; 8.490  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 7.418  ; 7.386  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 8.231  ; 8.216  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 6.362  ; 6.369  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 9.392  ; 9.241  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 9.355  ; 9.398  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 9.561  ; 9.551  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 9.044  ; 9.028  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 6.049  ; 6.092  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 26.027 ; 25.928 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 25.692 ; 25.553 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 25.618 ; 25.482 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 26.027 ; 25.928 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 25.390 ; 25.305 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 25.004 ; 24.896 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 24.636 ; 24.573 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 25.991 ; 25.909 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 24.870 ; 24.786 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 25.633 ; 25.515 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.808 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 26.592 ; 26.576 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 26.479 ; 26.413 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 26.592 ; 26.468 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 26.505 ; 26.372 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 26.274 ; 26.106 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 26.569 ; 26.576 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 26.480 ; 26.379 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 25.019 ; 24.997 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 25.293 ; 25.255 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 25.874 ; 25.705 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 26.787 ; 26.654 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 25.480 ; 25.354 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 25.828 ; 25.681 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 25.845 ; 25.733 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 25.180 ; 25.124 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 25.487 ; 25.453 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 25.138 ; 25.050 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 26.126 ; 26.017 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 26.787 ; 26.654 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 25.641 ; 25.594 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.660 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.150  ; 6.714  ; Fall       ; altera_reserved_tck                                                   ;
; LEDG[*]             ; CLOCK_50            ; 2.583  ; 2.737  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[0]            ; CLOCK_50            ; 2.897  ; 3.111  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[1]            ; CLOCK_50            ; 3.144  ; 3.388  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[2]            ; CLOCK_50            ; 3.043  ; 3.285  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[3]            ; CLOCK_50            ; 3.504  ; 3.763  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[4]            ; CLOCK_50            ; 3.173  ; 3.419  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[5]            ; CLOCK_50            ; 3.311  ; 3.529  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[6]            ; CLOCK_50            ; 2.719  ; 2.909  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[7]            ; CLOCK_50            ; 2.583  ; 2.737  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LEDG[8]            ; CLOCK_50            ; 2.852  ; 3.035  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_ADDR[*]         ; CLOCK_50            ; 3.995  ; 4.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 5.641  ; 5.715  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 3.995  ; 4.302  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_CS_N            ; CLOCK_50            ; 4.353  ; 4.718  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.827  ; 2.969  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[0]        ; CLOCK_50            ; 3.585  ; 3.811  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[1]        ; CLOCK_50            ; 3.031  ; 3.198  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[2]        ; CLOCK_50            ; 3.310  ; 3.518  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.878  ; 3.025  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[4]        ; CLOCK_50            ; 3.863  ; 4.089  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.827  ; 2.969  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[6]        ; CLOCK_50            ; 3.809  ; 4.026  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[7]        ; CLOCK_50            ; 3.985  ; 4.249  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[8]        ; CLOCK_50            ; 3.287  ; 3.490  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.772  ; 4.048  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[10]       ; CLOCK_50            ; 3.943  ; 4.184  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[11]       ; CLOCK_50            ; 4.032  ; 4.351  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.353  ; 3.552  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.524  ; 3.774  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[14]       ; CLOCK_50            ; 3.883  ; 4.185  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  OTG_DATA[15]       ; CLOCK_50            ; 4.212  ; 4.478  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RD_N            ; CLOCK_50            ; 3.573  ; 3.806  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_RST_N           ; CLOCK_50            ; 4.573  ; 4.887  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; OTG_WE_N            ; CLOCK_50            ; 4.072  ; 4.324  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CLK              ; CLOCK_50            ; 2.891  ; 3.013  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_CMD              ; CLOCK_50            ; 2.826  ; 2.685  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SD_DAT0             ; CLOCK_50            ; 2.935  ; 2.795  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.808  ; 2.976  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.808  ; 2.976  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 4.169  ; 4.478  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 4.534  ; 4.922  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.114  ; 3.341  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 4.298  ; 4.627  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 2.838  ; 3.010  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 4.351  ; 4.701  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.280  ; 3.471  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.113  ; 3.300  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 3.999  ; 3.913  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.382  ; 3.613  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.137  ; 3.322  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.568  ; 4.549  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.447  ; 3.650  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 4.087  ; 4.384  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.184  ; 4.098  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.602  ; 3.818  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 4.042  ; 4.347  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 4.720  ; 5.089  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.284  ; 5.355  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.581  ; 3.825  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.769  ; 2.938  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.159  ; 3.380  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.769  ; 2.938  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 4.190  ; 4.488  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.194  ; 3.388  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.409  ; 3.626  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.204  ; 3.399  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.426  ; 3.649  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.378  ; 3.589  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.771  ; 4.032  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.519  ; 3.759  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.916  ; 4.182  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.958  ; 4.225  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.451  ; 3.665  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.821  ; 4.103  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.941  ; 3.116  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 4.337  ; 4.656  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 4.384  ; 4.758  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 4.463  ; 4.844  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 4.223  ; 4.555  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 2.797  ; 2.959  ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; VGA_B[*]            ; CLOCK_50            ; 22.071 ; 22.117 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.560 ; 22.656 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.503 ; 22.603 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.699 ; 22.826 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.405 ; 22.490 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.222 ; 22.277 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.071 ; 22.117 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.687 ; 22.819 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.158 ; 22.216 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.489 ; 22.597 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.241 ; 22.329 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.914 ; 23.095 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.955 ; 23.128 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.920 ; 23.073 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.803 ; 22.924 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.999 ; 23.192 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.937 ; 23.101 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.241 ; 22.329 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.380 ; 22.480 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.605 ; 22.701 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.275 ; 22.350 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.415 ; 22.502 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.573 ; 22.685 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.594 ; 22.712 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.292 ; 22.385 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.461 ; 22.576 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.275 ; 22.350 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.724 ; 22.860 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.058 ; 23.226 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.531 ; 22.655 ; Rise       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT3                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT0             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2155       ; 0          ; 35       ; 2        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 427837     ; 64         ; 224      ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 907        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 2155       ; 0          ; 35       ; 2        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                   ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                   ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 427837     ; 64         ; 224      ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 907        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2304     ; 0        ; 32       ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                   ; altera_reserved_tck                                                   ; 116      ; 0        ; 3        ; 0        ;
; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 2304     ; 0        ; 32       ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 259   ; 259  ;
; Unconstrained Output Ports      ; 104   ; 104  ;
; Unconstrained Output Port Paths ; 144   ; 144  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 05 01:12:28 2013
Info: Command: quartus_sta DE2_115_Final -c DE2_115_Final
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_Final.sdc'
Warning (332174): Ignored filter at DE2_115_Final.sdc(10): CLOCK2_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_Final.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50]
Warning (332174): Ignored filter at DE2_115_Final.sdc(11): CLOCK3_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_Final.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]} {inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.041
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.041         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    32.873         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    44.865         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.268
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.268         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.402         0.000 altera_reserved_tck 
    Info (332119):     0.404         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 3.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.165         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.705         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.203         0.000 altera_reserved_tck 
    Info (332119):     4.002         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.614
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.614         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.819         0.000 CLOCK_50 
    Info (332119):    19.709         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.549         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.075 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.935
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.935         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    33.489         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.504         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.272         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.354         0.000 altera_reserved_tck 
    Info (332119):     0.356         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 3.808
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.808         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.006         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.107
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.107         0.000 altera_reserved_tck 
    Info (332119):     3.587         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.633
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.633         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.799         0.000 CLOCK_50 
    Info (332119):    19.710         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.477         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.260 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.368
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.368         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    36.701         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    47.821         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.093         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.179         0.000 altera_reserved_tck 
    Info (332119):     0.183         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 6.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.490         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.165         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.562         0.000 altera_reserved_tck 
    Info (332119):     2.040         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):     9.749         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    19.755         0.000 inst|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    49.300         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.064 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Thu Dec 05 01:12:43 2013
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


